

================================================================
== Vivado HLS Report for 'maxpool_2'
================================================================
* Date:           Wed Oct 31 20:17:24 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.465|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21349|  21349|  21349|  21349|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  21348|  21348|      3558|          -|          -|     6|    no    |
        | + Loop 1.1              |   3556|   3556|       254|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    252|    252|        18|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1      |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |      6|      6|         3|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    352|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|     181|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     247|    698|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |conv1_fcmp_32ns_3dEe_U35  |conv1_fcmp_32ns_3dEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |c_2_fu_184_p2          |     +    |      0|  0|  12|           3|           1|
    |h_2_fu_264_p2          |     +    |      0|  0|  13|           4|           1|
    |i_14_fu_347_p2         |     +    |      0|  0|  10|           2|           1|
    |j_10_fu_421_p2         |     +    |      0|  0|  10|           2|           1|
    |tmp_55_fu_282_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_57_fu_401_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_58_fu_362_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_60_fu_436_p2       |     +    |      0|  0|  19|          14|          14|
    |tmp_6_fu_353_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_8_fu_427_p2        |     +    |      0|  0|  15|           5|           5|
    |w_2_fu_323_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp_51_fu_214_p2       |     -    |      0|  0|  15|           9|           9|
    |tmp_54_fu_248_p2       |     -    |      0|  0|  15|           8|           8|
    |tmp_56_fu_311_p2       |     -    |      0|  0|  12|          12|          12|
    |tmp_59_fu_391_p2       |     -    |      0|  0|  19|          14|          14|
    |tmp_36_fu_517_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_38_fu_523_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_341_p2    |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_317_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_258_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond4_fu_178_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_415_p2     |   icmp   |      0|  0|   9|           2|           3|
    |notlhs6_fu_499_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_481_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_505_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_487_p2       |   icmp   |      0|  0|  18|          23|           1|
    |tmp_34_fu_493_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_35_fu_511_p2       |    or    |      0|  0|   2|           1|           1|
    |max_value_3_fu_529_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 352|         195|         160|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_reg_92             |   9|          2|    3|          6|
    |h_reg_103            |   9|          2|    4|          8|
    |i_reg_139            |   9|          2|    2|          4|
    |j_reg_162            |   9|          2|    2|          4|
    |max_value_1_reg_150  |   9|          2|   32|         64|
    |max_value_reg_126    |   9|          2|   32|         64|
    |w_reg_114            |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   80|        167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_2_reg_539          |   3|   0|    3|          0|
    |c_reg_92             |   3|   0|    3|          0|
    |h_2_reg_557          |   4|   0|    4|          0|
    |h_reg_103            |   4|   0|    4|          0|
    |i_14_reg_588         |   2|   0|    2|          0|
    |i_reg_139            |   2|   0|    2|          0|
    |input_load_reg_611   |  32|   0|   32|          0|
    |j_10_reg_601         |   2|   0|    2|          0|
    |j_reg_162            |   2|   0|    2|          0|
    |max_value_1_reg_150  |  32|   0|   32|          0|
    |max_value_reg_126    |  32|   0|   32|          0|
    |tmp_4_reg_580        |   4|   0|    5|          1|
    |tmp_56_reg_567       |  11|   0|   12|          1|
    |tmp_59_reg_593       |  12|   0|   14|          2|
    |tmp_76_cast_reg_544  |   8|   0|   10|          2|
    |tmp_79_cast_reg_549  |   8|   0|    9|          1|
    |tmp_s_reg_562        |   4|   0|    5|          1|
    |w_2_reg_575          |   4|   0|    4|          0|
    |w_reg_114            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 181|   0|  189|          8|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   maxpool_2  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   maxpool_2  | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c = phi i3 [ 0, %0 ], [ %c_2, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %c, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 11 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%c_2 = add i3 %c, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 13 'add' 'c_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader7.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %c, i5 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 15 'bitconcatenate' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %tmp to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 16 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_50 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %c, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 17 'bitconcatenate' 'tmp_50' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %tmp_50 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 18 'zext' 'p_shl3_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%tmp_51 = sub i9 %p_shl2_cast, %p_shl3_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 19 'sub' 'tmp_51' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_76_cast = sext i9 %tmp_51 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 20 'sext' 'tmp_76_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_52 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %c, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 21 'bitconcatenate' 'tmp_52' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %tmp_52 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 22 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:123]   --->   Operation 23 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_53 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 24 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%tmp_54 = sub i8 %p_shl_cast, %p_shl1_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 25 'sub' 'tmp_54' <Predicate = (!exitcond4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_79_cast = sext i8 %tmp_54 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 26 'sext' 'tmp_79_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:124]   --->   Operation 27 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:136]   --->   Operation 28 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%h = phi i4 [ 0, %.preheader7.preheader ], [ %h_2, %.preheader7.loopexit ]"   --->   Operation 29 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %h, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:124]   --->   Operation 30 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 31 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%h_2 = add i4 %h, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:124]   --->   Operation 32 'add' 'h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:124]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %h to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 35 'zext' 'tmp_3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.91ns)   --->   "%tmp_55 = add i9 %tmp_3_cast, %tmp_79_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 36 'add' 'tmp_55' <Predicate = (!exitcond3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i9 %tmp_55 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 37 'trunc' 'tmp_31' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_31, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 38 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_33 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_55, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 39 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i10 %tmp_33 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 40 'sext' 'p_shl5_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.54ns)   --->   "%tmp_56 = sub i12 %p_shl4_cast, %p_shl5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 41 'sub' 'tmp_56' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:125]   --->   Operation 42 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 43 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%w = phi i4 [ %w_2, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 44 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %w, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:125]   --->   Operation 45 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 46 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.73ns)   --->   "%w_2 = add i4 %w, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:125]   --->   Operation 47 'add' 'w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:125]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 49 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:128]   --->   Operation 50 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 51 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.41>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%max_value = phi float [ 0xC26D1A94A0000000, %.preheader5.preheader ], [ %max_value_1, %.preheader5.loopexit ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 52 'phi' 'max_value' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader5.preheader ], [ %i_14, %.preheader5.loopexit ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%i_cast2 = zext i2 %i to i5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:128]   --->   Operation 54 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:128]   --->   Operation 55 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 56 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.56ns)   --->   "%i_14 = add i2 %i, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:128]   --->   Operation 57 'add' 'i_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:128]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.78ns)   --->   "%tmp_6 = add i5 %i_cast2, %tmp_s" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 59 'add' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i5 %tmp_6 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 60 'zext' 'tmp_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%tmp_58 = add i10 %tmp_76_cast, %tmp_7_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 61 'add' 'tmp_58' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i10 %tmp_58 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 62 'trunc' 'tmp_39' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_39, i5 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 63 'bitconcatenate' 'p_shl6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_58, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 64 'bitconcatenate' 'tmp_40' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i12 %tmp_40 to i14" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 65 'sext' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.81ns)   --->   "%tmp_59 = sub i14 %p_shl6_cast, %p_shl7_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 66 'sub' 'tmp_59' <Predicate = (!exitcond1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:130]   --->   Operation 67 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i4 %w to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 68 'zext' 'tmp_5_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.54ns)   --->   "%tmp_57 = add i12 %tmp_56, %tmp_5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 69 'add' 'tmp_57' <Predicate = (exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i12 %tmp_57 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 70 'zext' 'tmp_84_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1176 x float]* %output_r, i64 0, i64 %tmp_84_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 71 'getelementptr' 'output_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (3.25ns)   --->   "store float %max_value, float* %output_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:133]   --->   Operation 72 'store' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:125]   --->   Operation 73 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.84>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%max_value_1 = phi float [ %max_value_3, %._crit_edge ], [ %max_value, %.preheader.preheader ]"   --->   Operation 74 'phi' 'max_value_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%j = phi i2 [ %j_10, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%j_cast1 = zext i2 %j to i5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:130]   --->   Operation 76 'zext' 'j_cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %j, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:130]   --->   Operation 77 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 78 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.56ns)   --->   "%j_10 = add i2 %j, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:130]   --->   Operation 79 'add' 'j_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %._crit_edge" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:130]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 %j_cast1, %tmp_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 81 'add' 'tmp_8' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i5 %tmp_8 to i14" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 82 'zext' 'tmp_9_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.81ns)   --->   "%tmp_60 = add i14 %tmp_59, %tmp_9_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 83 'add' 'tmp_60' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i14 %tmp_60 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 84 'zext' 'tmp_89_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_89_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 85 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 86 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 87 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 88 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 88 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%max_value_1_to_int = bitcast float %max_value_1 to i32" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 89 'bitcast' 'max_value_1_to_int' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_value_1_to_int, i32 23, i32 30)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 90 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i32 %max_value_1_to_int to i23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 91 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%input_load_to_int = bitcast float %input_load to i32" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 92 'bitcast' 'input_load_to_int' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 93 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i32 %input_load_to_int to i23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 94 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_30, -1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 95 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_41, 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 96 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_34 = or i1 %notrhs, %notlhs" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 97 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_32, -1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 98 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_42, 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 99 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_35 = or i1 %notrhs7, %notlhs6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 100 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_36 = and i1 %tmp_34, %tmp_35" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 101 'and' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (6.78ns)   --->   "%tmp_37 = fcmp ogt float %max_value_1, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 102 'fcmp' 'tmp_37' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_38 = and i1 %tmp_36, %tmp_37" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 103 'and' 'tmp_38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_value_3 = select i1 %tmp_38, float %max_value_1, float %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:131]   --->   Operation 104 'select' 'max_value_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:130]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9         (br               ) [ 011111111]
c                  (phi              ) [ 001000000]
exitcond4          (icmp             ) [ 001111111]
empty              (speclooptripcount) [ 000000000]
c_2                (add              ) [ 011111111]
StgValue_14        (br               ) [ 000000000]
tmp                (bitconcatenate   ) [ 000000000]
p_shl2_cast        (zext             ) [ 000000000]
tmp_50             (bitconcatenate   ) [ 000000000]
p_shl3_cast        (zext             ) [ 000000000]
tmp_51             (sub              ) [ 000000000]
tmp_76_cast        (sext             ) [ 000111111]
tmp_52             (bitconcatenate   ) [ 000000000]
p_shl_cast         (zext             ) [ 000000000]
tmp_53             (bitconcatenate   ) [ 000000000]
p_shl1_cast        (zext             ) [ 000000000]
tmp_54             (sub              ) [ 000000000]
tmp_79_cast        (sext             ) [ 000111111]
StgValue_27        (br               ) [ 001111111]
StgValue_28        (ret              ) [ 000000000]
h                  (phi              ) [ 000100000]
exitcond3          (icmp             ) [ 001111111]
empty_26           (speclooptripcount) [ 000000000]
h_2                (add              ) [ 001111111]
StgValue_33        (br               ) [ 000000000]
tmp_s              (bitconcatenate   ) [ 000011111]
tmp_3_cast         (zext             ) [ 000000000]
tmp_55             (add              ) [ 000000000]
tmp_31             (trunc            ) [ 000000000]
p_shl4_cast        (bitconcatenate   ) [ 000000000]
tmp_33             (bitconcatenate   ) [ 000000000]
p_shl5_cast        (sext             ) [ 000000000]
tmp_56             (sub              ) [ 000011111]
StgValue_42        (br               ) [ 001111111]
StgValue_43        (br               ) [ 011111111]
w                  (phi              ) [ 000011111]
exitcond2          (icmp             ) [ 001111111]
empty_27           (speclooptripcount) [ 000000000]
w_2                (add              ) [ 001111111]
StgValue_48        (br               ) [ 000000000]
tmp_4              (bitconcatenate   ) [ 000001111]
StgValue_50        (br               ) [ 001111111]
StgValue_51        (br               ) [ 001111111]
max_value          (phi              ) [ 000001111]
i                  (phi              ) [ 000001000]
i_cast2            (zext             ) [ 000000000]
exitcond1          (icmp             ) [ 001111111]
empty_28           (speclooptripcount) [ 000000000]
i_14               (add              ) [ 001111111]
StgValue_58        (br               ) [ 000000000]
tmp_6              (add              ) [ 000000000]
tmp_7_cast         (zext             ) [ 000000000]
tmp_58             (add              ) [ 000000000]
tmp_39             (trunc            ) [ 000000000]
p_shl6_cast        (bitconcatenate   ) [ 000000000]
tmp_40             (bitconcatenate   ) [ 000000000]
p_shl7_cast        (sext             ) [ 000000000]
tmp_59             (sub              ) [ 000000111]
StgValue_67        (br               ) [ 001111111]
tmp_5_cast         (zext             ) [ 000000000]
tmp_57             (add              ) [ 000000000]
tmp_84_cast        (zext             ) [ 000000000]
output_addr        (getelementptr    ) [ 000000000]
StgValue_72        (store            ) [ 000000000]
StgValue_73        (br               ) [ 001111111]
max_value_1        (phi              ) [ 001111111]
j                  (phi              ) [ 000000100]
j_cast1            (zext             ) [ 000000000]
exitcond           (icmp             ) [ 001111111]
empty_29           (speclooptripcount) [ 000000000]
j_10               (add              ) [ 001111111]
StgValue_80        (br               ) [ 000000000]
tmp_8              (add              ) [ 000000000]
tmp_9_cast         (zext             ) [ 000000000]
tmp_60             (add              ) [ 000000000]
tmp_89_cast        (zext             ) [ 000000000]
input_addr         (getelementptr    ) [ 000000010]
StgValue_87        (br               ) [ 001111111]
input_load         (load             ) [ 000000001]
max_value_1_to_int (bitcast          ) [ 000000000]
tmp_30             (partselect       ) [ 000000000]
tmp_41             (trunc            ) [ 000000000]
input_load_to_int  (bitcast          ) [ 000000000]
tmp_32             (partselect       ) [ 000000000]
tmp_42             (trunc            ) [ 000000000]
notlhs             (icmp             ) [ 000000000]
notrhs             (icmp             ) [ 000000000]
tmp_34             (or               ) [ 000000000]
notlhs6            (icmp             ) [ 000000000]
notrhs7            (icmp             ) [ 000000000]
tmp_35             (or               ) [ 000000000]
tmp_36             (and              ) [ 000000000]
tmp_37             (fcmp             ) [ 000000000]
tmp_38             (and              ) [ 000000000]
max_value_3        (select           ) [ 001111111]
StgValue_105       (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="output_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="12" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_72_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="input_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="14" slack="0"/>
<pin id="83" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="13" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="92" class="1005" name="c_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="h_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="h_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="w_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="w_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="max_value_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="max_value_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="1"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="2" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="150" class="1005" name="max_value_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="max_value_1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value_1/6 "/>
</bind>
</comp>

<comp id="162" class="1005" name="j_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="1"/>
<pin id="164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_37_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="exitcond4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="c_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_shl2_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_50_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl3_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_51_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_76_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_cast/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_52_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_shl_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_53_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl1_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_54_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_79_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_79_cast/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="h_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_3_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_55_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="1"/>
<pin id="285" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_31_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl4_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_33_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="9" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_shl5_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_56_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="10" slack="0"/>
<pin id="314" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="w_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_2/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_cast2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_14_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="2"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_7_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_58_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="3"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_39_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_shl6_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_40_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_shl7_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_59_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="12" slack="0"/>
<pin id="394" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_5_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_57_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="2"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_84_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_cast/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="j_cast1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="exitcond_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="j_10_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_8_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="2"/>
<pin id="430" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_9_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_60_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="1"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_89_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="14" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="max_value_1_to_int_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_value_1_to_int/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_30_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_41_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="input_load_to_int_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_load_to_int/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_32_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="6" slack="0"/>
<pin id="471" dir="0" index="3" bw="6" slack="0"/>
<pin id="472" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_42_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="notlhs_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="notrhs_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="23" slack="0"/>
<pin id="489" dir="0" index="1" bw="23" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_34_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="notlhs6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="notrhs7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="23" slack="0"/>
<pin id="507" dir="0" index="1" bw="23" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_35_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_36_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_38_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="max_value_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="2"/>
<pin id="532" dir="0" index="2" bw="32" slack="1"/>
<pin id="533" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_3/8 "/>
</bind>
</comp>

<comp id="539" class="1005" name="c_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_76_cast_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="3"/>
<pin id="546" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_76_cast "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_79_cast_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="9" slack="1"/>
<pin id="551" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79_cast "/>
</bind>
</comp>

<comp id="557" class="1005" name="h_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_s_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="2"/>
<pin id="564" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_56_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="2"/>
<pin id="569" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="575" class="1005" name="w_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_4_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="2"/>
<pin id="582" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="588" class="1005" name="i_14_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_59_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="1"/>
<pin id="595" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="601" class="1005" name="j_10_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="606" class="1005" name="input_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="1"/>
<pin id="608" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="input_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="618" class="1005" name="max_value_3_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="54" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="138"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="160"><net_src comp="126" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="150" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="96" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="96" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="96" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="96" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="198" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="96" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="96" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="107" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="107" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="107" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="107" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="282" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="291" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="118" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="118" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="118" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="143" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="143" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="143" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="337" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="16" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="362" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="20" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="371" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="114" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="414"><net_src comp="166" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="166" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="166" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="411" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="449"><net_src comp="150" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="60" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="446" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="473"><net_src comp="56" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="480"><net_src comp="464" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="450" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="460" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="467" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="477" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="499" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="493" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="173" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="150" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="542"><net_src comp="184" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="547"><net_src comp="220" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="552"><net_src comp="254" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="560"><net_src comp="264" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="565"><net_src comp="270" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="570"><net_src comp="311" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="578"><net_src comp="323" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="583"><net_src comp="329" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="591"><net_src comp="347" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="596"><net_src comp="391" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="604"><net_src comp="421" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="609"><net_src comp="79" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="614"><net_src comp="86" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="621"><net_src comp="529" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: maxpool_2 : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		c_2 : 1
		StgValue_14 : 2
		tmp : 1
		p_shl2_cast : 2
		tmp_50 : 1
		p_shl3_cast : 2
		tmp_51 : 3
		tmp_76_cast : 4
		tmp_52 : 1
		p_shl_cast : 2
		tmp_53 : 1
		p_shl1_cast : 2
		tmp_54 : 3
		tmp_79_cast : 4
	State 3
		exitcond3 : 1
		h_2 : 1
		StgValue_33 : 2
		tmp_s : 1
		tmp_3_cast : 1
		tmp_55 : 2
		tmp_31 : 3
		p_shl4_cast : 4
		tmp_33 : 3
		p_shl5_cast : 4
		tmp_56 : 5
	State 4
		exitcond2 : 1
		w_2 : 1
		StgValue_48 : 2
		tmp_4 : 1
	State 5
		i_cast2 : 1
		exitcond1 : 1
		i_14 : 1
		StgValue_58 : 2
		tmp_6 : 2
		tmp_7_cast : 3
		tmp_58 : 4
		tmp_39 : 5
		p_shl6_cast : 6
		tmp_40 : 5
		p_shl7_cast : 6
		tmp_59 : 7
		tmp_57 : 1
		tmp_84_cast : 2
		output_addr : 3
		StgValue_72 : 4
	State 6
		j_cast1 : 1
		exitcond : 1
		j_10 : 1
		StgValue_80 : 2
		tmp_8 : 2
		tmp_9_cast : 3
		tmp_60 : 4
		tmp_89_cast : 5
		input_addr : 6
		input_load : 7
	State 7
	State 8
		tmp_30 : 1
		tmp_41 : 1
		tmp_32 : 1
		tmp_42 : 1
		notlhs : 2
		notrhs : 2
		tmp_34 : 3
		notlhs6 : 2
		notrhs7 : 2
		tmp_35 : 3
		tmp_36 : 3
		tmp_38 : 3
		max_value_3 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_37_fu_173   |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |     c_2_fu_184     |    0    |    0    |    12   |
|          |     h_2_fu_264     |    0    |    0    |    13   |
|          |    tmp_55_fu_282   |    0    |    0    |    15   |
|          |     w_2_fu_323     |    0    |    0    |    13   |
|          |     i_14_fu_347    |    0    |    0    |    10   |
|    add   |    tmp_6_fu_353    |    0    |    0    |    15   |
|          |    tmp_58_fu_362   |    0    |    0    |    15   |
|          |    tmp_57_fu_401   |    0    |    0    |    12   |
|          |     j_10_fu_421    |    0    |    0    |    10   |
|          |    tmp_8_fu_427    |    0    |    0    |    15   |
|          |    tmp_60_fu_436   |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_178  |    0    |    0    |    9    |
|          |  exitcond3_fu_258  |    0    |    0    |    9    |
|          |  exitcond2_fu_317  |    0    |    0    |    9    |
|          |  exitcond1_fu_341  |    0    |    0    |    8    |
|   icmp   |   exitcond_fu_415  |    0    |    0    |    8    |
|          |    notlhs_fu_481   |    0    |    0    |    11   |
|          |    notrhs_fu_487   |    0    |    0    |    18   |
|          |   notlhs6_fu_499   |    0    |    0    |    11   |
|          |   notrhs7_fu_505   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_51_fu_214   |    0    |    0    |    15   |
|    sub   |    tmp_54_fu_248   |    0    |    0    |    15   |
|          |    tmp_56_fu_311   |    0    |    0    |    12   |
|          |    tmp_59_fu_391   |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|  select  | max_value_3_fu_529 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_34_fu_493   |    0    |    0    |    2    |
|          |    tmp_35_fu_511   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_36_fu_517   |    0    |    0    |    2    |
|          |    tmp_38_fu_523   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_190     |    0    |    0    |    0    |
|          |    tmp_50_fu_202   |    0    |    0    |    0    |
|          |    tmp_52_fu_224   |    0    |    0    |    0    |
|          |    tmp_53_fu_236   |    0    |    0    |    0    |
|bitconcatenate|    tmp_s_fu_270    |    0    |    0    |    0    |
|          | p_shl4_cast_fu_291 |    0    |    0    |    0    |
|          |    tmp_33_fu_299   |    0    |    0    |    0    |
|          |    tmp_4_fu_329    |    0    |    0    |    0    |
|          | p_shl6_cast_fu_371 |    0    |    0    |    0    |
|          |    tmp_40_fu_379   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | p_shl2_cast_fu_198 |    0    |    0    |    0    |
|          | p_shl3_cast_fu_210 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_232 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_244 |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_278 |    0    |    0    |    0    |
|   zext   |   i_cast2_fu_337   |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_358 |    0    |    0    |    0    |
|          |  tmp_5_cast_fu_397 |    0    |    0    |    0    |
|          | tmp_84_cast_fu_406 |    0    |    0    |    0    |
|          |   j_cast1_fu_411   |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_432 |    0    |    0    |    0    |
|          | tmp_89_cast_fu_441 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_76_cast_fu_220 |    0    |    0    |    0    |
|   sext   | tmp_79_cast_fu_254 |    0    |    0    |    0    |
|          | p_shl5_cast_fu_307 |    0    |    0    |    0    |
|          | p_shl7_cast_fu_387 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_31_fu_287   |    0    |    0    |    0    |
|   trunc  |    tmp_39_fu_367   |    0    |    0    |    0    |
|          |    tmp_41_fu_460   |    0    |    0    |    0    |
|          |    tmp_42_fu_477   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_30_fu_450   |    0    |    0    |    0    |
|          |    tmp_32_fu_467   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    66   |   590   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    c_2_reg_539    |    3   |
|      c_reg_92     |    3   |
|    h_2_reg_557    |    4   |
|     h_reg_103     |    4   |
|    i_14_reg_588   |    2   |
|     i_reg_139     |    2   |
| input_addr_reg_606|   13   |
| input_load_reg_611|   32   |
|    j_10_reg_601   |    2   |
|     j_reg_162     |    2   |
|max_value_1_reg_150|   32   |
|max_value_3_reg_618|   32   |
| max_value_reg_126 |   32   |
|   tmp_4_reg_580   |    5   |
|   tmp_56_reg_567  |   12   |
|   tmp_59_reg_593  |   14   |
|tmp_76_cast_reg_544|   10   |
|tmp_79_cast_reg_549|    9   |
|   tmp_s_reg_562   |    5   |
|    w_2_reg_575    |    4   |
|     w_reg_114     |    4   |
+-------------------+--------+
|       Total       |   226  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_86 |  p0  |   2  |  13  |   26   ||    9    |
|     w_reg_114     |  p0  |   2  |   4  |    8   ||    9    |
| max_value_reg_126 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   590  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   292  |   617  |
+-----------+--------+--------+--------+--------+
