## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Thu Sep 05 17:25:53 Pacific Daylight Time 2019
##
vlib work
vlog  Half_Adder.v
vlog  Full_Adder.v
vlog  Full_Adder_tb.v
vlog  "C:/XilinxISE6/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work Full_Adder_Full_Adder_tb_v_tf glbl
do Full_Adder_Full_Adder_tb_v_tf.udo
view wave
add wave *
view structure
view signals
run 1000ns
