C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\Applications\Simplicity Studio.app\Contents\Eclipse\developer\toolchains\keil_8051\9.60\BIN\C51.
                    -exe /Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEN
                    -D ROM(LARGE) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(/Users/
                    -paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/drivers;/Users/paul_leveque/Documents/10_Projets/EFM8BB1
                    -_PCA_Lib_8bitCenterPWM/inc;/Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/inc/config;/Applicatio
                    -ns/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//kits/common/bsp;/Applications/Simplicity Studio.ap
                    -p/Contents/Eclipse/developer/sdks/8051/v4.2.4//kits/EFM8BB1_LCK/config;/Applications/Simplicity Studio.app/Contents/Ecli
                    -pse/developer/sdks/8051/v4.2.4//Lib/efm8_assert;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051
                    -/v4.2.4//Device/EFM8BB1/peripheral_driver/inc;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v
                    -4.2.4//Device/shared/si8051Base;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//Device/
                    -EFM8BB1/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          
  17          // $[Library Includes]
  18          // [Library Includes]$
  19          
  20          //==============================================================================
  21          // enter_DefaultMode_from_RESET
  22          //==============================================================================
  23          extern void enter_DefaultMode_from_RESET(void) {
  24   1              // $[Config Calls]
  25   1              WDT_0_enter_DefaultMode_from_RESET();
  26   1              PORTS_0_enter_DefaultMode_from_RESET();
  27   1              PORTS_1_enter_DefaultMode_from_RESET();
  28   1              PBCFG_0_enter_DefaultMode_from_RESET();
  29   1              CLOCK_0_enter_DefaultMode_from_RESET();
  30   1              PCA_0_enter_DefaultMode_from_RESET();
  31   1              PCACH_0_enter_DefaultMode_from_RESET();
  32   1              PCACH_1_enter_DefaultMode_from_RESET();
  33   1              // [Config Calls]$
  34   1      
  35   1      
  36   1      }
  37          
  38          
  39          //================================================================================
  40          // WDT_0_enter_DefaultMode_from_RESET
  41          //================================================================================
  42          extern void WDT_0_enter_DefaultMode_from_RESET(void) {
  43   1              // $[Watchdog Timer Init Variable Declarations]
  44   1              // [Watchdog Timer Init Variable Declarations]$
  45   1              
  46   1              // $[WDTCN - Watchdog Timer Control]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 2   

  47   1              //Disable Watchdog with key sequence
  48   1              WDTCN = 0xDE; //First key
  49   1              WDTCN = 0xAD; //Second key
  50   1              // [WDTCN - Watchdog Timer Control]$
  51   1      
  52   1      
  53   1      }
  54          
  55          //================================================================================
  56          // PORTS_0_enter_DefaultMode_from_RESET
  57          //================================================================================
  58          extern void PORTS_0_enter_DefaultMode_from_RESET(void) {
  59   1              // $[P0 - Port 0 Pin Latch]
  60   1              // [P0 - Port 0 Pin Latch]$
  61   1      
  62   1              // $[P0MDOUT - Port 0 Output Mode]
  63   1              /*
  64   1              // B0 (Port 0 Bit 0 Output Mode) = PUSH_PULL (P0.0 output is push-pull.)
  65   1              // B1 (Port 0 Bit 1 Output Mode) = OPEN_DRAIN (P0.1 output is open-
  66   1              //     drain.)
  67   1              // B2 (Port 0 Bit 2 Output Mode) = OPEN_DRAIN (P0.2 output is open-
  68   1              //     drain.)
  69   1              // B3 (Port 0 Bit 3 Output Mode) = OPEN_DRAIN (P0.3 output is open-
  70   1              //     drain.)
  71   1              // B4 (Port 0 Bit 4 Output Mode) = OPEN_DRAIN (P0.4 output is open-
  72   1              //     drain.)
  73   1              // B5 (Port 0 Bit 5 Output Mode) = OPEN_DRAIN (P0.5 output is open-
  74   1              //     drain.)
  75   1              // B6 (Port 0 Bit 6 Output Mode) = OPEN_DRAIN (P0.6 output is open-
  76   1              //     drain.)
  77   1              // B7 (Port 0 Bit 7 Output Mode) = OPEN_DRAIN (P0.7 output is open-
  78   1              //     drain.)
  79   1              */
  80   1              P0MDOUT = P0MDOUT_B0__PUSH_PULL | P0MDOUT_B1__OPEN_DRAIN | P0MDOUT_B2__OPEN_DRAIN
  81   1                       | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__OPEN_DRAIN | P0MDOUT_B5__OPEN_DRAIN
  82   1                       | P0MDOUT_B6__OPEN_DRAIN | P0MDOUT_B7__OPEN_DRAIN;
  83   1              // [P0MDOUT - Port 0 Output Mode]$
  84   1      
  85   1              // $[P0MDIN - Port 0 Input Mode]
  86   1              // [P0MDIN - Port 0 Input Mode]$
  87   1      
  88   1              // $[P0SKIP - Port 0 Skip]
  89   1              /*
  90   1              // B0 (Port 0 Bit 0 Skip) = SKIPPED (P0.0 pin is skipped by the
  91   1              //     crossbar.)
  92   1              // B1 (Port 0 Bit 1 Skip) = SKIPPED (P0.1 pin is skipped by the
  93   1              //     crossbar.)
  94   1              // B2 (Port 0 Bit 2 Skip) = SKIPPED (P0.2 pin is skipped by the
  95   1              //     crossbar.)
  96   1              // B3 (Port 0 Bit 3 Skip) = SKIPPED (P0.3 pin is skipped by the
  97   1              //     crossbar.)
  98   1              // B4 (Port 0 Bit 4 Skip) = SKIPPED (P0.4 pin is skipped by the
  99   1              //     crossbar.)
 100   1              // B5 (Port 0 Bit 5 Skip) = SKIPPED (P0.5 pin is skipped by the
 101   1              //     crossbar.)
 102   1              // B6 (Port 0 Bit 6 Skip) = SKIPPED (P0.6 pin is skipped by the
 103   1              //     crossbar.)
 104   1              // B7 (Port 0 Bit 7 Skip) = SKIPPED (P0.7 pin is skipped by the
 105   1              //     crossbar.)
 106   1              */
 107   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 108   1                       | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 109   1                       | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 3   

 110   1              // [P0SKIP - Port 0 Skip]$
 111   1      
 112   1              // $[P0MASK - Port 0 Mask]
 113   1              // [P0MASK - Port 0 Mask]$
 114   1      
 115   1              // $[P0MAT - Port 0 Match]
 116   1              // [P0MAT - Port 0 Match]$
 117   1      
 118   1      
 119   1      }
 120          
 121          //================================================================================
 122          // PORTS_1_enter_DefaultMode_from_RESET
 123          //================================================================================
 124          extern void PORTS_1_enter_DefaultMode_from_RESET(void) {
 125   1              // $[P1 - Port 1 Pin Latch]
 126   1              // [P1 - Port 1 Pin Latch]$
 127   1      
 128   1              // $[P1MDOUT - Port 1 Output Mode]
 129   1              /*
 130   1              // B0 (Port 1 Bit 0 Output Mode) = OPEN_DRAIN (P1.0 output is open-
 131   1              //     drain.)
 132   1              // B1 (Port 1 Bit 1 Output Mode) = OPEN_DRAIN (P1.1 output is open-
 133   1              //     drain.)
 134   1              // B2 (Port 1 Bit 2 Output Mode) = OPEN_DRAIN (P1.2 output is open-
 135   1              //     drain.)
 136   1              // B3 (Port 1 Bit 3 Output Mode) = OPEN_DRAIN (P1.3 output is open-
 137   1              //     drain.)
 138   1              // B4 (Port 1 Bit 4 Output Mode) = PUSH_PULL (P1.4 output is push-pull.)
 139   1              // B5 (Port 1 Bit 5 Output Mode) = PUSH_PULL (P1.5 output is push-pull.)
 140   1              // B6 (Port 1 Bit 6 Output Mode) = OPEN_DRAIN (P1.6 output is open-
 141   1              //     drain.)
 142   1              // B7 (Port 1 Bit 7 Output Mode) = OPEN_DRAIN (P1.7 output is open-
 143   1              //     drain.)
 144   1              */
 145   1              P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN | P1MDOUT_B2__OPEN_DRAIN
 146   1                       | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL | P1MDOUT_B5__PUSH_PULL
 147   1                       | P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
 148   1              // [P1MDOUT - Port 1 Output Mode]$
 149   1      
 150   1              // $[P1MDIN - Port 1 Input Mode]
 151   1              // [P1MDIN - Port 1 Input Mode]$
 152   1      
 153   1              // $[P1SKIP - Port 1 Skip]
 154   1              /*
 155   1              // B0 (Port 1 Bit 0 Skip) = SKIPPED (P1.0 pin is skipped by the
 156   1              //     crossbar.)
 157   1              // B1 (Port 1 Bit 1 Skip) = SKIPPED (P1.1 pin is skipped by the
 158   1              //     crossbar.)
 159   1              // B2 (Port 1 Bit 2 Skip) = SKIPPED (P1.2 pin is skipped by the
 160   1              //     crossbar.)
 161   1              // B3 (Port 1 Bit 3 Skip) = SKIPPED (P1.3 pin is skipped by the
 162   1              //     crossbar.)
 163   1              // B4 (Port 1 Bit 4 Skip) = NOT_SKIPPED (P1.4 pin is not skipped by the
 164   1              //     crossbar.)
 165   1              // B5 (Port 1 Bit 5 Skip) = NOT_SKIPPED (P1.5 pin is not skipped by the
 166   1              //     crossbar.)
 167   1              // B6 (Port 1 Bit 6 Skip) = NOT_SKIPPED (P1.6 pin is not skipped by the
 168   1              //     crossbar.)
 169   1              // B7 (Port 1 Bit 7 Skip) = NOT_SKIPPED (P1.7 pin is not skipped by the
 170   1              //     crossbar.)
 171   1              */
 172   1              P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 4   

 173   1                       | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__NOT_SKIPPED
 174   1                       | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 175   1              // [P1SKIP - Port 1 Skip]$
 176   1      
 177   1              // $[P1MASK - Port 1 Mask]
 178   1              // [P1MASK - Port 1 Mask]$
 179   1      
 180   1              // $[P1MAT - Port 1 Match]
 181   1              // [P1MAT - Port 1 Match]$
 182   1      
 183   1      
 184   1      }
 185          
 186          //================================================================================
 187          // PBCFG_0_enter_DefaultMode_from_RESET
 188          //================================================================================
 189          extern void PBCFG_0_enter_DefaultMode_from_RESET(void) {
 190   1              // $[XBR2 - Port I/O Crossbar 2]
 191   1              /*
 192   1              // WEAKPUD (Port I/O Weak Pullup Disable) = PULL_UPS_ENABLED (Weak
 193   1              //     Pullups enabled (except for Ports whose I/O are configured for analog
 194   1              //     mode).)
 195   1              // XBARE (Crossbar Enable) = ENABLED (Crossbar enabled.)
 196   1              */
 197   1              XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
 198   1              // [XBR2 - Port I/O Crossbar 2]$
 199   1      
 200   1              // $[PRTDRV - Port Drive Strength]
 201   1              // [PRTDRV - Port Drive Strength]$
 202   1      
 203   1              // $[XBR0 - Port I/O Crossbar 0]
 204   1              // [XBR0 - Port I/O Crossbar 0]$
 205   1      
 206   1              // $[XBR1 - Port I/O Crossbar 1]
 207   1              /*
 208   1              // PCA0ME (PCA Module I/O Enable) = CEX0_CEX1 (CEX0, CEX1 routed to Port
 209   1              //     pins.)
 210   1              // ECIE (PCA0 External Counter Input Enable) = DISABLED (ECI unavailable
 211   1              //     at Port pin.)
 212   1              // T0E (T0 Enable) = DISABLED (T0 unavailable at Port pin.)
 213   1              // T1E (T1 Enable) = DISABLED (T1 unavailable at Port pin.)
 214   1              // T2E (T2 Enable) = DISABLED (T2 unavailable at Port pin.)
 215   1              */
 216   1              XBR1 = XBR1_PCA0ME__CEX0_CEX1 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 217   1                       | XBR1_T1E__DISABLED | XBR1_T2E__DISABLED;
 218   1              // [XBR1 - Port I/O Crossbar 1]$
 219   1      
 220   1      
 221   1      }
 222          
 223          //================================================================================
 224          // CLOCK_0_enter_DefaultMode_from_RESET
 225          //================================================================================
 226          extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
 227   1              // $[CLKSEL - Clock Select]
 228   1              /*
 229   1              // CLKSL (Clock Source Select) = HFOSC (Clock derived from the Internal
 230   1              //     High-Frequency Oscillator.)
 231   1              // CLKDIV (Clock Source Divider) = SYSCLK_DIV_1 (SYSCLK is equal to
 232   1              //     selected clock source divided by 1.)
 233   1              */
 234   1              CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 235   1              // [CLKSEL - Clock Select]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 5   

 236   1      
 237   1      
 238   1      }
 239          
 240          //================================================================================
 241          // PCA_0_enter_DefaultMode_from_RESET
 242          //================================================================================
 243          extern void PCA_0_enter_DefaultMode_from_RESET(void) {
 244   1              // $[PCA Off]
 245   1              PCA0CN0_CR = PCA0CN0_CR__STOP;
 246   1              // [PCA Off]$
 247   1      
 248   1              // $[PCA0MD - PCA Mode]
 249   1              /*
 250   1              // CIDL (PCA Counter/Timer Idle Control) = NORMAL (PCA continues to
 251   1              //     function normally while the system controller is in Idle Mode.)
 252   1              // ECF (PCA Counter/Timer Overflow Interrupt Enable) = OVF_INT_DISABLED
 253   1              //     (Disable the CF interrupt.)
 254   1              // CPS (PCA Counter/Timer Pulse Select) = SYSCLK (System clock.)
 255   1              */
 256   1              PCA0MD = PCA0MD_CIDL__NORMAL | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_CPS__SYSCLK;
 257   1              // [PCA0MD - PCA Mode]$
 258   1      
 259   1              // $[PCA0CENT - PCA Center Alignment Enable]
 260   1              /*
 261   1              // CEX0CEN (CEX0 Center Alignment Enable) = CENTER (Center-aligned.)
 262   1              // CEX1CEN (CEX1 Center Alignment Enable) = CENTER (Center-aligned.)
 263   1              // CEX2CEN (CEX2 Center Alignment Enable) = EDGE (Edge-aligned.)
 264   1              */
 265   1              PCA0CENT = PCA0CENT_CEX0CEN__CENTER | PCA0CENT_CEX1CEN__CENTER
 266   1                       | PCA0CENT_CEX2CEN__EDGE;
 267   1              // [PCA0CENT - PCA Center Alignment Enable]$
 268   1      
 269   1              // $[PCA0CLR - PCA Comparator Clear Control]
 270   1              // [PCA0CLR - PCA Comparator Clear Control]$
 271   1      
 272   1              // $[PCA0L - PCA Counter/Timer Low Byte]
 273   1              // [PCA0L - PCA Counter/Timer Low Byte]$
 274   1      
 275   1              // $[PCA0H - PCA Counter/Timer High Byte]
 276   1              // [PCA0H - PCA Counter/Timer High Byte]$
 277   1      
 278   1              // $[PCA0POL - PCA Output Polarity]
 279   1              // [PCA0POL - PCA Output Polarity]$
 280   1      
 281   1              // $[PCA0PWM - PCA PWM Configuration]
 282   1              // [PCA0PWM - PCA PWM Configuration]$
 283   1      
 284   1              // $[PCA On]
 285   1              PCA0CN0_CR = PCA0CN0_CR__RUN;
 286   1              // [PCA On]$
 287   1      
 288   1      
 289   1      }
 290          
 291          //================================================================================
 292          // PCACH_0_enter_DefaultMode_from_RESET
 293          //================================================================================
 294          extern void PCACH_0_enter_DefaultMode_from_RESET(void) {
 295   1              // $[PCA0 Settings Save]
 296   1              uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 297   1              uint8_t PCA0PWM_ARSEL_save = PCA0PWM & PCA0PWM_ARSEL__BMASK;
 298   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 6   

 299   1              // Turn PCA0 off while updating PCACH0
 300   1              PCA0CN0 &= ~PCA0CN0_CR__BMASK;
 301   1              // Select Capture/Compare register)
 302   1              PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
 303   1              // [PCA0 Settings Save]$
 304   1      
 305   1              // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
 306   1              /*
 307   1              // CAPN (Channel 0 Capture Negative Function Enable) = DISABLED (Disable
 308   1              //     negative edge capture.)
 309   1              // ECCF (Channel 0 Capture/Compare Flag Interrupt Enable) = DISABLED
 310   1              //     (Disable CCF0 interrupts.)
 311   1              // MAT (Channel 0 Match Function Enable) = DISABLED (Disable match
 312   1              //     function.)
 313   1              // PWM16 (Channel 0 16-bit Pulse Width Modulation Enable) = 8_BIT (8 to
 314   1              //     11-bit PWM selected.)
 315   1              // CAPP (Channel 0 Capture Positive Function Enable) = DISABLED (Disable
 316   1              //     positive edge capture.)
 317   1              // ECOM (Channel 0 Comparator Function Enable) = DISABLED (Disable
 318   1              //     comparator function.)
 319   1              // PWM (Channel 0 Pulse Width Modulation Mode Enable) = ENABLED (Enable
 320   1              //     PWM function.)
 321   1              // TOG (Channel 0 Toggle Function Enable) = DISABLED (Disable toggle
 322   1              //     function.)
 323   1              */
 324   1              PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED | PCA0CPM0_MAT__DISABLED
 325   1                       | PCA0CPM0_PWM16__8_BIT | PCA0CPM0_CAPP__DISABLED | PCA0CPM0_ECOM__DISABLED
 326   1                       | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
 327   1              // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 328   1      
 329   1              // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 330   1              /*
 331   1              // PCA0CPL0 (PCA Channel 0 Capture Module Low Byte) = 0x80
 332   1              */
 333   1              PCA0CPL0 = (0x80 << PCA0CPL0_PCA0CPL0__SHIFT);
 334   1              // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 335   1      
 336   1              // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 337   1              /*
 338   1              // PCA0CPH0 (PCA Channel 0 Capture Module High Byte) = 0x80
 339   1              */
 340   1              PCA0CPH0 = (0x80 << PCA0CPH0_PCA0CPH0__SHIFT);
 341   1              // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 342   1      
 343   1              // $[Auto-reload]
 344   1              // [Auto-reload]$
 345   1      
 346   1              // $[PCA0 Settings Restore]
 347   1              PCA0CN0 |= PCA0CN0_CR_save;
 348   1              PCA0PWM |= PCA0PWM_ARSEL_save;
 349   1              // [PCA0 Settings Restore]$
 350   1      
 351   1      
 352   1      }
 353          
 354          //================================================================================
 355          // PCACH_1_enter_DefaultMode_from_RESET
 356          //================================================================================
 357          extern void PCACH_1_enter_DefaultMode_from_RESET(void) {
 358   1              // $[PCA0 Settings Save]
 359   1              uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 360   1              uint8_t PCA0PWM_ARSEL_save = PCA0PWM & PCA0PWM_ARSEL__BMASK;
 361   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 7   

 362   1              // Turn PCA0 off while updating PCACH1
 363   1              PCA0CN0 &= ~PCA0CN0_CR__BMASK;
 364   1              // Select Capture/Compare register)
 365   1              PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
 366   1              // [PCA0 Settings Save]$
 367   1      
 368   1              // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 369   1              /*
 370   1              // CAPN (Channel 1 Capture Negative Function Enable) = DISABLED (Disable
 371   1              //     negative edge capture.)
 372   1              // ECCF (Channel 1 Capture/Compare Flag Interrupt Enable) = DISABLED
 373   1              //     (Disable CCF1 interrupts.)
 374   1              // MAT (Channel 1 Match Function Enable) = DISABLED (Disable match
 375   1              //     function.)
 376   1              // PWM16 (Channel 1 16-bit Pulse Width Modulation Enable) = 8_BIT (8 to
 377   1              //     11-bit PWM selected.)
 378   1              // CAPP (Channel 1 Capture Positive Function Enable) = DISABLED (Disable
 379   1              //     positive edge capture.)
 380   1              // ECOM (Channel 1 Comparator Function Enable) = ENABLED (Enable
 381   1              //     comparator function.)
 382   1              // PWM (Channel 1 Pulse Width Modulation Mode Enable) = ENABLED (Enable
 383   1              //     PWM function.)
 384   1              // TOG (Channel 1 Toggle Function Enable) = DISABLED (Disable toggle
 385   1              //     function.)
 386   1              */
 387   1              PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED | PCA0CPM1_MAT__DISABLED
 388   1                       | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED | PCA0CPM1_ECOM__ENABLED
 389   1                       | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 390   1              // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 391   1      
 392   1              // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 393   1              /*
 394   1              // PCA0CPL1 (PCA Channel 1 Capture Module Low Byte) = 0xFF
 395   1              */
 396   1              PCA0CPL1 = (0xFF << PCA0CPL1_PCA0CPL1__SHIFT);
 397   1              // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 398   1      
 399   1              // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 400   1              /*
 401   1              // PCA0CPH1 (PCA Channel 1 Capture Module High Byte) = 0xFF
 402   1              */
 403   1              PCA0CPH1 = (0xFF << PCA0CPH1_PCA0CPH1__SHIFT);
 404   1              // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 405   1      
 406   1              // $[Auto-reload]
 407   1              // [Auto-reload]$
 408   1      
 409   1              // $[PCA0 Settings Restore]
 410   1              PCA0CN0 |= PCA0CN0_CR_save;
 411   1              PCA0PWM |= PCA0PWM_ARSEL_save;
 412   1              // [PCA0 Settings Restore]$
 413   1      
 414   1      
 415   1      }
 416          
 417          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    131    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/10/2022 21:20:27 PAGE 8   

   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
