m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/FPGA/cyclone source/05_udp_loopback/prj/simulation/modelsim
vcrc32_d8
Z1 !s110 1691052301
!i10b 1
!s100 ;]Vc<:NI:IYk8<2OnWfPg0
I8TIcmgOD[Onca;7Y_WU9Y2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1690183423
8H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v
FH:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v
L0 19
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1691052301.000000
!s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/check|H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/check}
Z7 tCvgOpt 0
vddi_x1
R1
!i10b 1
!s100 o4>z9VF51bX=PS]=z9H?S0
IJ<:d5Oj50J9TO0ika2IVD3
R2
R0
Z8 w1690872803
Z9 8H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v
Z10 FH:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v
L0 38
R3
r1
!s85 0
31
R4
Z11 !s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii|H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v|
!i113 1
R5
Z13 !s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii}
R7
vddi_x4
R1
!i10b 1
!s100 YQfHOA@J]^F932UUzT=0]3
I>K[0XnHhTlAX7lhHn05D@2
R2
R0
R8
R9
R10
L0 3
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R13
R7
vddio_out_x1
R1
!i10b 1
!s100 ACS@nz>EbVB<7_Z^JF_eI0
IPIzC<M>k[Xa=X78h>4d5i3
R2
R0
Z14 w1690443709
Z15 8H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v
Z16 FH:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v
L0 60
R3
r1
!s85 0
31
R4
Z17 !s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v|
Z18 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii|H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v|
!i113 1
R5
Z19 !s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii}
R7
vddio_out_x4
R1
!i10b 1
!s100 1ID^n^T:HZRYc6H4mLS4Y1
IIRNM`ZlROkR73G>66hXg73
R2
R0
R14
R15
R16
L0 23
R3
r1
!s85 0
31
R4
R17
R18
!i113 1
R5
R19
R7
veth_dcfifo
R1
!i10b 1
!s100 Q:BKhNF;2MAG1Z4Bi66:U0
IDJ]lY`eI194:CLC2^[AY=3
R2
R0
w1690880597
8H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v
FH:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v
Z20 L0 39
R3
r1
!s85 0
31
R4
!s107 H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/ip|H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v|
!i113 1
R5
Z21 !s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/ip}
R7
veth_udp_rx_gmii
R1
!i10b 1
!s100 8YFGE<>SYVU>FBb]HfHFz0
Il[1B2RGE;dWlHbFSjB`0:0
R2
R0
w1691042858
8H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v
FH:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl|H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v|
!i113 1
R5
Z22 !s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl}
R7
veth_udp_tx_gmii
R1
!i10b 1
!s100 0m@_XLGd4Q]ZgUCGVmeWG2
IGY<:L@:KN[fA7L;Y4FSOf1
R2
R0
w1691030978
8H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v
FH:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v
Z23 L0 22
R3
r1
!s85 0
31
R4
!s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl|H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v|
!i113 1
R5
R22
R7
vgmii_to_rgmii
R1
!i10b 1
!s100 S==aULPDAeXfjX9:885Im1
IRLcd^o3Oj5?7L5M^@XDLE1
R2
R0
R14
R15
R16
L0 97
R3
r1
!s85 0
31
R4
R17
R18
!i113 1
R5
R19
R7
vip_checksum
R1
!i10b 1
!s100 ?QKQ>GIEFi9GXYcX?fhS01
I>KFFbeHMnIDW68S9JW`@01
R2
R0
w1690439936
8H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v
FH:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v
R23
R3
r1
!s85 0
31
R4
!s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/check|H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v|
!i113 1
R5
R6
R7
vmdio_bit_shift
Z24 !s110 1691052302
!i10b 1
!s100 b8jD<kHY9=Q]JX_]gdgO=3
IoH4E_6^KINloEXC2bV5GK1
R2
R0
w1691052056
8H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v
FH:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v
L0 1
R3
r1
!s85 0
31
Z25 !s108 1691052302.000000
!s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio|H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v|
!i113 1
R5
Z26 !s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio}
R7
vphy_config
R24
!i10b 1
!s100 6N3YnYM?U<74^bPWR[U:]1
I=Bn`6<NeVA1Uk8WF36RFT2
R2
R0
w1691048075
8H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v
FH:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v
L0 1
R3
r1
!s85 0
31
R25
!s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio|H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v|
!i113 1
R5
R26
R7
vphy_config_tb
R24
!i10b 1
!s100 4>YZW[4RzREXdSi0W?4d33
IOiPa]PXm_S=ihj=JMmLlk0
R2
R0
w1691052285
8H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v
FH:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v
L0 3
R3
r1
!s85 0
31
R25
!s107 H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench|H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench}
R7
vpll_rx
R24
!i10b 1
!s100 ?F0j73>Jm6Ehe2384?^^C2
I[`16`aiU42CTJQh8zb0AY1
R2
R0
w1690968637
8H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v
FH:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v
R20
R3
r1
!s85 0
31
R4
!s107 H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/ip|H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v|
!i113 1
R5
R21
R7
vpll_rx_altpll
R24
!i10b 1
!s100 E5K0Hl1XNcgaDeM1?:fe12
IzITWcbTVhn3;_`0Umzj2_2
R2
R0
w1690968648
8H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v
FH:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v
L0 29
R3
r1
!s85 0
31
R25
!s107 H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/db|H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/db}
R7
vrgmii_to_gmii
R1
!i10b 1
!s100 EV3;kbU2VR@W_cRVk`Ulb0
I9:5B3HTaKn]6HdYdRL0dX1
R2
R0
R8
R9
R10
L0 74
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R13
R7
vudp_loopback
R1
!i10b 1
!s100 NUVzV`cJUW11DbdfL;NVh3
IRl6B1_dZ;FnR>Wl0l1a4l1
R2
R0
w1691041283
8H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v
FH:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v
L0 1
R3
r1
!s85 0
31
R4
!s107 H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl|H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v|
!i113 1
R5
R22
R7
