{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.01974,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0486932,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0802593,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0918491,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0521347,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0918491,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.61904,
	"finish__clock__skew__setup": 2.719,
	"finish__clock__skew__hold": 0.402513,
	"finish__timing__drv__max_slew_limit": -0.0463059,
	"finish__timing__drv__max_slew": 1,
	"finish__timing__drv__max_cap_limit": -0.256242,
	"finish__timing__drv__max_cap": 239,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 147,
	"finish__power__internal__total": 0.168456,
	"finish__power__switching__total": 0.0991259,
	"finish__power__leakage__total": 0.031093,
	"finish__power__total": 0.298675,
	"finish__design__io": 495,
	"finish__design__die__area": 2.25e+06,
	"finish__design__core__area": 2.06342e+06,
	"finish__design__instance__count": 174768,
	"finish__design__instance__area": 781964,
	"finish__design__instance__count__stdcell": 174632,
	"finish__design__instance__area__stdcell": 352880,
	"finish__design__instance__count__macros": 136,
	"finish__design__instance__area__macros": 429084,
	"finish__design__instance__utilization": 0.378966,
	"finish__design__instance__utilization__stdcell": 0.215917
}