<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f1xx__hal__tim_8h" xml:lang="en-US">
<title>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h File Reference</title>
<indexterm><primary>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h</primary></indexterm>
<para>

<para>Header file of TIM HAL module. </para>
 
</para>
<programlisting>#include &quot;stm32f1xx_hal_def.h&quot;
#include &quot;stm32f1xx_hal_tim_ex.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_t_i_m___base___init_type_def">TIM_Base_InitTypeDef</link></para>

<para>TIM Time base Configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link></para>

<para>TIM Output Compare Configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___one_pulse___init_type_def">TIM_OnePulse_InitTypeDef</link></para>

<para>TIM One Pulse Mode Configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___i_c___init_type_def">TIM_IC_InitTypeDef</link></para>

<para>TIM Input Capture Configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___encoder___init_type_def">TIM_Encoder_InitTypeDef</link></para>

<para>TIM Encoder Configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___clock_config_type_def">TIM_ClockConfigTypeDef</link></para>

<para>Clock Configuration Handle Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___clear_input_config_type_def">TIM_ClearInputConfigTypeDef</link></para>

<para>TIM Clear Input Configuration Handle Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___master_config_type_def">TIM_MasterConfigTypeDef</link></para>

<para>TIM Master configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___slave_config_type_def">TIM_SlaveConfigTypeDef</link></para>

<para>TIM Slave configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___break_dead_time_config_type_def">TIM_BreakDeadTimeConfigTypeDef</link></para>

<para>TIM Break input(s) and Dead time configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link></para>

<para>TIM Time Base Handle Structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___source_1ga48c5312aecd377fab00d62e9b4169e9e">TIM_CLEARINPUTSOURCE_NONE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___source_1gaa28a8cf1db85cf6c845c6c1f02ba5c8e">TIM_CLEARINPUTSOURCE_ETR</link>   0x00000001U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CR1</emphasis>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CR2</emphasis>   0x00000001U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_SMCR</emphasis>   0x00000002U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_DIER</emphasis>   0x00000003U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_SR</emphasis>   0x00000004U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_EGR</emphasis>   0x00000005U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CCMR1</emphasis>   0x00000006U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CCMR2</emphasis>   0x00000007U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CCER</emphasis>   0x00000008U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CNT</emphasis>   0x00000009U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_PSC</emphasis>   0x0000000AU</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_ARR</emphasis>   0x0000000BU</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_RCR</emphasis>   0x0000000CU</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CCR1</emphasis>   0x0000000DU</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CCR2</emphasis>   0x0000000EU</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CCR3</emphasis>   0x0000000FU</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_CCR4</emphasis>   0x00000010U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_BDTR</emphasis>   0x00000011U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_DCR</emphasis>   0x00000012U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMABASE_DMAR</emphasis>   0x00000013U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga6b9d1352735d2ddbafcaa31ae05cd1ee">TIM_EVENTSOURCE_UPDATE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga529eadf26cd17108dd95b9707a3d0f55">TIM_EVENTSOURCE_CC1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga12e3a98c601f4f288354ac2538050e6b">TIM_EVENTSOURCE_CC2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga1c2faf942ab525b44299ddd0a6d848e4">TIM_EVENTSOURCE_CC3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga157e43c99e6a1c0097b184cc842b5dfb">TIM_EVENTSOURCE_CC4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga5724ce4aaf842a2166edaaff1531c1d1">TIM_EVENTSOURCE_COM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga85573ed76442490db67e4b759fe6d901">TIM_EVENTSOURCE_TRIGGER</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___event___source_1ga83d16368fe3172a98c41d7c414780a64">TIM_EVENTSOURCE_BREAK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1ga9eb9ab91119c2c76d4db453d599c0b7d">TIM_COUNTERMODE_UP</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1ga5f590fdd7c41df7180b870bb76ff691c">TIM_COUNTERMODE_DOWN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1ga26d8e5236c35d85c2abaa482b5ec6746">TIM_COUNTERMODE_CENTERALIGNED1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1gae4517c68086ffa61a694576cec8fe634">TIM_COUNTERMODE_CENTERALIGNED2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___counter___mode_1gaf0c3edf6ea1ade3520ab4970e1fc6e92">TIM_COUNTERMODE_CENTERALIGNED3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock_division_1ga309297ccd407a836ede6a42d4dc479c1">TIM_CLOCKDIVISION_DIV1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock_division_1gaf84a16da8edb80a3d8af91fbfc046181">TIM_CLOCKDIVISION_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock_division_1ga7cac7491610ffc135ea9ed54f769ddbc">TIM_CLOCKDIVISION_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___state_1ga98fa585adffeb0d3654b47040576c6b7">TIM_OUTPUTSTATE_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___state_1ga114555abc521311f689478a7e0a9ace9">TIM_OUTPUTSTATE_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___auto_reload_preload_1ga4d0cf7e2800d0ab10f3f0ebfac11c9c7">TIM_AUTORELOAD_PRELOAD_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___auto_reload_preload_1gaaa36f0c74b1d1ec83b0c105bfedfa309">TIM_AUTORELOAD_PRELOAD_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___fast___state_1ga71429b63f2a6604171ccfd3a91ccf43a">TIM_OCFAST_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___fast___state_1ga445a2c0633ac649e816cf7a16b716d61">TIM_OCFAST_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___state_1ga07bb7288fc4ed155301a3276908a23a0">TIM_OUTPUTNSTATE_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___state_1ga3323d8c81a7f3940aa290d160dea3e0d">TIM_OUTPUTNSTATE_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___polarity_1ga5887380660b742f0045e9695914231b8">TIM_OCPOLARITY_HIGH</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___polarity_1ga1daff1574b0a2d17ccc9ae40a649ac37">TIM_OCPOLARITY_LOW</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___polarity_1gad5dbeb61519e4fd55db3a4d136e96316">TIM_OCNPOLARITY_HIGH</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___polarity_1gadb44419c891a58e2cde11cc016f71a14">TIM_OCNPOLARITY_LOW</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___idle___state_1gad251b83b0e33ddd0ed2fb35aa747ef78">TIM_OCIDLESTATE_SET</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___idle___state_1ga56505fe4142096454f1da97683ce8bc2">TIM_OCIDLESTATE_RESET</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___idle___state_1ga1f781774c71822b2502633dfc849c5ea">TIM_OCNIDLESTATE_SET</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___n___idle___state_1ga7586655652e3c3f1cb4af1ed59d25901">TIM_OCNIDLESTATE_RESET</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___polarity_1gac79dd2a7ba97e5aac0bb9cbdc2d02ee1">TIM_ICPOLARITY_RISING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___polarity_1gaec0c00d0b749e8c18101cefcce7c32f6">TIM_ICPOLARITY_FALLING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___polarity_1ga7a340c94a7bd0fa4a915afa8788e0b71">TIM_ICPOLARITY_BOTHEDGE</link>   <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___selection_1gac3be2fd9c576e84e0ebcfc7b3c0773a3">TIM_ICSELECTION_DIRECTTI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___selection_1gab9754d4318abcd7fe725e3ee2e4496d4">TIM_ICSELECTION_INDIRECTTI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___selection_1ga9e0191bbf1a82dd9150b9283c39276e7">TIM_ICSELECTION_TRC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1ga1d8a7b66add914e2ddd910d2d700978f">TIM_ICPSC_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1gaf5a675046430fa0f0c95b0dac612828f">TIM_ICPSC_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___input___capture___prescaler_1ga5086cb03c89a5c67b199d20b605f00cb">TIM_ICPSC_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___one___pulse___mode_1gab0447b341024e86145c7ce0dc2931fc6">TIM_OPMODE_SINGLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___one___pulse___mode_1ga14a7b6f95769c5b430f65189d9c7cfa3">TIM_OPMODE_REPETITIVE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___encoder___mode_1gaff047abefa78b0f0a7bbd0f648905d7d">TIM_ENCODERMODE_TI1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___encoder___mode_1ga9166e985a35358cb3ed942c2a36e018d">TIM_ENCODERMODE_TI2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___encoder___mode_1ga8046f1021dc578551fcff88891239e67">TIM_ENCODERMODE_TI12</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga6a48ecf88cae0402ff084202bfdd4f8e">TIM_IT_UPDATE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga02267a938ab4722c5013fffa447cf5a6">TIM_IT_CC1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga60f6b6c424b62ca58d3fafd8f5955e4f">TIM_IT_CC2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga6aef020aebafd9e585283fbbaf8b841f">TIM_IT_CC3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga1dce7f1bc32a258f2964cb7c05f413a6">TIM_IT_CC4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1gaeb7eff6c39922814e7ee47c0820c3d9f">TIM_IT_COM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga2a577f2eee61f101cf551d86c4d73333">TIM_IT_TRIGGER</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___interrupt__definition_1ga351a8f27975e0af87f4bb37a4feaa636">TIM_IT_BREAK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___commutation___source_1gab2e11763b5e061a5b3056ac970f57ab1">TIM_COMMUTATION_TRGI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___commutation___source_1ga9cd117a69cbca219c1cf29e74746a496">TIM_COMMUTATION_SOFTWARE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga45816ad15a4f533027eb202ac0b9aaf5">TIM_DMA_UPDATE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga33b93e8bb82fe8e167b9e9c962c54f83">TIM_DMA_CC1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga792f73196a8e7424655592097d7a3fd5">TIM_DMA_CC2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga3eb2dadbd3109bced45935fb53deeee1">TIM_DMA_CC3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga59495cf79894dfe5e5b2029863aed956">TIM_DMA_CC4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1gac5f4c56e944bda8ba0c23b97275020ba">TIM_DMA_COM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a__sources_1ga21912fd910242e0f63bf9b0953e41c63">TIM_DMA_TRIGGER</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gac45ce66cf33b4f324323fc3036917712">TIM_FLAG_UPDATE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gaa7eb8be054b9bd217a9abb1c8687cc55">TIM_FLAG_CC1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga9cae242f1c51b31839ffc5bc007c82a7">TIM_FLAG_CC2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga052c380f922219659810e4fceb574a7c">TIM_FLAG_CC3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gafd0dc57b56941f8b8250d66e289542db">TIM_FLAG_CC4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gad454d70205ce5bbf3b3c0e7e43d6df62">TIM_FLAG_COM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gacacf94fcf8b5ee4287f2d5a56dce91b7">TIM_FLAG_TRIGGER</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga01aedbe0676064a4d47dee474ddb863d">TIM_FLAG_BREAK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga38dfb7d1ed00af77d70bc3be28500108">TIM_FLAG_CC1OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1ga4df0c71d3e695c214d49802942e04590">TIM_FLAG_CC2OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gac81f24eaffdf83c2db9d2e6078a00919">TIM_FLAG_CC3OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___flag__definition_1gafc8b04654766d98ba2c6fed601895a20">TIM_FLAG_CC4OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga6b1541e4a49d62610899e24bf23f4879">TIM_CHANNEL_1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga33e02d43345a7ac5886f01b39e4f7ccd">TIM_CHANNEL_2</link>   0x00000004U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga4ea100c1789b178f3cb46721b7257e2d">TIM_CHANNEL_3</link>   0x00000008U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1gad59ef74820ee8bf77fa1f8d589fde2ac">TIM_CHANNEL_4</link>   0x0000000CU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___channel_1ga6abf8f9fc695b79d8781ca082dfb48bc">TIM_CHANNEL_ALL</link>   0x0000003CU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gab133f0839cf6a4e858457d48f057eea8">TIM_CLOCKSOURCE_ETRMODE2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga9b398a201d8b6a4f200ebde86b1d8f3a">TIM_CLOCKSOURCE_INTERNAL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga3310aa84f2f322eb77538997c070e56a">TIM_CLOCKSOURCE_ITR0</link>   <link linkend="_group___t_i_m___trigger___selection_1gab7cf2b7db3956d4fd1e5a5d84f4891e7">TIM_TS_ITR0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gae2da814f8d86491e7c344bb8d0f62b96">TIM_CLOCKSOURCE_ITR1</link>   <link linkend="_group___t_i_m___trigger___selection_1gad90fbca297153ca9c0112a67ea2c6cb3">TIM_TS_ITR1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gafb779719a41769b14303da4977f6a5f1">TIM_CLOCKSOURCE_ITR2</link>   <link linkend="_group___t_i_m___trigger___selection_1ga8599ba58a5f911d648503c7ac55d4320">TIM_TS_ITR2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga0cce2af04ad903ba683515c3772abb27">TIM_CLOCKSOURCE_ITR3</link>   <link linkend="_group___t_i_m___trigger___selection_1ga63183e611b91c5847040172c0069514d">TIM_TS_ITR3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gad8c96337acf40356d82570cc4851ce2d">TIM_CLOCKSOURCE_TI1ED</link>   <link linkend="_group___t_i_m___trigger___selection_1ga8c89554efc693e679c94b5a749af123c">TIM_TS_TI1F_ED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga0a8708d4dab5cbd557a76efb362e13c0">TIM_CLOCKSOURCE_TI1</link>   <link linkend="_group___t_i_m___trigger___selection_1ga38d3514d54bcdb0ea8ac8bd91c5832b5">TIM_TS_TI1FP1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1ga7950cf616702dd38d8f1ab5091efc012">TIM_CLOCKSOURCE_TI2</link>   <link linkend="_group___t_i_m___trigger___selection_1ga0ed58a269bccd3f22d19cc9a2ba3123f">TIM_TS_TI2FP2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___source_1gaa7743af6f4b8869cad0375526c6145ce">TIM_CLOCKSOURCE_ETRMODE1</link>   <link linkend="_group___t_i_m___trigger___selection_1gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1gae4eb585c466c2b5709ae3795204e7d3f">TIM_CLOCKPOLARITY_INVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1gaca342866be2f9364274584688c733b60">TIM_CLOCKPOLARITY_NONINVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1ga13cc7002cfa5ee42607e1a3d85f77b10">TIM_CLOCKPOLARITY_RISING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1ga9c17ca08b6179792f5ced4e607808c0a">TIM_CLOCKPOLARITY_FALLING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___polarity_1ga89bf9a7962d09fb58ceae4d1e28e1c89">TIM_CLOCKPOLARITY_BOTHEDGE</link>   <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1ga3462b444a059f001c6df33f55c756313">TIM_CLOCKPRESCALER_DIV1</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1gac6457751c882644727982fda1fd029a5">TIM_CLOCKPRESCALER_DIV2</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1ga11ce3686a0ee934384d0e4651823883d">TIM_CLOCKPRESCALER_DIV4</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clock___prescaler_1ga86f147be5654631b21aa391a001401d5">TIM_CLOCKPRESCALER_DIV8</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___polarity_1ga02e0d10a2cf90016d1a8be1931c6c67e">TIM_CLEARINPUTPOLARITY_INVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___polarity_1ga53e02f7692e6996389b462219572f2a9">TIM_CLEARINPUTPOLARITY_NONINVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1gaf88d719dd5535b6b58275549c4512ec7">TIM_CLEARINPUTPRESCALER_DIV1</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1gae54b2f4ea04ef97f7c75755347edc8ba">TIM_CLEARINPUTPRESCALER_DIV2</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1gae3c3dea810bb9d83b532737f01a3213d">TIM_CLEARINPUTPRESCALER_DIV4</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___clear_input___prescaler_1ga34bc6cb7ee8800cc48b1ee6c536859cc">TIM_CLEARINPUTPRESCALER_DIV8</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state_1ga5d21918f173eca946748a1fbc177daa5">TIM_OSSR_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state_1gae11820b467ef6d74c90190c8cfce5e73">TIM_OSSR_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state_1gae5b5901b177cd054cd5503630892680f">TIM_OSSI_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state_1gab1a20c65a3d24ef770f8a2a14c24130b">TIM_OSSI_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___lock__level_1ga304aece56a9391a4d9b1016144d98fbd">TIM_LOCKLEVEL_OFF</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___lock__level_1ga46dc7705788ba2ce5135c43b998ef4dd">TIM_LOCKLEVEL_1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___lock__level_1ga03a5ed2aded43ccfe7ab12a9dd53d251">TIM_LOCKLEVEL_2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___lock__level_1gaa1afed375c27151608e388fdf4a57a13">TIM_LOCKLEVEL_3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___break___input__enable__disable_1ga3f966247b03532b8d93f9bddc032d863">TIM_BREAK_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___break___input__enable__disable_1ga8b34ce60f3f08c4b0d924a6546939994">TIM_BREAK_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___break___polarity_1ga3e07cb0376c1bf561341dc8befb66208">TIM_BREAKPOLARITY_LOW</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___break___polarity_1ga97c30f1134accd61e3e42ce37e472700">TIM_BREAKPOLARITY_HIGH</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___a_o_e___bit___set___reset_1ga65b4336dee767fbe8d8cc4f980f6b18e">TIM_AUTOMATICOUTPUT_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___a_o_e___bit___set___reset_1ga09e7f3f768b0f122f13fd47771f07ddf">TIM_AUTOMATICOUTPUT_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1ga32a8e436f2c0818a657b0d3fcf4e872d">TIM_TRGO_RESET</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1ga4ac300b0fd24d1e6532e5961680a39a9">TIM_TRGO_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1ga27521aebd507e562fe7fba6dfc639a67">TIM_TRGO_UPDATE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1ga80aa9a9c41de509d99fc4cb492d6513f">TIM_TRGO_OC1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1gaed715aa7ec4ad0f7f5d82dde6d964178">TIM_TRGO_OC1REF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a">TIM_TRGO_OC2REF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1ga4bc4791f8b9560950d30078b96d08f55">TIM_TRGO_OC3REF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___mode___selection_1ga7fe6228adec5d1b6f0a8ed8da111db4d">TIM_TRGO_OC4REF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___slave___mode_1gafdc0de07db4688aa8c87cf03220aaf28">TIM_MASTERSLAVEMODE_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___master___slave___mode_1ga58ff99ef1d6d6f187e3615f9d3ec3b8b">TIM_MASTERSLAVEMODE_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga3b53e1a85d08f125df4371f86bdaf79b">TIM_SLAVEMODE_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga9f28e350c0560dc550f5c0d2f8b39ba7">TIM_SLAVEMODE_RESET</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga4501317fcd7649e5ff46db6fe69938e0">TIM_SLAVEMODE_GATED</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga12f8f7b4a16b438f54cf811f0bb0a8a4">TIM_SLAVEMODE_TRIGGER</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___slave___mode_1ga90dcf32a66dcb250b18da2ff56471328">TIM_SLAVEMODE_EXTERNAL1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1gafae6b98b4b854fbfffd9a5ebc59c8f61">TIM_OCMODE_TIMING</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga111d1023e3ac6ef5544775c3863b4b12">TIM_OCMODE_ACTIVE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga890fbb44fd16f2bce962983352d23f53">TIM_OCMODE_INACTIVE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga368f80fad76018e2bf76084522e47536">TIM_OCMODE_TOGGLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga766271da571888dfecd9130c3887e9c6">TIM_OCMODE_PWM1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga88ce4251743c2c07e19fdd5a0a310580">TIM_OCMODE_PWM2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga0a78cecaf884a89963e2a8e6af7e6128">TIM_OCMODE_FORCED_ACTIVE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga4572f724ce30ce45557f1dc5141afb3e">TIM_OCMODE_FORCED_INACTIVE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1gab7cf2b7db3956d4fd1e5a5d84f4891e7">TIM_TS_ITR0</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1gad90fbca297153ca9c0112a67ea2c6cb3">TIM_TS_ITR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga8599ba58a5f911d648503c7ac55d4320">TIM_TS_ITR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga63183e611b91c5847040172c0069514d">TIM_TS_ITR3</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga8c89554efc693e679c94b5a749af123c">TIM_TS_TI1F_ED</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga38d3514d54bcdb0ea8ac8bd91c5832b5">TIM_TS_TI1FP1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga0ed58a269bccd3f22d19cc9a2ba3123f">TIM_TS_TI2FP2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___selection_1ga257bee9dc9f2f71a73124dd8c2329480">TIM_TS_NONE</link>   0x0000FFFFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1ga64337379c3762dca395b812c65656de4">TIM_TRIGGERPOLARITY_INVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1gad985881cdfddb63dfc52e6aaca776ff6">TIM_TRIGGERPOLARITY_NONINVERTED</link>   <link linkend="_group___t_i_m___e_t_r___polarity_1ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1ga64b521aa367d745ec00a763449634ace">TIM_TRIGGERPOLARITY_RISING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga4f4cede88a4ad4b33e81f2567e9bb08f">TIM_INPUTCHANNELPOLARITY_RISING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1ga77df5988527ca829743dd57d2f867972">TIM_TRIGGERPOLARITY_FALLING</link>   <link linkend="_group___t_i_m___input___channel___polarity_1ga07441a8c0a52234e30f471c23803450c">TIM_INPUTCHANNELPOLARITY_FALLING</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___polarity_1gaa72eb9fd278575ff05aa3dd1c173dcc8">TIM_TRIGGERPOLARITY_BOTHEDGE</link>   <link linkend="_group___t_i_m___input___channel___polarity_1gaab2598881d1f19158e77723c5d29d6ac">TIM_INPUTCHANNELPOLARITY_BOTHEDGE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga02ab6f24e367cd972a1e0c1df326a7a3">TIM_TRIGGERPRESCALER_DIV1</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga1350c5659a17a66df69b444871907d83">TIM_TRIGGERPRESCALER_DIV2</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga195dd56e15ea4733e19518fb431dfb8d">TIM_TRIGGERPRESCALER_DIV4</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___trigger___prescaler_1ga78edbcf4caf228de0daa4b7f698f578f">TIM_TRIGGERPRESCALER_DIV8</link>   <link linkend="_group___t_i_m___e_t_r___prescaler_1ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___t_i1___selection_1gace6563bccf7635461f660fbed6241488">TIM_TI1SELECTION_CH1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___t_i1___selection_1ga40dfcb0e3f2fdf0f45cbba227106310a">TIM_TI1SELECTION_XORCOMBINATION</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga74f07b4a10022d71f31ec6e1b2b69276">TIM_DMABURSTLENGTH_1TRANSFER</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gab114592091a00e0a6b9ae464485bd7bb">TIM_DMABURSTLENGTH_2TRANSFERS</link>   0x00000100U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gad91c14f0930803593ecdbd98002fea0a">TIM_DMABURSTLENGTH_3TRANSFERS</link>   0x00000200U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga9ada9605ae6ff6e4ada9701263bef812">TIM_DMABURSTLENGTH_4TRANSFERS</link>   0x00000300U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga740a6446c0a517cc3e235fddee45fef5">TIM_DMABURSTLENGTH_5TRANSFERS</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga905c206d2a028e3fb92bcab8f9f7c869">TIM_DMABURSTLENGTH_6TRANSFERS</link>   0x00000500U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gae75055ac13b73baf9326f1d6157853a7">TIM_DMABURSTLENGTH_7TRANSFERS</link>   0x00000600U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gac6b24f5b7d9e1968b4bfcaeb24e718fc">TIM_DMABURSTLENGTH_8TRANSFERS</link>   0x00000700U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga73fff75a3f0247c61a84a42e8cb83572">TIM_DMABURSTLENGTH_9TRANSFERS</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga793a89bb8a0669e274de451985186c53">TIM_DMABURSTLENGTH_10TRANSFERS</link>   0x00000900U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga79ab58b6a3b30c54c0758b381df22cb0">TIM_DMABURSTLENGTH_11TRANSFERS</link>   0x00000A00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gaf52962b501b3a76d89df6274ed425947">TIM_DMABURSTLENGTH_12TRANSFERS</link>   0x00000B00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga06a81eba628bea6495d86ebcc6021da0">TIM_DMABURSTLENGTH_13TRANSFERS</link>   0x00000C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga5f430b76c0aeded0a8d8be779f26ae52">TIM_DMABURSTLENGTH_14TRANSFERS</link>   0x00000D00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1ga98a4d88c533178bc1b4347e4c5ce815a">TIM_DMABURSTLENGTH_15TRANSFERS</link>   0x00000E00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gaf4b2a1fe12c52272544c21e17de1ed90">TIM_DMABURSTLENGTH_16TRANSFERS</link>   0x00000F00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gad31c1fca7ed436a53efc4f290144584d">TIM_DMABURSTLENGTH_17TRANSFERS</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___burst___length_1gabb6f72b02ee1c8855de241cb0713e2ca">TIM_DMABURSTLENGTH_18TRANSFERS</link>   0x00001100U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga15f38cee11f8b2b5a85cbf4552ba140d">TIM_DMA_ID_UPDATE</link>   ((uint16_t) 0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga7ca691eb5e29b0206d3390cc6e90079a">TIM_DMA_ID_CC1</link>   ((uint16_t) 0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga9c52f32d4bd21dd2d232900219f0a111">TIM_DMA_ID_CC2</link>   ((uint16_t) 0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga6e8145f305b54744bf2ef379a4315a40">TIM_DMA_ID_CC3</link>   ((uint16_t) 0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga1860c00b370435ff40d9e65f14a61706">TIM_DMA_ID_CC4</link>   ((uint16_t) 0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1gaa707c98bb11277665635ca7aef1e4193">TIM_DMA_ID_COMMUTATION</link>   ((uint16_t) 0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___handle__index_1ga39900e5227e4d813a726a1df5d86671c">TIM_DMA_ID_TRIGGER</link>   ((uint16_t) 0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga7b214df0d5c67138de7bc84e937909f0">TIM_CCx_ENABLE</link>   0x00000001U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga5068d16e01778cd3bd09555013b2f4d3">TIM_CCx_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga69ecb0bf5dcd5ecf30af36d6fc00ea0d">TIM_CCxN_ENABLE</link>   0x00000004U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___channel___c_c___state_1ga241183326d83407f7cc7dbd292533240">TIM_CCxN_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gace20fd4e38231b9682fbc83a80ec19a3">__HAL_TIM_RESET_HANDLE_STATE</link>(__HANDLE__)   ((__HANDLE__)-&gt;State = <link linkend="_group___t_i_m___exported___types_1ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc">HAL_TIM_STATE_RESET</link>)</para>

<para>Reset TIM handle state. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga1a90544705059e9f19f991651623b0c0">__HAL_TIM_ENABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1|=(<link linkend="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</link>))</para>

<para>Enable the TIM peripheral. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga04890dcef3ed061854721a3672585607">__HAL_TIM_MOE_ENABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;BDTR|=(<link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>))</para>

<para>Enable the TIM main Output. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga6a5e653e0e06a04151b74eb1a5f96eb6">__HAL_TIM_DISABLE</link>(__HANDLE__)</para>

<para>Disable the TIM peripheral. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga69d63e147faeca8909e9679f684c0325">__HAL_TIM_MOE_DISABLE</link>(__HANDLE__)</para>

<para>Disable the TIM main Output. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gaa5c4053e8e57dc234efecbb698287b55">__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY</link>(__HANDLE__)   (__HANDLE__)-&gt;Instance-&gt;BDTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>)</para>

<para>Disable the TIM main Output. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga4d69943bc4716743c78e3194e259097e">__HAL_TIM_ENABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;DIER |= (__INTERRUPT__))</para>

<para>Enable the specified TIM interrupt. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga31d67e905bc62e3142179dc4bbf8ba64">__HAL_TIM_DISABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;DIER &amp;= ~(__INTERRUPT__))</para>

<para>Disable the specified TIM interrupt. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gabb91ccd46cd7204c87170a1ea5b38135">__HAL_TIM_ENABLE_DMA</link>(__HANDLE__,  __DMA__)   ((__HANDLE__)-&gt;Instance-&gt;DIER |= (__DMA__))</para>

<para>Enable the specified DMA request. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga1a6e8b19efd23fd0295802d904c4702f">__HAL_TIM_DISABLE_DMA</link>(__HANDLE__,  __DMA__)   ((__HANDLE__)-&gt;Instance-&gt;DIER &amp;= ~(__DMA__))</para>

<para>Disable the specified DMA request. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga96d98c66ad9d85f00c148de99888ef19">__HAL_TIM_GET_FLAG</link>(__HANDLE__,  __FLAG__)   (((__HANDLE__)-&gt;Instance-&gt;SR &amp;(__FLAG__)) == (__FLAG__))</para>

<para>Check whether the specified TIM interrupt flag is set or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga2fe74db6b8cb4badd04ed48e0f5ac7b4">__HAL_TIM_CLEAR_FLAG</link>(__HANDLE__,  __FLAG__)   ((__HANDLE__)-&gt;Instance-&gt;SR = ~(__FLAG__))</para>

<para>Clear the specified TIM interrupt flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga644babf93470a6eee6bce8906c4da5c5">__HAL_TIM_GET_IT_SOURCE</link>(__HANDLE__,  __INTERRUPT__)</para>

<para>Check whether the specified TIM interrupt source is enabled or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gaea68155ce77e591e0c2582def061d6f0">__HAL_TIM_CLEAR_IT</link>(__HANDLE__,  __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;SR = ~(__INTERRUPT__))</para>

<para>Clear the TIM interrupt pending bits. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gac73f5e7669d92971830481e7298e98ba">__HAL_TIM_IS_TIM_COUNTING_DOWN</link>(__HANDLE__)   (((__HANDLE__)-&gt;Instance-&gt;CR1 &amp;(<link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>)) == (<link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gafdc5a06eab07e0c24e729fd492bdb27c">__HAL_TIM_SET_PRESCALER</link>(__HANDLE__,  __PRESC__)   ((__HANDLE__)-&gt;Instance-&gt;PSC = (__PRESC__))</para>

<para>Set the TIM Prescaler on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga9746ac75e4cd25cec1a9ebac8cb82b97">__HAL_TIM_SET_COUNTER</link>(__HANDLE__,  __COUNTER__)   ((__HANDLE__)-&gt;Instance-&gt;CNT = (__COUNTER__))</para>

<para>Set the TIM Counter Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gaf1af08014b9d06efbbb091d58d47c8ba">__HAL_TIM_GET_COUNTER</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CNT)</para>

<para>Get the TIM Counter Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga1e6300cab1e34ecaaf490dc7d4812d69">__HAL_TIM_SET_AUTORELOAD</link>(__HANDLE__,  __AUTORELOAD__)</para>

<para>Set the TIM Autoreload Register value on runtime without calling another time any Init function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gaa7a5c7645695bad15bacd402513a028a">__HAL_TIM_GET_AUTORELOAD</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;ARR)</para>

<para>Get the TIM Autoreload Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga8aa84d77c670890408092630f9b2bdc4">__HAL_TIM_SET_CLOCKDIVISION</link>(__HANDLE__,  __CKD__)</para>

<para>Set the TIM Clock Division value on runtime without calling another time any Init function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gae6bc91bb5940bce52828c690f24001b8">__HAL_TIM_GET_CLOCKDIVISION</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1 &amp; <link linkend="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</link>)</para>

<para>Get the TIM Clock Division value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gaeb106399b95ef02cec502f58276a0e92">__HAL_TIM_SET_ICPRESCALER</link>(__HANDLE__,  __CHANNEL__,  __ICPSC__)</para>

<para>Set the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel() function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gabfeec6b3c67a5747c7dbd20aff61d8e2">__HAL_TIM_GET_ICPRESCALER</link>(__HANDLE__,  __CHANNEL__)</para>

<para>Get the TIM Input Capture prescaler on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga300d0c9624c3b072d3afeb7cef639b66">__HAL_TIM_SET_COMPARE</link>(__HANDLE__,  __CHANNEL__,  __COMPARE__)</para>

<para>Set the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gaa40722f56910966e1da5241b610eed84">__HAL_TIM_GET_COMPARE</link>(__HANDLE__,  __CHANNEL__)</para>

<para>Get the TIM Capture Compare Register value on runtime. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga199e848f0a301987a500faea0db2dd70">__HAL_TIM_ENABLE_OCxPRELOAD</link>(__HANDLE__,  __CHANNEL__)</para>

<para>Set the TIM Output compare preload. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga3e0ec4eb797b54c408a3be067f41a2f8">__HAL_TIM_DISABLE_OCxPRELOAD</link>(__HANDLE__,  __CHANNEL__)</para>

<para>Reset the TIM Output compare preload. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga390795eb198214e5d4ed235ae3f751e4">__HAL_TIM_ENABLE_OCxFAST</link>(__HANDLE__,  __CHANNEL__)</para>

<para>Enable fast mode for a given channel. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gab9f8dc78886759192b5f044c7b9b0aa7">__HAL_TIM_DISABLE_OCxFAST</link>(__HANDLE__,  __CHANNEL__)</para>

<para>Disable fast mode for a given channel. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1ga3b06856bd6d7e10cfff342b1726db51d">__HAL_TIM_URS_ENABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1|= <link linkend="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</link>)</para>

<para>Set the Update Request Source (URS) bit of the TIMx_CR1 register. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gafacb551a4c537e62a0fe740b2f12236c">__HAL_TIM_URS_DISABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR1&amp;=~<link linkend="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</link>)</para>

<para>Reset the Update Request Source (URS) bit of the TIMx_CR1 register. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___exported___macros_1gac5d6989516caa67fae23a9329228cdc7">__HAL_TIM_SET_CAPTUREPOLARITY</link>(__HANDLE__,  __CHANNEL__,  __POLARITY__)</para>

<para>Set the TIM Capture x input polarity on runtime. </para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CCxE_MASK</emphasis>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CCxNE_MASK</emphasis>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</link> | <link linkend="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</link>))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLEARINPUT_SOURCE</emphasis>(__MODE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_DMA_BASE</emphasis>(__BASE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_EVENT_SOURCE</emphasis>(__SOURCE__)   ((((__SOURCE__) &amp; 0xFFFFFF00U) == 0x00000000U) &amp;&amp; ((__SOURCE__) != 0x00000000U))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_COUNTER_MODE</emphasis>(__MODE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKDIVISION_DIV</emphasis>(__DIV__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_AUTORELOAD_PRELOAD</emphasis>(PRELOAD)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_FAST_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OC_POLARITY</emphasis>(__POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OCN_POLARITY</emphasis>(__POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OCIDLE_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OCNIDLE_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_IC_POLARITY</emphasis>(__POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_IC_SELECTION</emphasis>(__SELECTION__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_IC_PRESCALER</emphasis>(__PRESCALER__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OPM_MODE</emphasis>(__MODE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_ENCODER_MODE</emphasis>(__MODE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_DMA_SOURCE</emphasis>(__SOURCE__)   ((((__SOURCE__) &amp; 0xFFFF80FFU) == 0x00000000U) &amp;&amp; ((__SOURCE__) != 0x00000000U))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CHANNELS</emphasis>(__CHANNEL__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OPM_CHANNELS</emphasis>(__CHANNEL__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_COMPLEMENTARY_CHANNELS</emphasis>(__CHANNEL__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKSOURCE</emphasis>(__CLOCK__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKPOLARITY</emphasis>(__POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKPRESCALER</emphasis>(__PRESCALER__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKFILTER</emphasis>(__ICFILTER__)   ((__ICFILTER__) &lt;= 0xFU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLEARINPUT_POLARITY</emphasis>(__POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLEARINPUT_PRESCALER</emphasis>(__PRESCALER__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLEARINPUT_FILTER</emphasis>(__ICFILTER__)   ((__ICFILTER__) &lt;= 0xFU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OSSR_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OSSI_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_LOCK_LEVEL</emphasis>(__LEVEL__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_BREAK_FILTER</emphasis>(__BRKFILTER__)   ((__BRKFILTER__) &lt;= 0xFUL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_BREAK_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_BREAK_POLARITY</emphasis>(__POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_AUTOMATIC_OUTPUT_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_TRGO_SOURCE</emphasis>(__SOURCE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_MSM_STATE</emphasis>(__STATE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_SLAVE_MODE</emphasis>(__MODE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_PWM_MODE</emphasis>(__MODE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OC_MODE</emphasis>(__MODE__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_TRIGGER_SELECTION</emphasis>(__SELECTION__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION</emphasis>(__SELECTION__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_TRIGGERPOLARITY</emphasis>(__POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_TRIGGERPRESCALER</emphasis>(__PRESCALER__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_TRIGGERFILTER</emphasis>(__ICFILTER__)   ((__ICFILTER__) &lt;= 0xFU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_TI1SELECTION</emphasis>(__TI1SELECTION__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_DMA_LENGTH</emphasis>(__LENGTH__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_IC_FILTER</emphasis>(__ICFILTER__)   ((__ICFILTER__) &lt;= 0xFU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_DEADTIME</emphasis>(__DEADTIME__)   ((__DEADTIME__) &lt;= 0xFFU)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_SLAVEMODE_TRIGGER_ENABLED</emphasis>(__TRIGGER__)   ((__TRIGGER__) == <link linkend="_group___t_i_m___slave___mode_1ga12f8f7b4a16b438f54cf811f0bb0a8a4">TIM_SLAVEMODE_TRIGGER</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SET_ICPRESCALERVALUE</emphasis>(__HANDLE__,  __CHANNEL__,  __ICPSC__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_RESET_ICPRESCALERVALUE</emphasis>(__HANDLE__,  __CHANNEL__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SET_CAPTUREPOLARITY</emphasis>(__HANDLE__,  __CHANNEL__,  __POLARITY__)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_RESET_CAPTUREPOLARITY</emphasis>(__HANDLE__,  __CHANNEL__)</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enumerations    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___t_i_m___exported___types_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> { 
<link linkend="_group___t_i_m___exported___types_1ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc">HAL_TIM_STATE_RESET</link> = 0x00U
, <link linkend="_group___t_i_m___exported___types_1ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3">HAL_TIM_STATE_READY</link> = 0x01U
, <link linkend="_group___t_i_m___exported___types_1ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12">HAL_TIM_STATE_BUSY</link> = 0x02U
, <link linkend="_group___t_i_m___exported___types_1ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371">HAL_TIM_STATE_TIMEOUT</link> = 0x03U
, 
<link linkend="_group___t_i_m___exported___types_1ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea">HAL_TIM_STATE_ERROR</link> = 0x04U
 }</para>

<para>HAL State structures definition. </para>
</listitem>
            <listitem><para>enum <link linkend="_group___t_i_m___exported___types_1gaa3fa7bcbb4707f1151ccfc90a8cf9706">HAL_TIM_ActiveChannel</link> { 
<link linkend="_group___t_i_m___exported___types_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad">HAL_TIM_ACTIVE_CHANNEL_1</link> = 0x01U
, <link linkend="_group___t_i_m___exported___types_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322">HAL_TIM_ACTIVE_CHANNEL_2</link> = 0x02U
, <link linkend="_group___t_i_m___exported___types_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601">HAL_TIM_ACTIVE_CHANNEL_3</link> = 0x04U
, <link linkend="_group___t_i_m___exported___types_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6">HAL_TIM_ACTIVE_CHANNEL_4</link> = 0x08U
, 
<link linkend="_group___t_i_m___exported___types_1ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d">HAL_TIM_ACTIVE_CHANNEL_CLEARED</link> = 0x00U
 }</para>

<para>HAL Active channel structures definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_Init</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_DeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <link linkend="_group___t_i_m___exported___functions___group1_1ga818f4d5d1e2f417438d281b4ac9efb9c">HAL_TIM_Base_MspInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>

<para>TIM_Base MSP Initialization This function configures the hardware resources used in this example. </para>
</listitem>
            <listitem><para>void <link linkend="_group___t_i_m___exported___functions___group1_1ga13352a6c9cb3225511e5f29dbb894e84">HAL_TIM_Base_MspDeInit</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>

<para>TIM_Base MSP De-Initialization This function freeze the hardware resources used in this example. </para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_Start</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_Stop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_Start_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_Stop_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_Start_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Base_Stop_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_Init</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_DeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_OC_MspInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_OC_MspDeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_Start</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_Stop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_Start_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_Stop_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_Start_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_Stop_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_Init</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_DeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_PWM_MspInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_PWM_MspDeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_Start</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_Stop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_Start_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_Stop_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_Start_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_Stop_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_Init</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_DeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_IC_MspInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_IC_MspDeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_Start</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_Stop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_Start_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_Stop_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_Start_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_Stop_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_Init</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OnePulseMode)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_DeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_OnePulse_MspInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_OnePulse_MspDeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_Start</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_Stop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_Start_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_Stop_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t OutputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_Init</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___encoder___init_type_def">TIM_Encoder_InitTypeDef</link> *sConfig)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_DeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_Encoder_MspInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_Encoder_MspDeInit</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_Start</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_Stop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_Start_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_Stop_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_Start_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_Stop_DMA</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_IRQHandler</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OC_ConfigChannel</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link> *sConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_ConfigChannel</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link> *sConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_IC_ConfigChannel</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___i_c___init_type_def">TIM_IC_InitTypeDef</link> *sConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_ConfigChannel</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___one_pulse___init_type_def">TIM_OnePulse_InitTypeDef</link> *sConfig, uint32_t OutputChannel, uint32_t InputChannel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_ConfigOCrefClear</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___clear_input_config_type_def">TIM_ClearInputConfigTypeDef</link> *sClearInputConfig, uint32_t Channel)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_ConfigClockSource</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___clock_config_type_def">TIM_ClockConfigTypeDef</link> *sClockSourceConfig)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_ConfigTI1Input</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t TI1_Selection)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_SlaveConfigSynchro</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___slave_config_type_def">TIM_SlaveConfigTypeDef</link> *sSlaveConfig)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_SlaveConfigSynchro_IT</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, <link linkend="_struct_t_i_m___slave_config_type_def">TIM_SlaveConfigTypeDef</link> *sSlaveConfig)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_DMABurst_WriteStart</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_DMABurst_WriteStop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstRequestSrc)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_DMABurst_ReadStart</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_DMABurst_ReadStop</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t BurstRequestSrc)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_TIM_GenerateEvent</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t EventSource)</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">HAL_TIM_ReadCapturedValue</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim, uint32_t Channel)</para>
</listitem>
            <listitem><para>void <link linkend="_group___t_i_m___exported___functions___group9_1ga8a3b0ad512a6e6c6157440b68d395eac">HAL_TIM_PeriodElapsedCallback</link> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>

<para>Period elapsed callback in non blocking mode. </para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_PeriodElapsedHalfCpltCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_OC_DelayElapsedCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_IC_CaptureCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_IC_CaptureHalfCpltCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_PWM_PulseFinishedCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_PWM_PulseFinishedHalfCpltCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_TriggerCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_TriggerHalfCpltCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_TIM_ErrorCallback</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m___exported___types_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <emphasis role="strong">HAL_TIM_Base_GetState</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m___exported___types_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <emphasis role="strong">HAL_TIM_OC_GetState</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m___exported___types_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <emphasis role="strong">HAL_TIM_PWM_GetState</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m___exported___types_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <emphasis role="strong">HAL_TIM_IC_GetState</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m___exported___types_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <emphasis role="strong">HAL_TIM_OnePulse_GetState</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para><link linkend="_group___t_i_m___exported___types_1gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</link> <emphasis role="strong">HAL_TIM_Encoder_GetState</emphasis> (<link linkend="_struct_t_i_m___handle_type_def">TIM_HandleTypeDef</link> *htim)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_Base_SetConfig</emphasis> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, <link linkend="_struct_t_i_m___base___init_type_def">TIM_Base_InitTypeDef</link> *Structure)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_TI1_SetConfig</emphasis> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_OC2_SetConfig</emphasis> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, <link linkend="_struct_t_i_m___o_c___init_type_def">TIM_OC_InitTypeDef</link> *OC_Config)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_ETR_SetConfig</emphasis> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, uint32_t TIM_ExtTRGPrescaler, uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_DMADelayPulseCplt</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_DMADelayPulseHalfCplt</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_DMAError</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_DMACaptureCplt</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_DMACaptureHalfCplt</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">TIM_CCxChannelCmd</emphasis> (<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *TIMx, uint32_t Channel, uint32_t ChannelState)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of TIM HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; Copyright (c) 2016 STMicroelectronics. All rights reserved.</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>This software component is licensed by ST under BSD 3-Clause license, the &quot;License&quot;; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </para>
</section>
</section>
