pipelinedregs
decode_pipe
exec_stage
assert_exec_stage
muxb_ctl_reg_clr_cls
mips_sys
mips_core
muxa_ctl_reg_clr_cls
alu_muxb
r32_reg_clr_cls
fwd_mux
exec_stage/input_muxb_ctl_i
exec_stage/input_rt_i
exec_stage/inst_chk_exec_stage
exec_stage/inst_dmem_fw_mux
fwd_mux/input_din
fwd_mux/always_1/case_1/stmt_3
fwd_mux/always_1/case_1
fwd_mux/always_1
exec_stage/wire_dmem_data_ur_o
exec_stage/wire_BUS468
exec_stage/inst_i_alu_muxb
mips_core/inst_rt_reg
mips_core/inst_decoder_pipe
pipelinedregs/wire_muxb_ctl_o
pipelinedregs/inst_U14
decode_pipe/inst_pipereg
muxb_ctl_reg_clr_cls/always_1
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
pipelinedregs/inst_U17
decode_pipe/wire_muxa_ctl_o
pipelinedregs/wire_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
alu_muxb/always_1/case_1
alu_muxb/reg_b_o
alu_muxb/always_1
alu_muxb/always_1/case_1/stmt_1
alu_muxb/input_ext
alu_muxb/input_ctl
assert_exec_stage/input_BUS468
exec_stage/input_muxa_ctl_i
mips_core/wire_BUS5832
fwd_mux/reg_dout
mips_core/wire_BUS7117
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
assert_exec_stage/input_dmem_data_ur_o
mips_sys/inst_i_mips_core
assert_exec_stage/input_muxb_ctl_i
mips_core/wire_BUS5840
exec_stage/input_ext_i
mips_core/wire_BUS7231
mips_core/inst_ext_reg
mips_core/inst_iexec_stage
decode_pipe/wire_muxb_ctl_o
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
alu_muxb/always_1/case_1/cond
assert_exec_stage/assert_assert_muxb_ext
