0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_Learning_Journey/Pro/PLL/project/PLL_IPCoreFreqTransform.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_Learning_Journey/Pro/PLL/project/PLL_IPCoreFreqTransform.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1735912336,verilog,,D:/FPGA_Learning_Journey/Pro/PLL/src/pll_top.v,,clk_wiz_0,,,../../../../PLL_IPCoreFreqTransform.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/PLL/project/PLL_IPCoreFreqTransform.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1735912336,verilog,,D:/FPGA_Learning_Journey/Pro/PLL/project/PLL_IPCoreFreqTransform.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../PLL_IPCoreFreqTransform.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/PLL/src/pll_top.v,1735914073,verilog,,D:/FPGA_Learning_Journey/Pro/PLL/src/pll_top_tb.v,,pll_top,,,../../../../PLL_IPCoreFreqTransform.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/PLL/src/pll_top_tb.v,1735914053,verilog,,,,pll_top_tb,,,../../../../PLL_IPCoreFreqTransform.srcs/sources_1/ip/clk_wiz_0,,,,,
