Analysis & Elaboration report for basicfunctions
Sun Sep 19 21:50:16 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: mux2:inst12|lpm_mux:LPM_MUX_component
  6. Parameter Settings for User Entity Instance: cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component
  7. Parameter Settings for User Entity Instance: cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component
  8. Parameter Settings for User Entity Instance: cnter8Bits:inst|lpm_counter:LPM_COUNTER_component
  9. Analysis & Elaboration Settings
 10. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Sep 19 21:50:16 2021       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; basicfunctions                              ;
; Top-level Entity Name         ; basicfunctions                              ;
; Family                        ; MAX V                                       ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                       ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; LPM_COUNTER             ; 19.1    ; N/A          ; N/A          ; |basicfunctions|cnter8Bits:inst  ; cnter8Bits.v    ;
; Altera ; LPM_COUNTER             ; 19.1    ; N/A          ; N/A          ; |basicfunctions|cnter8Bits:inst1 ; cnter8Bits.v    ;
; Altera ; LPM_COUNTER             ; 19.1    ; N/A          ; N/A          ; |basicfunctions|cnter8Bits:inst3 ; cnter8Bits.v    ;
; Altera ; MAX II/MAX V oscillator ; 19.1    ; N/A          ; N/A          ; |basicfunctions|osc:inst5        ; osc.v           ;
; Altera ; LPM_MUX                 ; 19.1    ; N/A          ; N/A          ; |basicfunctions|mux2:inst12      ; mux2.v          ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------+-----------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst12|lpm_mux:LPM_MUX_component ;
+------------------------+---------+-------------------------------------------------+
; Parameter Name         ; Value   ; Type                                            ;
+------------------------+---------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 1       ; Signed Integer                                  ;
; LPM_SIZE               ; 2       ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1       ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0       ; Untyped                                         ;
; CBXI_PARAMETER         ; mux_i6c ; Untyped                                         ;
; DEVICE_FAMILY          ; MAX V   ; Untyped                                         ;
+------------------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                     ;
+------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 8           ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP          ; Untyped                                                  ;
; LPM_MODULUS            ; 0           ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                  ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_p4h    ; Untyped                                                  ;
+------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                     ;
+------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 8           ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP          ; Untyped                                                  ;
; LPM_MODULUS            ; 0           ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                  ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_p4h    ; Untyped                                                  ;
+------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnter8Bits:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 8           ; Signed Integer                                          ;
; LPM_DIRECTION          ; UP          ; Untyped                                                 ;
; LPM_MODULUS            ; 0           ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                 ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_p4h    ; Untyped                                                 ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M160ZE64C5        ;                    ;
; Top-level entity name                                            ; basicfunctions     ; basicfunctions     ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Sep 19 21:50:05 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file basicfunctions.bdf
    Info (12023): Found entity 1: basicfunctions
Info (12021): Found 1 design units, including 1 entities, in source file cnter.v
    Info (12023): Found entity 1: cnter File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file basicfunctionstest.bdf
    Info (12023): Found entity 1: basicfunctionstest
Info (12021): Found 1 design units, including 1 entities, in source file cnter8bits.v
    Info (12023): Found entity 1: cnter8Bits File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file osc.v
    Info (12023): Found entity 1: osc_altufm_osc_7v7 File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v Line: 47
    Info (12023): Found entity 2: osc File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ad7864drv.v
    Info (12023): Found entity 1: ad7864Drv File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mux4boot.v
    Info (12023): Found entity 1: mux4boot File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux4boot.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file bootgpio.v
Info (12021): Found 1 design units, including 1 entities, in source file parallel2serial.v
    Info (12023): Found entity 1: Parallel2Serial File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 7
Info (12127): Elaborating entity "basicfunctions" for the top level hierarchy
Warning (275009): Pin "CPLD_SPI_MI" not connected
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:inst12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux2:inst12|lpm_mux:LPM_MUX_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 70
Info (12130): Elaborated megafunction instantiation "mux2:inst12|lpm_mux:LPM_MUX_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 70
Info (12133): Instantiated megafunction "mux2:inst12|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 70
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf
    Info (12023): Found entity 1: mux_i6c File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/mux_i6c.tdf Line: 23
Info (12128): Elaborating entity "mux_i6c" for hierarchy "mux2:inst12|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "osc" for hierarchy "osc:inst5"
Info (12128): Elaborating entity "osc_altufm_osc_7v7" for hierarchy "osc:inst5|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v Line: 112
Info (12128): Elaborating entity "cnter8Bits" for hierarchy "cnter8Bits:inst3"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 65
Info (12130): Elaborated megafunction instantiation "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 65
Info (12133): Instantiated megafunction "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component" with the following parameter: File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 65
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p4h.tdf
    Info (12023): Found entity 1: cntr_p4h File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/cntr_p4h.tdf Line: 26
Info (12128): Elaborating entity "cntr_p4h" for hierarchy "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "ad7864Drv" for hierarchy "ad7864Drv:inst13"
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(46): variable "dsp_conv_bar" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(53): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 53
Warning (10230): Verilog HDL assignment warning at ad7864Drv.v(53): truncated value with size 32 to match size of target (7) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(57): variable "adcen" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(58): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(64): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(68): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(72): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "cnter", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "adcen", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "clken", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "db_rdy", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "db_rdy" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "clken" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "adcen" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[0]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[1]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[2]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[3]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[4]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[5]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[6]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (12128): Elaborating entity "Parallel2Serial" for hierarchy "Parallel2Serial:inst17"
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(51): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(57): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(97): variable "rd_bar" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(105): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 105
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(106): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 106
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(107): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(108): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 108
Warning (10240): Verilog HDL Always Construct warning at Parallel2Serial.v(48): inferring latch(es) for variable "en", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at Parallel2Serial.v(48): inferring latch(es) for variable "cnter", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at Parallel2Serial.v(48): inferring latch(es) for variable "rd_bar", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at Parallel2Serial.v(48): inferring latch(es) for variable "enspi", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at Parallel2Serial.v(48): inferring latch(es) for variable "dbrdy", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial.v(120): variable "reg_cs_bar" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 120
Warning (10240): Verilog HDL Always Construct warning at Parallel2Serial.v(118): inferring latch(es) for variable "reg_cs_bar", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 118
Warning (10230): Verilog HDL assignment warning at Parallel2Serial.v(153): truncated value with size 32 to match size of target (4) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 153
Info (10041): Inferred latch for "reg_cs_bar[0]" at Parallel2Serial.v(127) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 127
Info (10041): Inferred latch for "reg_cs_bar[1]" at Parallel2Serial.v(127) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 127
Info (10041): Inferred latch for "reg_cs_bar[2]" at Parallel2Serial.v(127) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 127
Info (10041): Inferred latch for "dbrdy" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "enspi" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "rd_bar" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "cnter[0]" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "cnter[1]" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "cnter[2]" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "cnter[3]" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "cnter[4]" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "cnter[5]" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "cnter[6]" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info (10041): Inferred latch for "en" at Parallel2Serial.v(97) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v Line: 97
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4702 megabytes
    Info: Processing ended: Sun Sep 19 21:50:16 2021
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


