{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@88:98@HdlIdDef", "reg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@86:96", "reg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@90:100", "\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\nassign phy_en_char_align = en_align;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@89:99", "reg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\nassign cgs_reset = cgs_rst;\nassign ifs_reset = ifs_rst;\nassign sync = sync_n;\n"]], "Diff Content": {"Delete": [[93, "wire [7:0] good_cnt_limit_s;\n"]], "Add": []}}