#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e3e1cd8d80 .scope module, "CPU_tb" "CPU_tb" 2 3;
 .timescale -9 -12;
v000001e3e1d6d960_0 .var "clk", 0 0;
v000001e3e1d6d780_0 .var "cpu_input", 7 0;
v000001e3e1d6de60_0 .var "is_instruction", 0 0;
v000001e3e1d6e720_0 .var "load", 0 0;
v000001e3e1d6ed60_0 .var "load_address", 4 0;
v000001e3e1d6d640_0 .net "output_value", 7 0, v000001e3e1cc29e0_0;  1 drivers
v000001e3e1d6da00_0 .var "reset", 0 0;
S_000001e3e1b4cd20 .scope module, "uut" "CPU" 2 17, 3 10 0, S_000001e3e1cd8d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "cpu_input";
    .port_info 3 /INPUT 5 "load_address";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 1 "is_instruction";
    .port_info 6 /OUTPUT 8 "output_value";
v000001e3e1d6e0e0_0 .net "acc_value", 7 0, v000001e3e1cc2b20_0;  1 drivers
v000001e3e1d6e4a0_0 .net "address", 3 0, v000001e3e1d6c060_0;  1 drivers
v000001e3e1d6dfa0_0 .net "clk", 0 0, v000001e3e1d6d960_0;  1 drivers
v000001e3e1d6e5e0_0 .net "cpu_input", 7 0, v000001e3e1d6d780_0;  1 drivers
v000001e3e1d6d280_0 .net "data", 7 0, v000001e3e1d6ac60_0;  1 drivers
v000001e3e1d6e220_0 .net "instruction", 7 0, v000001e3e1d6b700_0;  1 drivers
v000001e3e1d6d820_0 .net "is_instruction", 0 0, v000001e3e1d6de60_0;  1 drivers
v000001e3e1d6e2c0_0 .net "load", 0 0, v000001e3e1d6e720_0;  1 drivers
v000001e3e1d6db40_0 .net "load_address", 4 0, v000001e3e1d6ed60_0;  1 drivers
v000001e3e1d6e360_0 .net "op_select", 2 0, v000001e3e1d6b340_0;  1 drivers
v000001e3e1d6d320_0 .net "output_index", 4 0, v000001e3e1d6c600_0;  1 drivers
v000001e3e1d6eea0_0 .net "output_value", 7 0, v000001e3e1cc29e0_0;  alias, 1 drivers
v000001e3e1d6c9c0_0 .net "program_counter", 4 0, v000001e3e1d6dbe0_0;  1 drivers
v000001e3e1d6e900_0 .net "read_enable", 0 0, v000001e3e1d6a800_0;  1 drivers
v000001e3e1d6d8c0_0 .net "reset", 0 0, v000001e3e1d6da00_0;  1 drivers
v000001e3e1d6d3c0_0 .net "result", 7 0, L_000001e3e1dccb50;  1 drivers
v000001e3e1d6e7c0_0 .net "sub", 0 0, v000001e3e1d6a760_0;  1 drivers
v000001e3e1d6dc80_0 .net "write_enable", 0 0, v000001e3e1d6a940_0;  1 drivers
L_000001e3e1d6ec20 .part v000001e3e1d6ed60_0, 0, 4;
S_000001e3e1b9b060 .scope module, "OR" "Output_Register" 3 100, 4 1 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "acc_value";
    .port_info 2 /INPUT 5 "output_index";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /OUTPUT 8 "output_value";
v000001e3e1cc37a0_0 .net "acc_value", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1cc28a0_0 .net "clk", 0 0, v000001e3e1d6d960_0;  alias, 1 drivers
v000001e3e1cc2580 .array "memory", 0 31, 7 0;
v000001e3e1cc3ca0_0 .net "output_index", 4 0, v000001e3e1d6c600_0;  alias, 1 drivers
v000001e3e1cc29e0_0 .var "output_value", 7 0;
v000001e3e1cc3160_0 .net "read_enable", 0 0, v000001e3e1d6a800_0;  alias, 1 drivers
v000001e3e1cc32a0_0 .net "write_enable", 0 0, v000001e3e1d6a940_0;  alias, 1 drivers
v000001e3e1cc2580_0 .array/port v000001e3e1cc2580, 0;
v000001e3e1cc2580_1 .array/port v000001e3e1cc2580, 1;
E_000001e3e1ca30c0/0 .event anyedge, v000001e3e1cc3160_0, v000001e3e1cc3ca0_0, v000001e3e1cc2580_0, v000001e3e1cc2580_1;
v000001e3e1cc2580_2 .array/port v000001e3e1cc2580, 2;
v000001e3e1cc2580_3 .array/port v000001e3e1cc2580, 3;
v000001e3e1cc2580_4 .array/port v000001e3e1cc2580, 4;
v000001e3e1cc2580_5 .array/port v000001e3e1cc2580, 5;
E_000001e3e1ca30c0/1 .event anyedge, v000001e3e1cc2580_2, v000001e3e1cc2580_3, v000001e3e1cc2580_4, v000001e3e1cc2580_5;
v000001e3e1cc2580_6 .array/port v000001e3e1cc2580, 6;
v000001e3e1cc2580_7 .array/port v000001e3e1cc2580, 7;
v000001e3e1cc2580_8 .array/port v000001e3e1cc2580, 8;
v000001e3e1cc2580_9 .array/port v000001e3e1cc2580, 9;
E_000001e3e1ca30c0/2 .event anyedge, v000001e3e1cc2580_6, v000001e3e1cc2580_7, v000001e3e1cc2580_8, v000001e3e1cc2580_9;
v000001e3e1cc2580_10 .array/port v000001e3e1cc2580, 10;
v000001e3e1cc2580_11 .array/port v000001e3e1cc2580, 11;
v000001e3e1cc2580_12 .array/port v000001e3e1cc2580, 12;
v000001e3e1cc2580_13 .array/port v000001e3e1cc2580, 13;
E_000001e3e1ca30c0/3 .event anyedge, v000001e3e1cc2580_10, v000001e3e1cc2580_11, v000001e3e1cc2580_12, v000001e3e1cc2580_13;
v000001e3e1cc2580_14 .array/port v000001e3e1cc2580, 14;
v000001e3e1cc2580_15 .array/port v000001e3e1cc2580, 15;
v000001e3e1cc2580_16 .array/port v000001e3e1cc2580, 16;
v000001e3e1cc2580_17 .array/port v000001e3e1cc2580, 17;
E_000001e3e1ca30c0/4 .event anyedge, v000001e3e1cc2580_14, v000001e3e1cc2580_15, v000001e3e1cc2580_16, v000001e3e1cc2580_17;
v000001e3e1cc2580_18 .array/port v000001e3e1cc2580, 18;
v000001e3e1cc2580_19 .array/port v000001e3e1cc2580, 19;
v000001e3e1cc2580_20 .array/port v000001e3e1cc2580, 20;
v000001e3e1cc2580_21 .array/port v000001e3e1cc2580, 21;
E_000001e3e1ca30c0/5 .event anyedge, v000001e3e1cc2580_18, v000001e3e1cc2580_19, v000001e3e1cc2580_20, v000001e3e1cc2580_21;
v000001e3e1cc2580_22 .array/port v000001e3e1cc2580, 22;
v000001e3e1cc2580_23 .array/port v000001e3e1cc2580, 23;
v000001e3e1cc2580_24 .array/port v000001e3e1cc2580, 24;
v000001e3e1cc2580_25 .array/port v000001e3e1cc2580, 25;
E_000001e3e1ca30c0/6 .event anyedge, v000001e3e1cc2580_22, v000001e3e1cc2580_23, v000001e3e1cc2580_24, v000001e3e1cc2580_25;
v000001e3e1cc2580_26 .array/port v000001e3e1cc2580, 26;
v000001e3e1cc2580_27 .array/port v000001e3e1cc2580, 27;
v000001e3e1cc2580_28 .array/port v000001e3e1cc2580, 28;
v000001e3e1cc2580_29 .array/port v000001e3e1cc2580, 29;
E_000001e3e1ca30c0/7 .event anyedge, v000001e3e1cc2580_26, v000001e3e1cc2580_27, v000001e3e1cc2580_28, v000001e3e1cc2580_29;
v000001e3e1cc2580_30 .array/port v000001e3e1cc2580, 30;
v000001e3e1cc2580_31 .array/port v000001e3e1cc2580, 31;
E_000001e3e1ca30c0/8 .event anyedge, v000001e3e1cc2580_30, v000001e3e1cc2580_31;
E_000001e3e1ca30c0 .event/or E_000001e3e1ca30c0/0, E_000001e3e1ca30c0/1, E_000001e3e1ca30c0/2, E_000001e3e1ca30c0/3, E_000001e3e1ca30c0/4, E_000001e3e1ca30c0/5, E_000001e3e1ca30c0/6, E_000001e3e1ca30c0/7, E_000001e3e1ca30c0/8;
E_000001e3e1ca2e80 .event posedge, v000001e3e1cc28a0_0;
S_000001e3e1b9b1f0 .scope module, "acc" "Accumulator" 3 79, 5 1 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "alu_result";
    .port_info 3 /OUTPUT 8 "acc_value";
v000001e3e1cc2b20_0 .var "acc_value", 7 0;
v000001e3e1cc2c60_0 .net "alu_result", 7 0, L_000001e3e1dccb50;  alias, 1 drivers
v000001e3e1cc2da0_0 .net "clk", 0 0, v000001e3e1d6d960_0;  alias, 1 drivers
v000001e3e1cc2f80_0 .net "reset", 0 0, v000001e3e1d6da00_0;  alias, 1 drivers
E_000001e3e1ca9500 .event posedge, v000001e3e1cc2f80_0, v000001e3e1cc28a0_0;
S_000001e3e1bb2250 .scope module, "alu" "ALU_8Bit" 3 87, 6 8 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /INPUT 3 "op_select";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "NO";
    .port_info 8 /OUTPUT 1 "ZO";
L_000001e3e1dd57f0 .functor AND 1, L_000001e3e1dcba70, L_000001e3e1d74130, C4<1>, C4<1>;
L_000001e3e1dd4de0 .functor AND 1, L_000001e3e1dcb430, L_000001e3e1d74130, C4<1>, C4<1>;
L_000001e3e1dd4d00 .functor OR 1, L_000001e3e1dd57f0, L_000001e3e1dd4de0, C4<0>, C4<0>;
v000001e3e1d6af80_0 .net "NO", 0 0, L_000001e3e1d6ce20;  1 drivers
v000001e3e1d6a4e0_0 .net "ZO", 0 0, L_000001e3e1d74830;  1 drivers
L_000001e3e1d76530 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d6bfc0_0 .net/2u *"_ivl_0", 2 0, L_000001e3e1d76530;  1 drivers
v000001e3e1d6bf20_0 .net *"_ivl_11", 0 0, L_000001e3e1dd4de0;  1 drivers
v000001e3e1d6a1c0_0 .net *"_ivl_2", 0 0, L_000001e3e1dcba70;  1 drivers
v000001e3e1d6c100_0 .net *"_ivl_5", 0 0, L_000001e3e1dd57f0;  1 drivers
L_000001e3e1d76578 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001e3e1d6b0c0_0 .net/2u *"_ivl_6", 2 0, L_000001e3e1d76578;  1 drivers
v000001e3e1d6a580_0 .net *"_ivl_8", 0 0, L_000001e3e1dcb430;  1 drivers
v000001e3e1d6a9e0_0 .net "a", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1d6c1a0_0 .net "and_result_internal", 7 0, L_000001e3e1d75550;  1 drivers
v000001e3e1d6a3a0_0 .net "b", 7 0, v000001e3e1d6ac60_0;  alias, 1 drivers
v000001e3e1d6b480_0 .net "cout", 0 0, L_000001e3e1d743d0;  1 drivers
v000001e3e1d6c240_0 .net "divide_result", 7 0, v000001e3e1cc4ce0_0;  1 drivers
v000001e3e1d6b200_0 .net "multiply_result", 7 0, L_000001e3e1dcbed0;  1 drivers
v000001e3e1d6aa80_0 .net "op_select", 2 0, v000001e3e1d6b340_0;  alias, 1 drivers
v000001e3e1d6ab20_0 .net "or_result_internal", 7 0, L_000001e3e1d74ec0;  1 drivers
v000001e3e1d6c2e0_0 .net "overflow", 0 0, L_000001e3e1dd4d00;  1 drivers
v000001e3e1d6b980_0 .net "overflow_arithmetic", 0 0, L_000001e3e1d74130;  1 drivers
v000001e3e1d6a6c0_0 .net "result", 7 0, L_000001e3e1dccb50;  alias, 1 drivers
v000001e3e1d6a620_0 .net "sub", 0 0, v000001e3e1d6a760_0;  alias, 1 drivers
v000001e3e1d6a300_0 .net "sum", 7 0, L_000001e3e1d6ecc0;  1 drivers
L_000001e3e1dcba70 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d76530;
L_000001e3e1dcb430 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d76578;
S_000001e3e1bb23e0 .scope module, "andGate" "and8_8bit" 6 39, 7 1 0, S_000001e3e1bb2250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
L_000001e3e1d75550 .functor AND 8, v000001e3e1cc2b20_0, v000001e3e1d6ac60_0, C4<11111111>, C4<11111111>;
v000001e3e1cc5b40_0 .net "a", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1cc5be0_0 .net "b", 7 0, v000001e3e1d6ac60_0;  alias, 1 drivers
v000001e3e1cc5dc0_0 .net "y", 7 0, L_000001e3e1d75550;  alias, 1 drivers
S_000001e3e1ba64b0 .scope module, "div" "divider_8bit" 6 59, 8 1 0, S_000001e3e1bb2250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "dividend";
    .port_info 1 /INPUT 8 "divisor";
    .port_info 2 /OUTPUT 8 "quotient";
    .port_info 3 /OUTPUT 8 "remainder";
v000001e3e1cc6180_0 .net "dividend", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1cc6220_0 .net "divisor", 7 0, v000001e3e1d6ac60_0;  alias, 1 drivers
v000001e3e1cc4ce0_0 .var "quotient", 7 0;
v000001e3e1cbb830_0 .var "remainder", 7 0;
E_000001e3e1ca21c0 .event anyedge, v000001e3e1cc5be0_0, v000001e3e1cc37a0_0;
S_000001e3e1ba6640 .scope module, "math_unit" "Math_Unit_8Bit" 6 27, 9 4 0, S_000001e3e1bb2250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "NO";
    .port_info 7 /OUTPUT 1 "ZO";
L_000001e3e1cc64b0 .functor XOR 8, v000001e3e1d6ac60_0, L_000001e3e1d6cd80, C4<00000000>, C4<00000000>;
L_000001e3e1cc72b0 .functor BUFZ 1, v000001e3e1d6a760_0, C4<0>, C4<0>, C4<0>;
L_000001e3e1d75cc0 .functor AND 1, L_000001e3e1d6ee00, L_000001e3e1d6ef40, C4<1>, C4<1>;
L_000001e3e1d74bb0 .functor NOT 1, L_000001e3e1d6efe0, C4<0>, C4<0>, C4<0>;
L_000001e3e1d74c20 .functor AND 1, L_000001e3e1d75cc0, L_000001e3e1d74bb0, C4<1>, C4<1>;
L_000001e3e1d74e50 .functor NOT 1, L_000001e3e1d6ca60, C4<0>, C4<0>, C4<0>;
L_000001e3e1d75940 .functor NOT 1, L_000001e3e1d6cc40, C4<0>, C4<0>, C4<0>;
L_000001e3e1d750f0 .functor AND 1, L_000001e3e1d74e50, L_000001e3e1d75940, C4<1>, C4<1>;
L_000001e3e1d74980 .functor AND 1, L_000001e3e1d750f0, L_000001e3e1d6cce0, C4<1>, C4<1>;
L_000001e3e1d74130 .functor OR 1, L_000001e3e1d74c20, L_000001e3e1d74980, C4<0>, C4<0>;
L_000001e3e1d74830 .functor NOT 1, L_000001e3e1d6d0a0, C4<0>, C4<0>, C4<0>;
v000001e3e1d3e0b0_0 .net "NO", 0 0, L_000001e3e1d6ce20;  alias, 1 drivers
v000001e3e1d3e150_0 .net "ZO", 0 0, L_000001e3e1d74830;  alias, 1 drivers
v000001e3e1d3d610_0 .net *"_ivl_0", 7 0, L_000001e3e1d6cd80;  1 drivers
v000001e3e1d3d2f0_0 .net *"_ivl_10", 0 0, L_000001e3e1d75cc0;  1 drivers
v000001e3e1d3f050_0 .net *"_ivl_13", 0 0, L_000001e3e1d6efe0;  1 drivers
v000001e3e1d3dbb0_0 .net *"_ivl_14", 0 0, L_000001e3e1d74bb0;  1 drivers
v000001e3e1d3dc50_0 .net *"_ivl_16", 0 0, L_000001e3e1d74c20;  1 drivers
v000001e3e1d3f2d0_0 .net *"_ivl_19", 0 0, L_000001e3e1d6ca60;  1 drivers
v000001e3e1d3f410_0 .net *"_ivl_20", 0 0, L_000001e3e1d74e50;  1 drivers
v000001e3e1d3f4b0_0 .net *"_ivl_23", 0 0, L_000001e3e1d6cc40;  1 drivers
v000001e3e1d3e3d0_0 .net *"_ivl_24", 0 0, L_000001e3e1d75940;  1 drivers
v000001e3e1d3e470_0 .net *"_ivl_26", 0 0, L_000001e3e1d750f0;  1 drivers
v000001e3e1d3e650_0 .net *"_ivl_29", 0 0, L_000001e3e1d6cce0;  1 drivers
v000001e3e1d3f550_0 .net *"_ivl_30", 0 0, L_000001e3e1d74980;  1 drivers
v000001e3e1d3e8d0_0 .net *"_ivl_7", 0 0, L_000001e3e1d6ee00;  1 drivers
v000001e3e1d3d430_0 .net *"_ivl_9", 0 0, L_000001e3e1d6ef40;  1 drivers
v000001e3e1d3eab0_0 .net "a", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1d3d6b0_0 .net "b", 7 0, v000001e3e1d6ac60_0;  alias, 1 drivers
v000001e3e1d3d750_0 .net "b_xor", 7 0, L_000001e3e1cc64b0;  1 drivers
v000001e3e1d3efb0_0 .net "carry_in", 0 0, L_000001e3e1cc72b0;  1 drivers
v000001e3e1d3d890_0 .net "cout", 0 0, L_000001e3e1d743d0;  alias, 1 drivers
v000001e3e1d3eb50_0 .net "or_result", 0 0, L_000001e3e1d6d0a0;  1 drivers
v000001e3e1d3ec90_0 .net "overflow", 0 0, L_000001e3e1d74130;  alias, 1 drivers
v000001e3e1d3ed30_0 .net "sub", 0 0, v000001e3e1d6a760_0;  alias, 1 drivers
v000001e3e1d3edd0_0 .net "sum", 7 0, L_000001e3e1d6ecc0;  alias, 1 drivers
LS_000001e3e1d6cd80_0_0 .concat [ 1 1 1 1], v000001e3e1d6a760_0, v000001e3e1d6a760_0, v000001e3e1d6a760_0, v000001e3e1d6a760_0;
LS_000001e3e1d6cd80_0_4 .concat [ 1 1 1 1], v000001e3e1d6a760_0, v000001e3e1d6a760_0, v000001e3e1d6a760_0, v000001e3e1d6a760_0;
L_000001e3e1d6cd80 .concat [ 4 4 0 0], LS_000001e3e1d6cd80_0_0, LS_000001e3e1d6cd80_0_4;
L_000001e3e1d6ee00 .part v000001e3e1cc2b20_0, 7, 1;
L_000001e3e1d6ef40 .part L_000001e3e1cc64b0, 7, 1;
L_000001e3e1d6efe0 .part L_000001e3e1d6ecc0, 7, 1;
L_000001e3e1d6ca60 .part v000001e3e1cc2b20_0, 7, 1;
L_000001e3e1d6cc40 .part L_000001e3e1cc64b0, 7, 1;
L_000001e3e1d6cce0 .part L_000001e3e1d6ecc0, 7, 1;
L_000001e3e1d6ce20 .part L_000001e3e1d6ecc0, 7, 1;
L_000001e3e1d6d0a0 .part L_000001e3e1d6d000, 0, 1;
S_000001e3e1b4e580 .scope module, "adder" "full_adder_8bit" 9 25, 10 3 0, S_000001e3e1ba6640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001e3e1cec688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001e3e1d3df70_0 name=_ivl_79
v000001e3e1d3d7f0_0 .net "a", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1d3ee70_0 .net "b", 7 0, L_000001e3e1cc64b0;  alias, 1 drivers
v000001e3e1d3d390_0 .net "carry", 7 0, L_000001e3e1dcb4d0;  1 drivers
v000001e3e1d3d930_0 .net "cin", 0 0, L_000001e3e1cc72b0;  alias, 1 drivers
v000001e3e1d3d9d0_0 .net "cout", 0 0, L_000001e3e1d743d0;  alias, 1 drivers
v000001e3e1d3e5b0_0 .net "sum", 7 0, L_000001e3e1d6ecc0;  alias, 1 drivers
L_000001e3e1d6e680 .part v000001e3e1cc2b20_0, 0, 1;
L_000001e3e1d6df00 .part L_000001e3e1cc64b0, 0, 1;
L_000001e3e1d6daa0 .part v000001e3e1cc2b20_0, 1, 1;
L_000001e3e1d6dd20 .part L_000001e3e1cc64b0, 1, 1;
L_000001e3e1d6ddc0 .part L_000001e3e1dcb4d0, 0, 1;
L_000001e3e1d6e400 .part v000001e3e1cc2b20_0, 2, 1;
L_000001e3e1d6e860 .part L_000001e3e1cc64b0, 2, 1;
L_000001e3e1d6e040 .part L_000001e3e1dcb4d0, 1, 1;
L_000001e3e1d6f080 .part v000001e3e1cc2b20_0, 3, 1;
L_000001e3e1d6e540 .part L_000001e3e1cc64b0, 3, 1;
L_000001e3e1d6e180 .part L_000001e3e1dcb4d0, 2, 1;
L_000001e3e1d6cb00 .part v000001e3e1cc2b20_0, 4, 1;
L_000001e3e1d6d460 .part L_000001e3e1cc64b0, 4, 1;
L_000001e3e1d6d5a0 .part L_000001e3e1dcb4d0, 3, 1;
L_000001e3e1d6d500 .part v000001e3e1cc2b20_0, 5, 1;
L_000001e3e1d6d6e0 .part L_000001e3e1cc64b0, 5, 1;
L_000001e3e1d6e9a0 .part L_000001e3e1dcb4d0, 4, 1;
L_000001e3e1d6c920 .part v000001e3e1cc2b20_0, 6, 1;
L_000001e3e1d6eae0 .part L_000001e3e1cc64b0, 6, 1;
L_000001e3e1d6cf60 .part L_000001e3e1dcb4d0, 5, 1;
L_000001e3e1d6cba0 .part v000001e3e1cc2b20_0, 7, 1;
L_000001e3e1d6ea40 .part L_000001e3e1cc64b0, 7, 1;
L_000001e3e1d6eb80 .part L_000001e3e1dcb4d0, 6, 1;
LS_000001e3e1d6ecc0_0_0 .concat8 [ 1 1 1 1], L_000001e3e1cc7400, L_000001e3e1cc7630, L_000001e3e1cc69f0, L_000001e3e1cc6520;
LS_000001e3e1d6ecc0_0_4 .concat8 [ 1 1 1 1], L_000001e3e1cc8200, L_000001e3e1be18d0, L_000001e3e1d751d0, L_000001e3e1d75470;
L_000001e3e1d6ecc0 .concat8 [ 4 4 0 0], LS_000001e3e1d6ecc0_0_0, LS_000001e3e1d6ecc0_0_4;
LS_000001e3e1dcb4d0_0_0 .concat [ 1 1 1 1], L_000001e3e1cc74e0, L_000001e3e1cc77f0, L_000001e3e1cc7c50, L_000001e3e1cc8040;
LS_000001e3e1dcb4d0_0_4 .concat [ 1 1 1 1], L_000001e3e1be15c0, L_000001e3e1d75860, L_000001e3e1d74a60, o000001e3e1cec688;
L_000001e3e1dcb4d0 .concat [ 4 4 0 0], LS_000001e3e1dcb4d0_0_0, LS_000001e3e1dcb4d0_0_4;
S_000001e3e1b4e710 .scope module, "fa0" "full_adder" 10 14, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1cc66e0 .functor XOR 1, L_000001e3e1d6e680, L_000001e3e1d6df00, C4<0>, C4<0>;
L_000001e3e1cc7400 .functor XOR 1, L_000001e3e1cc66e0, L_000001e3e1cc72b0, C4<0>, C4<0>;
L_000001e3e1cc6590 .functor AND 1, L_000001e3e1d6e680, L_000001e3e1d6df00, C4<1>, C4<1>;
L_000001e3e1cc7470 .functor XOR 1, L_000001e3e1d6e680, L_000001e3e1d6df00, C4<0>, C4<0>;
L_000001e3e1cc75c0 .functor AND 1, L_000001e3e1cc72b0, L_000001e3e1cc7470, C4<1>, C4<1>;
L_000001e3e1cc74e0 .functor OR 1, L_000001e3e1cc6590, L_000001e3e1cc75c0, C4<0>, C4<0>;
v000001e3e1cbb8d0_0 .net *"_ivl_0", 0 0, L_000001e3e1cc66e0;  1 drivers
v000001e3e1cbc0f0_0 .net *"_ivl_4", 0 0, L_000001e3e1cc6590;  1 drivers
v000001e3e1cbc4b0_0 .net *"_ivl_6", 0 0, L_000001e3e1cc7470;  1 drivers
v000001e3e1cbbc90_0 .net *"_ivl_8", 0 0, L_000001e3e1cc75c0;  1 drivers
v000001e3e1cbc7d0_0 .net "a", 0 0, L_000001e3e1d6e680;  1 drivers
v000001e3e1cba890_0 .net "b", 0 0, L_000001e3e1d6df00;  1 drivers
v000001e3e1cbd270_0 .net "cin", 0 0, L_000001e3e1cc72b0;  alias, 1 drivers
v000001e3e1cbdbd0_0 .net "cout", 0 0, L_000001e3e1cc74e0;  1 drivers
v000001e3e1cbccd0_0 .net "sum", 0 0, L_000001e3e1cc7400;  1 drivers
S_000001e3e1ba24c0 .scope module, "fa1" "full_adder" 10 15, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1cc7550 .functor XOR 1, L_000001e3e1d6daa0, L_000001e3e1d6dd20, C4<0>, C4<0>;
L_000001e3e1cc7630 .functor XOR 1, L_000001e3e1cc7550, L_000001e3e1d6ddc0, C4<0>, C4<0>;
L_000001e3e1cc76a0 .functor AND 1, L_000001e3e1d6daa0, L_000001e3e1d6dd20, C4<1>, C4<1>;
L_000001e3e1cc7780 .functor XOR 1, L_000001e3e1d6daa0, L_000001e3e1d6dd20, C4<0>, C4<0>;
L_000001e3e1cc7a90 .functor AND 1, L_000001e3e1d6ddc0, L_000001e3e1cc7780, C4<1>, C4<1>;
L_000001e3e1cc77f0 .functor OR 1, L_000001e3e1cc76a0, L_000001e3e1cc7a90, C4<0>, C4<0>;
v000001e3e1c39930_0 .net *"_ivl_0", 0 0, L_000001e3e1cc7550;  1 drivers
v000001e3e1c39c50_0 .net *"_ivl_4", 0 0, L_000001e3e1cc76a0;  1 drivers
v000001e3e1c382b0_0 .net *"_ivl_6", 0 0, L_000001e3e1cc7780;  1 drivers
v000001e3e1c38670_0 .net *"_ivl_8", 0 0, L_000001e3e1cc7a90;  1 drivers
v000001e3e1c38710_0 .net "a", 0 0, L_000001e3e1d6daa0;  1 drivers
v000001e3e1c4c730_0 .net "b", 0 0, L_000001e3e1d6dd20;  1 drivers
v000001e3e1c4c9b0_0 .net "cin", 0 0, L_000001e3e1d6ddc0;  1 drivers
v000001e3e1c4ccd0_0 .net "cout", 0 0, L_000001e3e1cc77f0;  1 drivers
v000001e3e1c4c190_0 .net "sum", 0 0, L_000001e3e1cc7630;  1 drivers
S_000001e3e1ba2650 .scope module, "fa2" "full_adder" 10 16, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1cc7e10 .functor XOR 1, L_000001e3e1d6e400, L_000001e3e1d6e860, C4<0>, C4<0>;
L_000001e3e1cc69f0 .functor XOR 1, L_000001e3e1cc7e10, L_000001e3e1d6e040, C4<0>, C4<0>;
L_000001e3e1cc7a20 .functor AND 1, L_000001e3e1d6e400, L_000001e3e1d6e860, C4<1>, C4<1>;
L_000001e3e1cc7b00 .functor XOR 1, L_000001e3e1d6e400, L_000001e3e1d6e860, C4<0>, C4<0>;
L_000001e3e1cc7be0 .functor AND 1, L_000001e3e1d6e040, L_000001e3e1cc7b00, C4<1>, C4<1>;
L_000001e3e1cc7c50 .functor OR 1, L_000001e3e1cc7a20, L_000001e3e1cc7be0, C4<0>, C4<0>;
v000001e3e1c4d1d0_0 .net *"_ivl_0", 0 0, L_000001e3e1cc7e10;  1 drivers
v000001e3e1c75fd0_0 .net *"_ivl_4", 0 0, L_000001e3e1cc7a20;  1 drivers
v000001e3e1c778d0_0 .net *"_ivl_6", 0 0, L_000001e3e1cc7b00;  1 drivers
v000001e3e1c766b0_0 .net *"_ivl_8", 0 0, L_000001e3e1cc7be0;  1 drivers
v000001e3e1c769d0_0 .net "a", 0 0, L_000001e3e1d6e400;  1 drivers
v000001e3e1c76a70_0 .net "b", 0 0, L_000001e3e1d6e860;  1 drivers
v000001e3e1c946f0_0 .net "cin", 0 0, L_000001e3e1d6e040;  1 drivers
v000001e3e1c94d30_0 .net "cout", 0 0, L_000001e3e1cc7c50;  1 drivers
v000001e3e1c95730_0 .net "sum", 0 0, L_000001e3e1cc69f0;  1 drivers
S_000001e3e1ba1e40 .scope module, "fa3" "full_adder" 10 17, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1cc7e80 .functor XOR 1, L_000001e3e1d6f080, L_000001e3e1d6e540, C4<0>, C4<0>;
L_000001e3e1cc6520 .functor XOR 1, L_000001e3e1cc7e80, L_000001e3e1d6e180, C4<0>, C4<0>;
L_000001e3e1cc6600 .functor AND 1, L_000001e3e1d6f080, L_000001e3e1d6e540, C4<1>, C4<1>;
L_000001e3e1cc8190 .functor XOR 1, L_000001e3e1d6f080, L_000001e3e1d6e540, C4<0>, C4<0>;
L_000001e3e1cc8350 .functor AND 1, L_000001e3e1d6e180, L_000001e3e1cc8190, C4<1>, C4<1>;
L_000001e3e1cc8040 .functor OR 1, L_000001e3e1cc6600, L_000001e3e1cc8350, C4<0>, C4<0>;
v000001e3e1c94e70_0 .net *"_ivl_0", 0 0, L_000001e3e1cc7e80;  1 drivers
v000001e3e1c957d0_0 .net *"_ivl_4", 0 0, L_000001e3e1cc6600;  1 drivers
v000001e3e1c6a180_0 .net *"_ivl_6", 0 0, L_000001e3e1cc8190;  1 drivers
v000001e3e1c6ac20_0 .net *"_ivl_8", 0 0, L_000001e3e1cc8350;  1 drivers
v000001e3e1c69be0_0 .net "a", 0 0, L_000001e3e1d6f080;  1 drivers
v000001e3e1c6a040_0 .net "b", 0 0, L_000001e3e1d6e540;  1 drivers
v000001e3e1c7d370_0 .net "cin", 0 0, L_000001e3e1d6e180;  1 drivers
v000001e3e1c7c010_0 .net "cout", 0 0, L_000001e3e1cc8040;  1 drivers
v000001e3e1c7c5b0_0 .net "sum", 0 0, L_000001e3e1cc6520;  1 drivers
S_000001e3e1ba1fd0 .scope module, "fa4" "full_adder" 10 18, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1cc8120 .functor XOR 1, L_000001e3e1d6cb00, L_000001e3e1d6d460, C4<0>, C4<0>;
L_000001e3e1cc8200 .functor XOR 1, L_000001e3e1cc8120, L_000001e3e1d6d5a0, C4<0>, C4<0>;
L_000001e3e1cc80b0 .functor AND 1, L_000001e3e1d6cb00, L_000001e3e1d6d460, C4<1>, C4<1>;
L_000001e3e1cc8270 .functor XOR 1, L_000001e3e1d6cb00, L_000001e3e1d6d460, C4<0>, C4<0>;
L_000001e3e1cc82e0 .functor AND 1, L_000001e3e1d6d5a0, L_000001e3e1cc8270, C4<1>, C4<1>;
L_000001e3e1be15c0 .functor OR 1, L_000001e3e1cc80b0, L_000001e3e1cc82e0, C4<0>, C4<0>;
v000001e3e1c7d7d0_0 .net *"_ivl_0", 0 0, L_000001e3e1cc8120;  1 drivers
v000001e3e1c8dd30_0 .net *"_ivl_4", 0 0, L_000001e3e1cc80b0;  1 drivers
v000001e3e1c8e4b0_0 .net *"_ivl_6", 0 0, L_000001e3e1cc8270;  1 drivers
v000001e3e1c8eeb0_0 .net *"_ivl_8", 0 0, L_000001e3e1cc82e0;  1 drivers
v000001e3e1c8ef50_0 .net "a", 0 0, L_000001e3e1d6cb00;  1 drivers
v000001e3e1c2e030_0 .net "b", 0 0, L_000001e3e1d6d460;  1 drivers
v000001e3e1c2d8b0_0 .net "cin", 0 0, L_000001e3e1d6d5a0;  1 drivers
v000001e3e1d3ded0_0 .net "cout", 0 0, L_000001e3e1be15c0;  1 drivers
v000001e3e1d3e1f0_0 .net "sum", 0 0, L_000001e3e1cc8200;  1 drivers
S_000001e3e1bd24c0 .scope module, "fa5" "full_adder" 10 19, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1be16a0 .functor XOR 1, L_000001e3e1d6d500, L_000001e3e1d6d6e0, C4<0>, C4<0>;
L_000001e3e1be18d0 .functor XOR 1, L_000001e3e1be16a0, L_000001e3e1d6e9a0, C4<0>, C4<0>;
L_000001e3e1be0d00 .functor AND 1, L_000001e3e1d6d500, L_000001e3e1d6d6e0, C4<1>, C4<1>;
L_000001e3e1d74440 .functor XOR 1, L_000001e3e1d6d500, L_000001e3e1d6d6e0, C4<0>, C4<0>;
L_000001e3e1d757f0 .functor AND 1, L_000001e3e1d6e9a0, L_000001e3e1d74440, C4<1>, C4<1>;
L_000001e3e1d75860 .functor OR 1, L_000001e3e1be0d00, L_000001e3e1d757f0, C4<0>, C4<0>;
v000001e3e1d3d250_0 .net *"_ivl_0", 0 0, L_000001e3e1be16a0;  1 drivers
v000001e3e1d3f690_0 .net *"_ivl_4", 0 0, L_000001e3e1be0d00;  1 drivers
v000001e3e1d3f5f0_0 .net *"_ivl_6", 0 0, L_000001e3e1d74440;  1 drivers
v000001e3e1d3e6f0_0 .net *"_ivl_8", 0 0, L_000001e3e1d757f0;  1 drivers
v000001e3e1d3dd90_0 .net "a", 0 0, L_000001e3e1d6d500;  1 drivers
v000001e3e1d3d570_0 .net "b", 0 0, L_000001e3e1d6d6e0;  1 drivers
v000001e3e1d3e290_0 .net "cin", 0 0, L_000001e3e1d6e9a0;  1 drivers
v000001e3e1d3de30_0 .net "cout", 0 0, L_000001e3e1d75860;  1 drivers
v000001e3e1d3f7d0_0 .net "sum", 0 0, L_000001e3e1be18d0;  1 drivers
S_000001e3e1bd2650 .scope module, "fa6" "full_adder" 10 20, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d75240 .functor XOR 1, L_000001e3e1d6c920, L_000001e3e1d6eae0, C4<0>, C4<0>;
L_000001e3e1d751d0 .functor XOR 1, L_000001e3e1d75240, L_000001e3e1d6cf60, C4<0>, C4<0>;
L_000001e3e1d74f30 .functor AND 1, L_000001e3e1d6c920, L_000001e3e1d6eae0, C4<1>, C4<1>;
L_000001e3e1d75710 .functor XOR 1, L_000001e3e1d6c920, L_000001e3e1d6eae0, C4<0>, C4<0>;
L_000001e3e1d74b40 .functor AND 1, L_000001e3e1d6cf60, L_000001e3e1d75710, C4<1>, C4<1>;
L_000001e3e1d74a60 .functor OR 1, L_000001e3e1d74f30, L_000001e3e1d74b40, C4<0>, C4<0>;
v000001e3e1d3ef10_0 .net *"_ivl_0", 0 0, L_000001e3e1d75240;  1 drivers
v000001e3e1d3e830_0 .net *"_ivl_4", 0 0, L_000001e3e1d74f30;  1 drivers
v000001e3e1d3f190_0 .net *"_ivl_6", 0 0, L_000001e3e1d75710;  1 drivers
v000001e3e1d3da70_0 .net *"_ivl_8", 0 0, L_000001e3e1d74b40;  1 drivers
v000001e3e1d3f370_0 .net "a", 0 0, L_000001e3e1d6c920;  1 drivers
v000001e3e1d3d4d0_0 .net "b", 0 0, L_000001e3e1d6eae0;  1 drivers
v000001e3e1d3f230_0 .net "cin", 0 0, L_000001e3e1d6cf60;  1 drivers
v000001e3e1d3dcf0_0 .net "cout", 0 0, L_000001e3e1d74a60;  1 drivers
v000001e3e1d3d110_0 .net "sum", 0 0, L_000001e3e1d751d0;  1 drivers
S_000001e3e1bcfb30 .scope module, "fa7" "full_adder" 10 21, 11 1 0, S_000001e3e1b4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d74d00 .functor XOR 1, L_000001e3e1d6cba0, L_000001e3e1d6ea40, C4<0>, C4<0>;
L_000001e3e1d75470 .functor XOR 1, L_000001e3e1d74d00, L_000001e3e1d6eb80, C4<0>, C4<0>;
L_000001e3e1d747c0 .functor AND 1, L_000001e3e1d6cba0, L_000001e3e1d6ea40, C4<1>, C4<1>;
L_000001e3e1d74ad0 .functor XOR 1, L_000001e3e1d6cba0, L_000001e3e1d6ea40, C4<0>, C4<0>;
L_000001e3e1d758d0 .functor AND 1, L_000001e3e1d6eb80, L_000001e3e1d74ad0, C4<1>, C4<1>;
L_000001e3e1d743d0 .functor OR 1, L_000001e3e1d747c0, L_000001e3e1d758d0, C4<0>, C4<0>;
v000001e3e1d3f0f0_0 .net *"_ivl_0", 0 0, L_000001e3e1d74d00;  1 drivers
v000001e3e1d3db10_0 .net *"_ivl_4", 0 0, L_000001e3e1d747c0;  1 drivers
v000001e3e1d3ebf0_0 .net *"_ivl_6", 0 0, L_000001e3e1d74ad0;  1 drivers
v000001e3e1d3ea10_0 .net *"_ivl_8", 0 0, L_000001e3e1d758d0;  1 drivers
v000001e3e1d3d070_0 .net "a", 0 0, L_000001e3e1d6cba0;  1 drivers
v000001e3e1d3f730_0 .net "b", 0 0, L_000001e3e1d6ea40;  1 drivers
v000001e3e1d3e970_0 .net "cin", 0 0, L_000001e3e1d6eb80;  1 drivers
v000001e3e1d3e790_0 .net "cout", 0 0, L_000001e3e1d743d0;  alias, 1 drivers
v000001e3e1d3d1b0_0 .net "sum", 0 0, L_000001e3e1d75470;  1 drivers
S_000001e3e1d41cf0 .scope module, "orGate" "or8_8bit" 9 41, 12 1 0, S_000001e3e1ba6640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v000001e3e1d3e330_0 .net *"_ivl_1", 0 0, L_000001e3e1d6cec0;  1 drivers
v000001e3e1d3e510_0 .net "a", 7 0, L_000001e3e1d6ecc0;  alias, 1 drivers
v000001e3e1d3e010_0 .net "y", 7 0, L_000001e3e1d6d000;  1 drivers
L_000001e3e1d6cec0 .reduce/or L_000001e3e1d6ecc0;
LS_000001e3e1d6d000_0_0 .concat [ 1 1 1 1], L_000001e3e1d6cec0, L_000001e3e1d6cec0, L_000001e3e1d6cec0, L_000001e3e1d6cec0;
LS_000001e3e1d6d000_0_4 .concat [ 1 1 1 1], L_000001e3e1d6cec0, L_000001e3e1d6cec0, L_000001e3e1d6cec0, L_000001e3e1d6cec0;
L_000001e3e1d6d000 .concat [ 4 4 0 0], LS_000001e3e1d6d000_0_0, LS_000001e3e1d6d000_0_4;
S_000001e3e1d41840 .scope module, "mul" "multiplier_8bit" 6 53, 13 1 0, S_000001e3e1bb2250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "product";
L_000001e3e1d75160 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d708e0, C4<11111111>, C4<11111111>;
L_000001e3e1d75b70 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d70a20, C4<11111111>, C4<11111111>;
L_000001e3e1d75390 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d70ac0, C4<11111111>, C4<11111111>;
L_000001e3e1d75780 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d6f300, C4<11111111>, C4<11111111>;
L_000001e3e1d752b0 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d702a0, C4<11111111>, C4<11111111>;
L_000001e3e1d741a0 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d700c0, C4<11111111>, C4<11111111>;
L_000001e3e1d74210 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d703e0, C4<11111111>, C4<11111111>;
L_000001e3e1d74fa0 .functor AND 8, v000001e3e1cc2b20_0, L_000001e3e1d6f6c0, C4<11111111>, C4<11111111>;
v000001e3e1d5f170_0 .net *"_ivl_1", 0 0, L_000001e3e1d6d140;  1 drivers
v000001e3e1d5d370_0 .net *"_ivl_10", 7 0, L_000001e3e1d75b70;  1 drivers
v000001e3e1d5dff0_0 .net *"_ivl_14", 6 0, L_000001e3e1d6fe40;  1 drivers
L_000001e3e1d760f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5d230_0 .net *"_ivl_16", 0 0, L_000001e3e1d760f8;  1 drivers
v000001e3e1d5df50_0 .net *"_ivl_19", 0 0, L_000001e3e1d6f9e0;  1 drivers
v000001e3e1d5f2b0_0 .net *"_ivl_2", 7 0, L_000001e3e1d708e0;  1 drivers
v000001e3e1d5e950_0 .net *"_ivl_20", 7 0, L_000001e3e1d70ac0;  1 drivers
v000001e3e1d5d410_0 .net *"_ivl_22", 7 0, L_000001e3e1d75390;  1 drivers
v000001e3e1d5e8b0_0 .net *"_ivl_26", 5 0, L_000001e3e1d71560;  1 drivers
L_000001e3e1d76140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5d690_0 .net *"_ivl_28", 1 0, L_000001e3e1d76140;  1 drivers
v000001e3e1d5f530_0 .net *"_ivl_31", 0 0, L_000001e3e1d6fee0;  1 drivers
v000001e3e1d5e450_0 .net *"_ivl_32", 7 0, L_000001e3e1d6f300;  1 drivers
v000001e3e1d5f710_0 .net *"_ivl_34", 7 0, L_000001e3e1d75780;  1 drivers
v000001e3e1d5e090_0 .net *"_ivl_38", 4 0, L_000001e3e1d6f440;  1 drivers
L_000001e3e1d76188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5ef90_0 .net *"_ivl_40", 2 0, L_000001e3e1d76188;  1 drivers
v000001e3e1d5de10_0 .net *"_ivl_43", 0 0, L_000001e3e1d6f3a0;  1 drivers
v000001e3e1d5ed10_0 .net *"_ivl_44", 7 0, L_000001e3e1d702a0;  1 drivers
v000001e3e1d5ec70_0 .net *"_ivl_46", 7 0, L_000001e3e1d752b0;  1 drivers
v000001e3e1d5e130_0 .net *"_ivl_50", 3 0, L_000001e3e1d6ff80;  1 drivers
L_000001e3e1d761d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5e4f0_0 .net *"_ivl_52", 3 0, L_000001e3e1d761d0;  1 drivers
v000001e3e1d5e590_0 .net *"_ivl_55", 0 0, L_000001e3e1d70160;  1 drivers
v000001e3e1d5e1d0_0 .net *"_ivl_56", 7 0, L_000001e3e1d700c0;  1 drivers
v000001e3e1d5d4b0_0 .net *"_ivl_58", 7 0, L_000001e3e1d741a0;  1 drivers
v000001e3e1d5d550_0 .net *"_ivl_62", 2 0, L_000001e3e1d6fb20;  1 drivers
L_000001e3e1d76218 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5e9f0_0 .net *"_ivl_64", 4 0, L_000001e3e1d76218;  1 drivers
v000001e3e1d5ea90_0 .net *"_ivl_67", 0 0, L_000001e3e1d70020;  1 drivers
v000001e3e1d5d7d0_0 .net *"_ivl_68", 7 0, L_000001e3e1d703e0;  1 drivers
v000001e3e1d5daf0_0 .net *"_ivl_7", 0 0, L_000001e3e1d6fa80;  1 drivers
v000001e3e1d5db90_0 .net *"_ivl_70", 7 0, L_000001e3e1d74210;  1 drivers
v000001e3e1d5f350_0 .net *"_ivl_74", 1 0, L_000001e3e1d705c0;  1 drivers
L_000001e3e1d76260 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5d2d0_0 .net *"_ivl_76", 5 0, L_000001e3e1d76260;  1 drivers
v000001e3e1d5dc30_0 .net *"_ivl_79", 0 0, L_000001e3e1d70200;  1 drivers
v000001e3e1d5f030_0 .net *"_ivl_8", 7 0, L_000001e3e1d70a20;  1 drivers
v000001e3e1d5f0d0_0 .net *"_ivl_80", 7 0, L_000001e3e1d6f6c0;  1 drivers
v000001e3e1d5f3f0_0 .net *"_ivl_82", 7 0, L_000001e3e1d74fa0;  1 drivers
v000001e3e1d5f7b0_0 .net *"_ivl_86", 0 0, L_000001e3e1d70c00;  1 drivers
L_000001e3e1d762a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5dd70_0 .net *"_ivl_88", 6 0, L_000001e3e1d762a8;  1 drivers
v000001e3e1d5f850_0 .net "a", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1d5edb0_0 .net "b", 7 0, v000001e3e1d6ac60_0;  alias, 1 drivers
v000001e3e1d5e270_0 .net "carry0", 0 0, L_000001e3e1dc6640;  1 drivers
v000001e3e1d5f490_0 .net "carry1", 0 0, L_000001e3e1dc77c0;  1 drivers
v000001e3e1d5e630_0 .net "carry2", 0 0, L_000001e3e1dc4c00;  1 drivers
v000001e3e1d5f5d0_0 .net "carry3", 0 0, L_000001e3e1dd3bf0;  1 drivers
v000001e3e1d5f210_0 .net "carry4", 0 0, L_000001e3e1dd2290;  1 drivers
v000001e3e1d5e310_0 .net "carry5", 0 0, L_000001e3e1dd4b40;  1 drivers
v000001e3e1d5d0f0_0 .net "pp0", 7 0, L_000001e3e1d75160;  1 drivers
v000001e3e1d5d5f0_0 .net "pp1", 7 0, L_000001e3e1d70520;  1 drivers
v000001e3e1d5d730_0 .net "pp2", 7 0, L_000001e3e1d70b60;  1 drivers
v000001e3e1d5e3b0_0 .net "pp3", 7 0, L_000001e3e1d6fbc0;  1 drivers
v000001e3e1d5d910_0 .net "pp4", 7 0, L_000001e3e1d70340;  1 drivers
v000001e3e1d5d9b0_0 .net "pp5", 7 0, L_000001e3e1d716a0;  1 drivers
v000001e3e1d5eb30_0 .net "pp6", 7 0, L_000001e3e1d71740;  1 drivers
v000001e3e1d5da50_0 .net "pp7", 7 0, L_000001e3e1d6f580;  1 drivers
v000001e3e1d5deb0_0 .net "product", 7 0, L_000001e3e1dcbed0;  alias, 1 drivers
v000001e3e1d5e6d0_0 .net "sum0", 7 0, L_000001e3e1d70ca0;  1 drivers
v000001e3e1d5e770_0 .net "sum1", 7 0, L_000001e3e1dc8a50;  1 drivers
v000001e3e1d5ee50_0 .net "sum2", 7 0, L_000001e3e1dc9e50;  1 drivers
v000001e3e1d5e810_0 .net "sum3", 7 0, L_000001e3e1dc9770;  1 drivers
v000001e3e1d5ebd0_0 .net "sum4", 7 0, L_000001e3e1dcacb0;  1 drivers
v000001e3e1d5eef0_0 .net "sum5", 7 0, L_000001e3e1dcbf70;  1 drivers
L_000001e3e1d6d140 .part v000001e3e1d6ac60_0, 0, 1;
LS_000001e3e1d708e0_0_0 .concat [ 1 1 1 1], L_000001e3e1d6d140, L_000001e3e1d6d140, L_000001e3e1d6d140, L_000001e3e1d6d140;
LS_000001e3e1d708e0_0_4 .concat [ 1 1 1 1], L_000001e3e1d6d140, L_000001e3e1d6d140, L_000001e3e1d6d140, L_000001e3e1d6d140;
L_000001e3e1d708e0 .concat [ 4 4 0 0], LS_000001e3e1d708e0_0_0, LS_000001e3e1d708e0_0_4;
L_000001e3e1d6fa80 .part v000001e3e1d6ac60_0, 1, 1;
LS_000001e3e1d70a20_0_0 .concat [ 1 1 1 1], L_000001e3e1d6fa80, L_000001e3e1d6fa80, L_000001e3e1d6fa80, L_000001e3e1d6fa80;
LS_000001e3e1d70a20_0_4 .concat [ 1 1 1 1], L_000001e3e1d6fa80, L_000001e3e1d6fa80, L_000001e3e1d6fa80, L_000001e3e1d6fa80;
L_000001e3e1d70a20 .concat [ 4 4 0 0], LS_000001e3e1d70a20_0_0, LS_000001e3e1d70a20_0_4;
L_000001e3e1d6fe40 .part L_000001e3e1d75b70, 0, 7;
L_000001e3e1d70520 .concat [ 1 7 0 0], L_000001e3e1d760f8, L_000001e3e1d6fe40;
L_000001e3e1d6f9e0 .part v000001e3e1d6ac60_0, 2, 1;
LS_000001e3e1d70ac0_0_0 .concat [ 1 1 1 1], L_000001e3e1d6f9e0, L_000001e3e1d6f9e0, L_000001e3e1d6f9e0, L_000001e3e1d6f9e0;
LS_000001e3e1d70ac0_0_4 .concat [ 1 1 1 1], L_000001e3e1d6f9e0, L_000001e3e1d6f9e0, L_000001e3e1d6f9e0, L_000001e3e1d6f9e0;
L_000001e3e1d70ac0 .concat [ 4 4 0 0], LS_000001e3e1d70ac0_0_0, LS_000001e3e1d70ac0_0_4;
L_000001e3e1d71560 .part L_000001e3e1d75390, 0, 6;
L_000001e3e1d70b60 .concat [ 2 6 0 0], L_000001e3e1d76140, L_000001e3e1d71560;
L_000001e3e1d6fee0 .part v000001e3e1d6ac60_0, 3, 1;
LS_000001e3e1d6f300_0_0 .concat [ 1 1 1 1], L_000001e3e1d6fee0, L_000001e3e1d6fee0, L_000001e3e1d6fee0, L_000001e3e1d6fee0;
LS_000001e3e1d6f300_0_4 .concat [ 1 1 1 1], L_000001e3e1d6fee0, L_000001e3e1d6fee0, L_000001e3e1d6fee0, L_000001e3e1d6fee0;
L_000001e3e1d6f300 .concat [ 4 4 0 0], LS_000001e3e1d6f300_0_0, LS_000001e3e1d6f300_0_4;
L_000001e3e1d6f440 .part L_000001e3e1d75780, 0, 5;
L_000001e3e1d6fbc0 .concat [ 3 5 0 0], L_000001e3e1d76188, L_000001e3e1d6f440;
L_000001e3e1d6f3a0 .part v000001e3e1d6ac60_0, 4, 1;
LS_000001e3e1d702a0_0_0 .concat [ 1 1 1 1], L_000001e3e1d6f3a0, L_000001e3e1d6f3a0, L_000001e3e1d6f3a0, L_000001e3e1d6f3a0;
LS_000001e3e1d702a0_0_4 .concat [ 1 1 1 1], L_000001e3e1d6f3a0, L_000001e3e1d6f3a0, L_000001e3e1d6f3a0, L_000001e3e1d6f3a0;
L_000001e3e1d702a0 .concat [ 4 4 0 0], LS_000001e3e1d702a0_0_0, LS_000001e3e1d702a0_0_4;
L_000001e3e1d6ff80 .part L_000001e3e1d752b0, 0, 4;
L_000001e3e1d70340 .concat [ 4 4 0 0], L_000001e3e1d761d0, L_000001e3e1d6ff80;
L_000001e3e1d70160 .part v000001e3e1d6ac60_0, 5, 1;
LS_000001e3e1d700c0_0_0 .concat [ 1 1 1 1], L_000001e3e1d70160, L_000001e3e1d70160, L_000001e3e1d70160, L_000001e3e1d70160;
LS_000001e3e1d700c0_0_4 .concat [ 1 1 1 1], L_000001e3e1d70160, L_000001e3e1d70160, L_000001e3e1d70160, L_000001e3e1d70160;
L_000001e3e1d700c0 .concat [ 4 4 0 0], LS_000001e3e1d700c0_0_0, LS_000001e3e1d700c0_0_4;
L_000001e3e1d6fb20 .part L_000001e3e1d741a0, 0, 3;
L_000001e3e1d716a0 .concat [ 5 3 0 0], L_000001e3e1d76218, L_000001e3e1d6fb20;
L_000001e3e1d70020 .part v000001e3e1d6ac60_0, 6, 1;
LS_000001e3e1d703e0_0_0 .concat [ 1 1 1 1], L_000001e3e1d70020, L_000001e3e1d70020, L_000001e3e1d70020, L_000001e3e1d70020;
LS_000001e3e1d703e0_0_4 .concat [ 1 1 1 1], L_000001e3e1d70020, L_000001e3e1d70020, L_000001e3e1d70020, L_000001e3e1d70020;
L_000001e3e1d703e0 .concat [ 4 4 0 0], LS_000001e3e1d703e0_0_0, LS_000001e3e1d703e0_0_4;
L_000001e3e1d705c0 .part L_000001e3e1d74210, 0, 2;
L_000001e3e1d71740 .concat [ 6 2 0 0], L_000001e3e1d76260, L_000001e3e1d705c0;
L_000001e3e1d70200 .part v000001e3e1d6ac60_0, 7, 1;
LS_000001e3e1d6f6c0_0_0 .concat [ 1 1 1 1], L_000001e3e1d70200, L_000001e3e1d70200, L_000001e3e1d70200, L_000001e3e1d70200;
LS_000001e3e1d6f6c0_0_4 .concat [ 1 1 1 1], L_000001e3e1d70200, L_000001e3e1d70200, L_000001e3e1d70200, L_000001e3e1d70200;
L_000001e3e1d6f6c0 .concat [ 4 4 0 0], LS_000001e3e1d6f6c0_0_0, LS_000001e3e1d6f6c0_0_4;
L_000001e3e1d70c00 .part L_000001e3e1d74fa0, 0, 1;
L_000001e3e1d6f580 .concat [ 7 1 0 0], L_000001e3e1d762a8, L_000001e3e1d70c00;
L_000001e3e1dcbed0 .arith/sum 8, L_000001e3e1dcacb0, L_000001e3e1dcbf70;
S_000001e3e1d419d0 .scope module, "adder0" "full_adder_8bit" 13 26, 10 3 0, S_000001e3e1d41840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001e3e1cee308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001e3e1d45cc0_0 name=_ivl_79
v000001e3e1d450e0_0 .net "a", 7 0, L_000001e3e1d75160;  alias, 1 drivers
v000001e3e1d452c0_0 .net "b", 7 0, L_000001e3e1d70520;  alias, 1 drivers
v000001e3e1d44320_0 .net "carry", 7 0, L_000001e3e1dcc330;  1 drivers
L_000001e3e1d762f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3e1d45360_0 .net "cin", 0 0, L_000001e3e1d762f0;  1 drivers
v000001e3e1d46260_0 .net "cout", 0 0, L_000001e3e1dc6640;  alias, 1 drivers
v000001e3e1d46440_0 .net "sum", 7 0, L_000001e3e1d70ca0;  alias, 1 drivers
L_000001e3e1d71600 .part L_000001e3e1d75160, 0, 1;
L_000001e3e1d70480 .part L_000001e3e1d70520, 0, 1;
L_000001e3e1d6f4e0 .part L_000001e3e1d75160, 1, 1;
L_000001e3e1d711a0 .part L_000001e3e1d70520, 1, 1;
L_000001e3e1d6f120 .part L_000001e3e1dcc330, 0, 1;
L_000001e3e1d70660 .part L_000001e3e1d75160, 2, 1;
L_000001e3e1d71060 .part L_000001e3e1d70520, 2, 1;
L_000001e3e1d6fda0 .part L_000001e3e1dcc330, 1, 1;
L_000001e3e1d71240 .part L_000001e3e1d75160, 3, 1;
L_000001e3e1d6f620 .part L_000001e3e1d70520, 3, 1;
L_000001e3e1d712e0 .part L_000001e3e1dcc330, 2, 1;
L_000001e3e1d71100 .part L_000001e3e1d75160, 4, 1;
L_000001e3e1d71420 .part L_000001e3e1d70520, 4, 1;
L_000001e3e1d717e0 .part L_000001e3e1dcc330, 3, 1;
L_000001e3e1d71380 .part L_000001e3e1d75160, 5, 1;
L_000001e3e1d6fc60 .part L_000001e3e1d70520, 5, 1;
L_000001e3e1d70700 .part L_000001e3e1dcc330, 4, 1;
L_000001e3e1d707a0 .part L_000001e3e1d75160, 6, 1;
L_000001e3e1d70840 .part L_000001e3e1d70520, 6, 1;
L_000001e3e1d6f760 .part L_000001e3e1dcc330, 5, 1;
L_000001e3e1d6f1c0 .part L_000001e3e1d75160, 7, 1;
L_000001e3e1d71880 .part L_000001e3e1d70520, 7, 1;
L_000001e3e1d70980 .part L_000001e3e1dcc330, 6, 1;
LS_000001e3e1d70ca0_0_0 .concat8 [ 1 1 1 1], L_000001e3e1d74c90, L_000001e3e1d756a0, L_000001e3e1d74590, L_000001e3e1d75400;
LS_000001e3e1d70ca0_0_4 .concat8 [ 1 1 1 1], L_000001e3e1d74670, L_000001e3e1d75f60, L_000001e3e1d75da0, L_000001e3e1dc7600;
L_000001e3e1d70ca0 .concat8 [ 4 4 0 0], LS_000001e3e1d70ca0_0_0, LS_000001e3e1d70ca0_0_4;
LS_000001e3e1dcc330_0_0 .concat [ 1 1 1 1], L_000001e3e1d74280, L_000001e3e1d74de0, L_000001e3e1d75080, L_000001e3e1d749f0;
LS_000001e3e1dcc330_0_4 .concat [ 1 1 1 1], L_000001e3e1d74910, L_000001e3e1d75ef0, L_000001e3e1dc6b10, o000001e3e1cee308;
L_000001e3e1dcc330 .concat [ 4 4 0 0], LS_000001e3e1dcc330_0_0, LS_000001e3e1dcc330_0_4;
S_000001e3e1d41200 .scope module, "fa0" "full_adder" 10 14, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d744b0 .functor XOR 1, L_000001e3e1d71600, L_000001e3e1d70480, C4<0>, C4<0>;
L_000001e3e1d74c90 .functor XOR 1, L_000001e3e1d744b0, L_000001e3e1d762f0, C4<0>, C4<0>;
L_000001e3e1d755c0 .functor AND 1, L_000001e3e1d71600, L_000001e3e1d70480, C4<1>, C4<1>;
L_000001e3e1d754e0 .functor XOR 1, L_000001e3e1d71600, L_000001e3e1d70480, C4<0>, C4<0>;
L_000001e3e1d74520 .functor AND 1, L_000001e3e1d762f0, L_000001e3e1d754e0, C4<1>, C4<1>;
L_000001e3e1d74280 .functor OR 1, L_000001e3e1d755c0, L_000001e3e1d74520, C4<0>, C4<0>;
v000001e3e1d40770_0 .net *"_ivl_0", 0 0, L_000001e3e1d744b0;  1 drivers
v000001e3e1d40a90_0 .net *"_ivl_4", 0 0, L_000001e3e1d755c0;  1 drivers
v000001e3e1d3fe10_0 .net *"_ivl_6", 0 0, L_000001e3e1d754e0;  1 drivers
v000001e3e1d40bd0_0 .net *"_ivl_8", 0 0, L_000001e3e1d74520;  1 drivers
v000001e3e1d40810_0 .net "a", 0 0, L_000001e3e1d71600;  1 drivers
v000001e3e1d408b0_0 .net "b", 0 0, L_000001e3e1d70480;  1 drivers
v000001e3e1d404f0_0 .net "cin", 0 0, L_000001e3e1d762f0;  alias, 1 drivers
v000001e3e1d3fc30_0 .net "cout", 0 0, L_000001e3e1d74280;  1 drivers
v000001e3e1d3fff0_0 .net "sum", 0 0, L_000001e3e1d74c90;  1 drivers
S_000001e3e1d41b60 .scope module, "fa1" "full_adder" 10 15, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d75be0 .functor XOR 1, L_000001e3e1d6f4e0, L_000001e3e1d711a0, C4<0>, C4<0>;
L_000001e3e1d756a0 .functor XOR 1, L_000001e3e1d75be0, L_000001e3e1d6f120, C4<0>, C4<0>;
L_000001e3e1d75630 .functor AND 1, L_000001e3e1d6f4e0, L_000001e3e1d711a0, C4<1>, C4<1>;
L_000001e3e1d74d70 .functor XOR 1, L_000001e3e1d6f4e0, L_000001e3e1d711a0, C4<0>, C4<0>;
L_000001e3e1d75010 .functor AND 1, L_000001e3e1d6f120, L_000001e3e1d74d70, C4<1>, C4<1>;
L_000001e3e1d74de0 .functor OR 1, L_000001e3e1d75630, L_000001e3e1d75010, C4<0>, C4<0>;
v000001e3e1d40950_0 .net *"_ivl_0", 0 0, L_000001e3e1d75be0;  1 drivers
v000001e3e1d403b0_0 .net *"_ivl_4", 0 0, L_000001e3e1d75630;  1 drivers
v000001e3e1d40450_0 .net *"_ivl_6", 0 0, L_000001e3e1d74d70;  1 drivers
v000001e3e1d409f0_0 .net *"_ivl_8", 0 0, L_000001e3e1d75010;  1 drivers
v000001e3e1d40db0_0 .net "a", 0 0, L_000001e3e1d6f4e0;  1 drivers
v000001e3e1d3f870_0 .net "b", 0 0, L_000001e3e1d711a0;  1 drivers
v000001e3e1d40090_0 .net "cin", 0 0, L_000001e3e1d6f120;  1 drivers
v000001e3e1d3fd70_0 .net "cout", 0 0, L_000001e3e1d74de0;  1 drivers
v000001e3e1d40b30_0 .net "sum", 0 0, L_000001e3e1d756a0;  1 drivers
S_000001e3e1d41390 .scope module, "fa2" "full_adder" 10 16, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d759b0 .functor XOR 1, L_000001e3e1d70660, L_000001e3e1d71060, C4<0>, C4<0>;
L_000001e3e1d74590 .functor XOR 1, L_000001e3e1d759b0, L_000001e3e1d6fda0, C4<0>, C4<0>;
L_000001e3e1d742f0 .functor AND 1, L_000001e3e1d70660, L_000001e3e1d71060, C4<1>, C4<1>;
L_000001e3e1d75a20 .functor XOR 1, L_000001e3e1d70660, L_000001e3e1d71060, C4<0>, C4<0>;
L_000001e3e1d75320 .functor AND 1, L_000001e3e1d6fda0, L_000001e3e1d75a20, C4<1>, C4<1>;
L_000001e3e1d75080 .functor OR 1, L_000001e3e1d742f0, L_000001e3e1d75320, C4<0>, C4<0>;
v000001e3e1d40c70_0 .net *"_ivl_0", 0 0, L_000001e3e1d759b0;  1 drivers
v000001e3e1d40d10_0 .net *"_ivl_4", 0 0, L_000001e3e1d742f0;  1 drivers
v000001e3e1d40130_0 .net *"_ivl_6", 0 0, L_000001e3e1d75a20;  1 drivers
v000001e3e1d40e50_0 .net *"_ivl_8", 0 0, L_000001e3e1d75320;  1 drivers
v000001e3e1d406d0_0 .net "a", 0 0, L_000001e3e1d70660;  1 drivers
v000001e3e1d3faf0_0 .net "b", 0 0, L_000001e3e1d71060;  1 drivers
v000001e3e1d40590_0 .net "cin", 0 0, L_000001e3e1d6fda0;  1 drivers
v000001e3e1d3f910_0 .net "cout", 0 0, L_000001e3e1d75080;  1 drivers
v000001e3e1d3f9b0_0 .net "sum", 0 0, L_000001e3e1d74590;  1 drivers
S_000001e3e1d41e80 .scope module, "fa3" "full_adder" 10 17, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d74360 .functor XOR 1, L_000001e3e1d71240, L_000001e3e1d6f620, C4<0>, C4<0>;
L_000001e3e1d75400 .functor XOR 1, L_000001e3e1d74360, L_000001e3e1d712e0, C4<0>, C4<0>;
L_000001e3e1d75a90 .functor AND 1, L_000001e3e1d71240, L_000001e3e1d6f620, C4<1>, C4<1>;
L_000001e3e1d75c50 .functor XOR 1, L_000001e3e1d71240, L_000001e3e1d6f620, C4<0>, C4<0>;
L_000001e3e1d75b00 .functor AND 1, L_000001e3e1d712e0, L_000001e3e1d75c50, C4<1>, C4<1>;
L_000001e3e1d749f0 .functor OR 1, L_000001e3e1d75a90, L_000001e3e1d75b00, C4<0>, C4<0>;
v000001e3e1d3fa50_0 .net *"_ivl_0", 0 0, L_000001e3e1d74360;  1 drivers
v000001e3e1d3fb90_0 .net *"_ivl_4", 0 0, L_000001e3e1d75a90;  1 drivers
v000001e3e1d40ef0_0 .net *"_ivl_6", 0 0, L_000001e3e1d75c50;  1 drivers
v000001e3e1d3fcd0_0 .net *"_ivl_8", 0 0, L_000001e3e1d75b00;  1 drivers
v000001e3e1d3feb0_0 .net "a", 0 0, L_000001e3e1d71240;  1 drivers
v000001e3e1d3ff50_0 .net "b", 0 0, L_000001e3e1d6f620;  1 drivers
v000001e3e1d401d0_0 .net "cin", 0 0, L_000001e3e1d712e0;  1 drivers
v000001e3e1d40270_0 .net "cout", 0 0, L_000001e3e1d749f0;  1 drivers
v000001e3e1d40310_0 .net "sum", 0 0, L_000001e3e1d75400;  1 drivers
S_000001e3e1d41070 .scope module, "fa4" "full_adder" 10 18, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d74600 .functor XOR 1, L_000001e3e1d71100, L_000001e3e1d71420, C4<0>, C4<0>;
L_000001e3e1d74670 .functor XOR 1, L_000001e3e1d74600, L_000001e3e1d717e0, C4<0>, C4<0>;
L_000001e3e1d746e0 .functor AND 1, L_000001e3e1d71100, L_000001e3e1d71420, C4<1>, C4<1>;
L_000001e3e1d74750 .functor XOR 1, L_000001e3e1d71100, L_000001e3e1d71420, C4<0>, C4<0>;
L_000001e3e1d748a0 .functor AND 1, L_000001e3e1d717e0, L_000001e3e1d74750, C4<1>, C4<1>;
L_000001e3e1d74910 .functor OR 1, L_000001e3e1d746e0, L_000001e3e1d748a0, C4<0>, C4<0>;
v000001e3e1d40630_0 .net *"_ivl_0", 0 0, L_000001e3e1d74600;  1 drivers
v000001e3e1d44e60_0 .net *"_ivl_4", 0 0, L_000001e3e1d746e0;  1 drivers
v000001e3e1d44460_0 .net *"_ivl_6", 0 0, L_000001e3e1d74750;  1 drivers
v000001e3e1d44280_0 .net *"_ivl_8", 0 0, L_000001e3e1d748a0;  1 drivers
v000001e3e1d44b40_0 .net "a", 0 0, L_000001e3e1d71100;  1 drivers
v000001e3e1d44d20_0 .net "b", 0 0, L_000001e3e1d71420;  1 drivers
v000001e3e1d45d60_0 .net "cin", 0 0, L_000001e3e1d717e0;  1 drivers
v000001e3e1d45c20_0 .net "cout", 0 0, L_000001e3e1d74910;  1 drivers
v000001e3e1d46580_0 .net "sum", 0 0, L_000001e3e1d74670;  1 drivers
S_000001e3e1d41520 .scope module, "fa5" "full_adder" 10 19, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d75e10 .functor XOR 1, L_000001e3e1d71380, L_000001e3e1d6fc60, C4<0>, C4<0>;
L_000001e3e1d75f60 .functor XOR 1, L_000001e3e1d75e10, L_000001e3e1d70700, C4<0>, C4<0>;
L_000001e3e1d75e80 .functor AND 1, L_000001e3e1d71380, L_000001e3e1d6fc60, C4<1>, C4<1>;
L_000001e3e1d75fd0 .functor XOR 1, L_000001e3e1d71380, L_000001e3e1d6fc60, C4<0>, C4<0>;
L_000001e3e1d76040 .functor AND 1, L_000001e3e1d70700, L_000001e3e1d75fd0, C4<1>, C4<1>;
L_000001e3e1d75ef0 .functor OR 1, L_000001e3e1d75e80, L_000001e3e1d76040, C4<0>, C4<0>;
v000001e3e1d45ea0_0 .net *"_ivl_0", 0 0, L_000001e3e1d75e10;  1 drivers
v000001e3e1d45400_0 .net *"_ivl_4", 0 0, L_000001e3e1d75e80;  1 drivers
v000001e3e1d44f00_0 .net *"_ivl_6", 0 0, L_000001e3e1d75fd0;  1 drivers
v000001e3e1d44500_0 .net *"_ivl_8", 0 0, L_000001e3e1d76040;  1 drivers
v000001e3e1d44fa0_0 .net "a", 0 0, L_000001e3e1d71380;  1 drivers
v000001e3e1d44140_0 .net "b", 0 0, L_000001e3e1d6fc60;  1 drivers
v000001e3e1d461c0_0 .net "cin", 0 0, L_000001e3e1d70700;  1 drivers
v000001e3e1d45720_0 .net "cout", 0 0, L_000001e3e1d75ef0;  1 drivers
v000001e3e1d44be0_0 .net "sum", 0 0, L_000001e3e1d75f60;  1 drivers
S_000001e3e1d416b0 .scope module, "fa6" "full_adder" 10 20, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1d75d30 .functor XOR 1, L_000001e3e1d707a0, L_000001e3e1d70840, C4<0>, C4<0>;
L_000001e3e1d75da0 .functor XOR 1, L_000001e3e1d75d30, L_000001e3e1d6f760, C4<0>, C4<0>;
L_000001e3e1dc5f40 .functor AND 1, L_000001e3e1d707a0, L_000001e3e1d70840, C4<1>, C4<1>;
L_000001e3e1dc5ed0 .functor XOR 1, L_000001e3e1d707a0, L_000001e3e1d70840, C4<0>, C4<0>;
L_000001e3e1dc6c60 .functor AND 1, L_000001e3e1d6f760, L_000001e3e1dc5ed0, C4<1>, C4<1>;
L_000001e3e1dc6b10 .functor OR 1, L_000001e3e1dc5f40, L_000001e3e1dc6c60, C4<0>, C4<0>;
v000001e3e1d45180_0 .net *"_ivl_0", 0 0, L_000001e3e1d75d30;  1 drivers
v000001e3e1d44dc0_0 .net *"_ivl_4", 0 0, L_000001e3e1dc5f40;  1 drivers
v000001e3e1d440a0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc5ed0;  1 drivers
v000001e3e1d46300_0 .net *"_ivl_8", 0 0, L_000001e3e1dc6c60;  1 drivers
v000001e3e1d457c0_0 .net "a", 0 0, L_000001e3e1d707a0;  1 drivers
v000001e3e1d45040_0 .net "b", 0 0, L_000001e3e1d70840;  1 drivers
v000001e3e1d45a40_0 .net "cin", 0 0, L_000001e3e1d6f760;  1 drivers
v000001e3e1d45220_0 .net "cout", 0 0, L_000001e3e1dc6b10;  1 drivers
v000001e3e1d45e00_0 .net "sum", 0 0, L_000001e3e1d75da0;  1 drivers
S_000001e3e1d48870 .scope module, "fa7" "full_adder" 10 21, 11 1 0, S_000001e3e1d419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc5e60 .functor XOR 1, L_000001e3e1d6f1c0, L_000001e3e1d71880, C4<0>, C4<0>;
L_000001e3e1dc7600 .functor XOR 1, L_000001e3e1dc5e60, L_000001e3e1d70980, C4<0>, C4<0>;
L_000001e3e1dc7440 .functor AND 1, L_000001e3e1d6f1c0, L_000001e3e1d71880, C4<1>, C4<1>;
L_000001e3e1dc7830 .functor XOR 1, L_000001e3e1d6f1c0, L_000001e3e1d71880, C4<0>, C4<0>;
L_000001e3e1dc5fb0 .functor AND 1, L_000001e3e1d70980, L_000001e3e1dc7830, C4<1>, C4<1>;
L_000001e3e1dc6640 .functor OR 1, L_000001e3e1dc7440, L_000001e3e1dc5fb0, C4<0>, C4<0>;
v000001e3e1d45860_0 .net *"_ivl_0", 0 0, L_000001e3e1dc5e60;  1 drivers
v000001e3e1d45f40_0 .net *"_ivl_4", 0 0, L_000001e3e1dc7440;  1 drivers
v000001e3e1d455e0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc7830;  1 drivers
v000001e3e1d46620_0 .net *"_ivl_8", 0 0, L_000001e3e1dc5fb0;  1 drivers
v000001e3e1d46080_0 .net "a", 0 0, L_000001e3e1d6f1c0;  1 drivers
v000001e3e1d463a0_0 .net "b", 0 0, L_000001e3e1d71880;  1 drivers
v000001e3e1d45900_0 .net "cin", 0 0, L_000001e3e1d70980;  1 drivers
v000001e3e1d45fe0_0 .net "cout", 0 0, L_000001e3e1dc6640;  alias, 1 drivers
v000001e3e1d46120_0 .net "sum", 0 0, L_000001e3e1dc7600;  1 drivers
S_000001e3e1d49040 .scope module, "adder1" "full_adder_8bit" 13 27, 10 3 0, S_000001e3e1d41840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001e3e1cef9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001e3e1d4b880_0 name=_ivl_79
v000001e3e1d4a2a0_0 .net "a", 7 0, L_000001e3e1d70b60;  alias, 1 drivers
v000001e3e1d4b920_0 .net "b", 7 0, L_000001e3e1d6fbc0;  alias, 1 drivers
v000001e3e1d4b060_0 .net "carry", 7 0, L_000001e3e1dcc3d0;  1 drivers
v000001e3e1d4b740_0 .net "cin", 0 0, L_000001e3e1dc6640;  alias, 1 drivers
v000001e3e1d4bd80_0 .net "cout", 0 0, L_000001e3e1dc77c0;  alias, 1 drivers
v000001e3e1d4be20_0 .net "sum", 7 0, L_000001e3e1dc8a50;  alias, 1 drivers
L_000001e3e1d6fd00 .part L_000001e3e1d70b60, 0, 1;
L_000001e3e1d70d40 .part L_000001e3e1d6fbc0, 0, 1;
L_000001e3e1d6f260 .part L_000001e3e1d70b60, 1, 1;
L_000001e3e1d70de0 .part L_000001e3e1d6fbc0, 1, 1;
L_000001e3e1d70e80 .part L_000001e3e1dcc3d0, 0, 1;
L_000001e3e1d70f20 .part L_000001e3e1d70b60, 2, 1;
L_000001e3e1d70fc0 .part L_000001e3e1d6fbc0, 2, 1;
L_000001e3e1d714c0 .part L_000001e3e1dcc3d0, 1, 1;
L_000001e3e1d6f800 .part L_000001e3e1d70b60, 3, 1;
L_000001e3e1d6f8a0 .part L_000001e3e1d6fbc0, 3, 1;
L_000001e3e1d6f940 .part L_000001e3e1dcc3d0, 2, 1;
L_000001e3e1d719c0 .part L_000001e3e1d70b60, 4, 1;
L_000001e3e1d71a60 .part L_000001e3e1d6fbc0, 4, 1;
L_000001e3e1d71ba0 .part L_000001e3e1dcc3d0, 3, 1;
L_000001e3e1d71f60 .part L_000001e3e1d70b60, 5, 1;
L_000001e3e1d72000 .part L_000001e3e1d6fbc0, 5, 1;
L_000001e3e1d71b00 .part L_000001e3e1dcc3d0, 4, 1;
L_000001e3e1d71c40 .part L_000001e3e1d70b60, 6, 1;
L_000001e3e1d71ce0 .part L_000001e3e1d6fbc0, 6, 1;
L_000001e3e1d71920 .part L_000001e3e1dcc3d0, 5, 1;
L_000001e3e1d71d80 .part L_000001e3e1d70b60, 7, 1;
L_000001e3e1d71e20 .part L_000001e3e1d6fbc0, 7, 1;
L_000001e3e1d71ec0 .part L_000001e3e1dcc3d0, 6, 1;
LS_000001e3e1dc8a50_0_0 .concat8 [ 1 1 1 1], L_000001e3e1dc6480, L_000001e3e1dc76e0, L_000001e3e1dc6720, L_000001e3e1dc6db0;
LS_000001e3e1dc8a50_0_4 .concat8 [ 1 1 1 1], L_000001e3e1dc6170, L_000001e3e1dc6790, L_000001e3e1dc5d80, L_000001e3e1dc6f00;
L_000001e3e1dc8a50 .concat8 [ 4 4 0 0], LS_000001e3e1dc8a50_0_0, LS_000001e3e1dc8a50_0_4;
LS_000001e3e1dcc3d0_0_0 .concat [ 1 1 1 1], L_000001e3e1dc68e0, L_000001e3e1dc73d0, L_000001e3e1dc6a30, L_000001e3e1dc7520;
LS_000001e3e1dcc3d0_0_4 .concat [ 1 1 1 1], L_000001e3e1dc6e90, L_000001e3e1dc7590, L_000001e3e1dc6560, o000001e3e1cef9b8;
L_000001e3e1dcc3d0 .concat [ 4 4 0 0], LS_000001e3e1dcc3d0_0_0, LS_000001e3e1dcc3d0_0_4;
S_000001e3e1d49e50 .scope module, "fa0" "full_adder" 10 14, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc69c0 .functor XOR 1, L_000001e3e1d6fd00, L_000001e3e1d70d40, C4<0>, C4<0>;
L_000001e3e1dc6480 .functor XOR 1, L_000001e3e1dc69c0, L_000001e3e1dc6640, C4<0>, C4<0>;
L_000001e3e1dc6e20 .functor AND 1, L_000001e3e1d6fd00, L_000001e3e1d70d40, C4<1>, C4<1>;
L_000001e3e1dc6250 .functor XOR 1, L_000001e3e1d6fd00, L_000001e3e1d70d40, C4<0>, C4<0>;
L_000001e3e1dc64f0 .functor AND 1, L_000001e3e1dc6640, L_000001e3e1dc6250, C4<1>, C4<1>;
L_000001e3e1dc68e0 .functor OR 1, L_000001e3e1dc6e20, L_000001e3e1dc64f0, C4<0>, C4<0>;
v000001e3e1d454a0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc69c0;  1 drivers
v000001e3e1d45540_0 .net *"_ivl_4", 0 0, L_000001e3e1dc6e20;  1 drivers
v000001e3e1d445a0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc6250;  1 drivers
v000001e3e1d45680_0 .net *"_ivl_8", 0 0, L_000001e3e1dc64f0;  1 drivers
v000001e3e1d459a0_0 .net "a", 0 0, L_000001e3e1d6fd00;  1 drivers
v000001e3e1d45ae0_0 .net "b", 0 0, L_000001e3e1d70d40;  1 drivers
v000001e3e1d44c80_0 .net "cin", 0 0, L_000001e3e1dc6640;  alias, 1 drivers
v000001e3e1d45b80_0 .net "cout", 0 0, L_000001e3e1dc68e0;  1 drivers
v000001e3e1d464e0_0 .net "sum", 0 0, L_000001e3e1dc6480;  1 drivers
S_000001e3e1d48d20 .scope module, "fa1" "full_adder" 10 15, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc6950 .functor XOR 1, L_000001e3e1d6f260, L_000001e3e1d70de0, C4<0>, C4<0>;
L_000001e3e1dc76e0 .functor XOR 1, L_000001e3e1dc6950, L_000001e3e1d70e80, C4<0>, C4<0>;
L_000001e3e1dc6fe0 .functor AND 1, L_000001e3e1d6f260, L_000001e3e1d70de0, C4<1>, C4<1>;
L_000001e3e1dc66b0 .functor XOR 1, L_000001e3e1d6f260, L_000001e3e1d70de0, C4<0>, C4<0>;
L_000001e3e1dc6020 .functor AND 1, L_000001e3e1d70e80, L_000001e3e1dc66b0, C4<1>, C4<1>;
L_000001e3e1dc73d0 .functor OR 1, L_000001e3e1dc6fe0, L_000001e3e1dc6020, C4<0>, C4<0>;
v000001e3e1d466c0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc6950;  1 drivers
v000001e3e1d46760_0 .net *"_ivl_4", 0 0, L_000001e3e1dc6fe0;  1 drivers
v000001e3e1d46800_0 .net *"_ivl_6", 0 0, L_000001e3e1dc66b0;  1 drivers
v000001e3e1d441e0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc6020;  1 drivers
v000001e3e1d443c0_0 .net "a", 0 0, L_000001e3e1d6f260;  1 drivers
v000001e3e1d44640_0 .net "b", 0 0, L_000001e3e1d70de0;  1 drivers
v000001e3e1d446e0_0 .net "cin", 0 0, L_000001e3e1d70e80;  1 drivers
v000001e3e1d44780_0 .net "cout", 0 0, L_000001e3e1dc73d0;  1 drivers
v000001e3e1d44820_0 .net "sum", 0 0, L_000001e3e1dc76e0;  1 drivers
S_000001e3e1d491d0 .scope module, "fa2" "full_adder" 10 16, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc6090 .functor XOR 1, L_000001e3e1d70f20, L_000001e3e1d70fc0, C4<0>, C4<0>;
L_000001e3e1dc6720 .functor XOR 1, L_000001e3e1dc6090, L_000001e3e1d714c0, C4<0>, C4<0>;
L_000001e3e1dc6d40 .functor AND 1, L_000001e3e1d70f20, L_000001e3e1d70fc0, C4<1>, C4<1>;
L_000001e3e1dc6100 .functor XOR 1, L_000001e3e1d70f20, L_000001e3e1d70fc0, C4<0>, C4<0>;
L_000001e3e1dc7050 .functor AND 1, L_000001e3e1d714c0, L_000001e3e1dc6100, C4<1>, C4<1>;
L_000001e3e1dc6a30 .functor OR 1, L_000001e3e1dc6d40, L_000001e3e1dc7050, C4<0>, C4<0>;
v000001e3e1d448c0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc6090;  1 drivers
v000001e3e1d44960_0 .net *"_ivl_4", 0 0, L_000001e3e1dc6d40;  1 drivers
v000001e3e1d44a00_0 .net *"_ivl_6", 0 0, L_000001e3e1dc6100;  1 drivers
v000001e3e1d44aa0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc7050;  1 drivers
v000001e3e1d47520_0 .net "a", 0 0, L_000001e3e1d70f20;  1 drivers
v000001e3e1d47340_0 .net "b", 0 0, L_000001e3e1d70fc0;  1 drivers
v000001e3e1d46da0_0 .net "cin", 0 0, L_000001e3e1d714c0;  1 drivers
v000001e3e1d470c0_0 .net "cout", 0 0, L_000001e3e1dc6a30;  1 drivers
v000001e3e1d47e80_0 .net "sum", 0 0, L_000001e3e1dc6720;  1 drivers
S_000001e3e1d483c0 .scope module, "fa3" "full_adder" 10 17, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc6cd0 .functor XOR 1, L_000001e3e1d6f800, L_000001e3e1d6f8a0, C4<0>, C4<0>;
L_000001e3e1dc6db0 .functor XOR 1, L_000001e3e1dc6cd0, L_000001e3e1d6f940, C4<0>, C4<0>;
L_000001e3e1dc7360 .functor AND 1, L_000001e3e1d6f800, L_000001e3e1d6f8a0, C4<1>, C4<1>;
L_000001e3e1dc5df0 .functor XOR 1, L_000001e3e1d6f800, L_000001e3e1d6f8a0, C4<0>, C4<0>;
L_000001e3e1dc6800 .functor AND 1, L_000001e3e1d6f940, L_000001e3e1dc5df0, C4<1>, C4<1>;
L_000001e3e1dc7520 .functor OR 1, L_000001e3e1dc7360, L_000001e3e1dc6800, C4<0>, C4<0>;
v000001e3e1d46b20_0 .net *"_ivl_0", 0 0, L_000001e3e1dc6cd0;  1 drivers
v000001e3e1d473e0_0 .net *"_ivl_4", 0 0, L_000001e3e1dc7360;  1 drivers
v000001e3e1d47ac0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc5df0;  1 drivers
v000001e3e1d46e40_0 .net *"_ivl_8", 0 0, L_000001e3e1dc6800;  1 drivers
v000001e3e1d46ee0_0 .net "a", 0 0, L_000001e3e1d6f800;  1 drivers
v000001e3e1d47b60_0 .net "b", 0 0, L_000001e3e1d6f8a0;  1 drivers
v000001e3e1d46bc0_0 .net "cin", 0 0, L_000001e3e1d6f940;  1 drivers
v000001e3e1d469e0_0 .net "cout", 0 0, L_000001e3e1dc7520;  1 drivers
v000001e3e1d47480_0 .net "sum", 0 0, L_000001e3e1dc6db0;  1 drivers
S_000001e3e1d48b90 .scope module, "fa4" "full_adder" 10 18, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc74b0 .functor XOR 1, L_000001e3e1d719c0, L_000001e3e1d71a60, C4<0>, C4<0>;
L_000001e3e1dc6170 .functor XOR 1, L_000001e3e1dc74b0, L_000001e3e1d71ba0, C4<0>, C4<0>;
L_000001e3e1dc61e0 .functor AND 1, L_000001e3e1d719c0, L_000001e3e1d71a60, C4<1>, C4<1>;
L_000001e3e1dc6870 .functor XOR 1, L_000001e3e1d719c0, L_000001e3e1d71a60, C4<0>, C4<0>;
L_000001e3e1dc62c0 .functor AND 1, L_000001e3e1d71ba0, L_000001e3e1dc6870, C4<1>, C4<1>;
L_000001e3e1dc6e90 .functor OR 1, L_000001e3e1dc61e0, L_000001e3e1dc62c0, C4<0>, C4<0>;
v000001e3e1d47840_0 .net *"_ivl_0", 0 0, L_000001e3e1dc74b0;  1 drivers
v000001e3e1d46f80_0 .net *"_ivl_4", 0 0, L_000001e3e1dc61e0;  1 drivers
v000001e3e1d475c0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc6870;  1 drivers
v000001e3e1d46c60_0 .net *"_ivl_8", 0 0, L_000001e3e1dc62c0;  1 drivers
v000001e3e1d47d40_0 .net "a", 0 0, L_000001e3e1d719c0;  1 drivers
v000001e3e1d47660_0 .net "b", 0 0, L_000001e3e1d71a60;  1 drivers
v000001e3e1d47980_0 .net "cin", 0 0, L_000001e3e1d71ba0;  1 drivers
v000001e3e1d47160_0 .net "cout", 0 0, L_000001e3e1dc6e90;  1 drivers
v000001e3e1d47020_0 .net "sum", 0 0, L_000001e3e1dc6170;  1 drivers
S_000001e3e1d49680 .scope module, "fa5" "full_adder" 10 19, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc6330 .functor XOR 1, L_000001e3e1d71f60, L_000001e3e1d72000, C4<0>, C4<0>;
L_000001e3e1dc6790 .functor XOR 1, L_000001e3e1dc6330, L_000001e3e1d71b00, C4<0>, C4<0>;
L_000001e3e1dc6b80 .functor AND 1, L_000001e3e1d71f60, L_000001e3e1d72000, C4<1>, C4<1>;
L_000001e3e1dc63a0 .functor XOR 1, L_000001e3e1d71f60, L_000001e3e1d72000, C4<0>, C4<0>;
L_000001e3e1dc78a0 .functor AND 1, L_000001e3e1d71b00, L_000001e3e1dc63a0, C4<1>, C4<1>;
L_000001e3e1dc7590 .functor OR 1, L_000001e3e1dc6b80, L_000001e3e1dc78a0, C4<0>, C4<0>;
v000001e3e1d47700_0 .net *"_ivl_0", 0 0, L_000001e3e1dc6330;  1 drivers
v000001e3e1d477a0_0 .net *"_ivl_4", 0 0, L_000001e3e1dc6b80;  1 drivers
v000001e3e1d47ca0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc63a0;  1 drivers
v000001e3e1d47200_0 .net *"_ivl_8", 0 0, L_000001e3e1dc78a0;  1 drivers
v000001e3e1d46a80_0 .net "a", 0 0, L_000001e3e1d71f60;  1 drivers
v000001e3e1d46d00_0 .net "b", 0 0, L_000001e3e1d72000;  1 drivers
v000001e3e1d47c00_0 .net "cin", 0 0, L_000001e3e1d71b00;  1 drivers
v000001e3e1d478e0_0 .net "cout", 0 0, L_000001e3e1dc7590;  1 drivers
v000001e3e1d472a0_0 .net "sum", 0 0, L_000001e3e1dc6790;  1 drivers
S_000001e3e1d48a00 .scope module, "fa6" "full_adder" 10 20, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc7670 .functor XOR 1, L_000001e3e1d71c40, L_000001e3e1d71ce0, C4<0>, C4<0>;
L_000001e3e1dc5d80 .functor XOR 1, L_000001e3e1dc7670, L_000001e3e1d71920, C4<0>, C4<0>;
L_000001e3e1dc6410 .functor AND 1, L_000001e3e1d71c40, L_000001e3e1d71ce0, C4<1>, C4<1>;
L_000001e3e1dc70c0 .functor XOR 1, L_000001e3e1d71c40, L_000001e3e1d71ce0, C4<0>, C4<0>;
L_000001e3e1dc7280 .functor AND 1, L_000001e3e1d71920, L_000001e3e1dc70c0, C4<1>, C4<1>;
L_000001e3e1dc6560 .functor OR 1, L_000001e3e1dc6410, L_000001e3e1dc7280, C4<0>, C4<0>;
v000001e3e1d47de0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc7670;  1 drivers
v000001e3e1d47a20_0 .net *"_ivl_4", 0 0, L_000001e3e1dc6410;  1 drivers
v000001e3e1d47f20_0 .net *"_ivl_6", 0 0, L_000001e3e1dc70c0;  1 drivers
v000001e3e1d468a0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc7280;  1 drivers
v000001e3e1d46940_0 .net "a", 0 0, L_000001e3e1d71c40;  1 drivers
v000001e3e1d4a3e0_0 .net "b", 0 0, L_000001e3e1d71ce0;  1 drivers
v000001e3e1d4c140_0 .net "cin", 0 0, L_000001e3e1d71920;  1 drivers
v000001e3e1d4b240_0 .net "cout", 0 0, L_000001e3e1dc6560;  1 drivers
v000001e3e1d4ab60_0 .net "sum", 0 0, L_000001e3e1dc5d80;  1 drivers
S_000001e3e1d494f0 .scope module, "fa7" "full_adder" 10 21, 11 1 0, S_000001e3e1d49040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc65d0 .functor XOR 1, L_000001e3e1d71d80, L_000001e3e1d71e20, C4<0>, C4<0>;
L_000001e3e1dc6f00 .functor XOR 1, L_000001e3e1dc65d0, L_000001e3e1d71ec0, C4<0>, C4<0>;
L_000001e3e1dc6aa0 .functor AND 1, L_000001e3e1d71d80, L_000001e3e1d71e20, C4<1>, C4<1>;
L_000001e3e1dc6bf0 .functor XOR 1, L_000001e3e1d71d80, L_000001e3e1d71e20, C4<0>, C4<0>;
L_000001e3e1dc6f70 .functor AND 1, L_000001e3e1d71ec0, L_000001e3e1dc6bf0, C4<1>, C4<1>;
L_000001e3e1dc77c0 .functor OR 1, L_000001e3e1dc6aa0, L_000001e3e1dc6f70, C4<0>, C4<0>;
v000001e3e1d4ade0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc65d0;  1 drivers
v000001e3e1d4a0c0_0 .net *"_ivl_4", 0 0, L_000001e3e1dc6aa0;  1 drivers
v000001e3e1d4ae80_0 .net *"_ivl_6", 0 0, L_000001e3e1dc6bf0;  1 drivers
v000001e3e1d4b2e0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc6f70;  1 drivers
v000001e3e1d4af20_0 .net "a", 0 0, L_000001e3e1d71d80;  1 drivers
v000001e3e1d4b6a0_0 .net "b", 0 0, L_000001e3e1d71e20;  1 drivers
v000001e3e1d4a840_0 .net "cin", 0 0, L_000001e3e1d71ec0;  1 drivers
v000001e3e1d4afc0_0 .net "cout", 0 0, L_000001e3e1dc77c0;  alias, 1 drivers
v000001e3e1d4ac00_0 .net "sum", 0 0, L_000001e3e1dc6f00;  1 drivers
S_000001e3e1d49810 .scope module, "adder2" "full_adder_8bit" 13 28, 10 3 0, S_000001e3e1d41840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001e3e1cf1068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001e3e1d4cd20_0 name=_ivl_79
v000001e3e1d4d540_0 .net "a", 7 0, L_000001e3e1d70340;  alias, 1 drivers
v000001e3e1d4ea80_0 .net "b", 7 0, L_000001e3e1d716a0;  alias, 1 drivers
v000001e3e1d4ebc0_0 .net "carry", 7 0, L_000001e3e1dcc510;  1 drivers
v000001e3e1d4df40_0 .net "cin", 0 0, L_000001e3e1dc77c0;  alias, 1 drivers
v000001e3e1d4caa0_0 .net "cout", 0 0, L_000001e3e1dc4c00;  alias, 1 drivers
v000001e3e1d4e120_0 .net "sum", 7 0, L_000001e3e1dc9e50;  alias, 1 drivers
L_000001e3e1dc9090 .part L_000001e3e1d70340, 0, 1;
L_000001e3e1dc9130 .part L_000001e3e1d716a0, 0, 1;
L_000001e3e1dca210 .part L_000001e3e1d70340, 1, 1;
L_000001e3e1dc9a90 .part L_000001e3e1d716a0, 1, 1;
L_000001e3e1dc8af0 .part L_000001e3e1dcc510, 0, 1;
L_000001e3e1dc9db0 .part L_000001e3e1d70340, 2, 1;
L_000001e3e1dc8190 .part L_000001e3e1d716a0, 2, 1;
L_000001e3e1dc91d0 .part L_000001e3e1dcc510, 1, 1;
L_000001e3e1dc8370 .part L_000001e3e1d70340, 3, 1;
L_000001e3e1dc8c30 .part L_000001e3e1d716a0, 3, 1;
L_000001e3e1dc8e10 .part L_000001e3e1dcc510, 2, 1;
L_000001e3e1dc8b90 .part L_000001e3e1d70340, 4, 1;
L_000001e3e1dca490 .part L_000001e3e1d716a0, 4, 1;
L_000001e3e1dc85f0 .part L_000001e3e1dcc510, 3, 1;
L_000001e3e1dca3f0 .part L_000001e3e1d70340, 5, 1;
L_000001e3e1dca530 .part L_000001e3e1d716a0, 5, 1;
L_000001e3e1dc8690 .part L_000001e3e1dcc510, 4, 1;
L_000001e3e1dca5d0 .part L_000001e3e1d70340, 6, 1;
L_000001e3e1dc8730 .part L_000001e3e1d716a0, 6, 1;
L_000001e3e1dc9ef0 .part L_000001e3e1dcc510, 5, 1;
L_000001e3e1dc84b0 .part L_000001e3e1d70340, 7, 1;
L_000001e3e1dc87d0 .part L_000001e3e1d716a0, 7, 1;
L_000001e3e1dc8410 .part L_000001e3e1dcc510, 6, 1;
LS_000001e3e1dc9e50_0_0 .concat8 [ 1 1 1 1], L_000001e3e1dc7910, L_000001e3e1dc7e50, L_000001e3e1dc79f0, L_000001e3e1dc7d70;
LS_000001e3e1dc9e50_0_4 .concat8 [ 1 1 1 1], L_000001e3e1dc48f0, L_000001e3e1dc4b90, L_000001e3e1dc51b0, L_000001e3e1dc5300;
L_000001e3e1dc9e50 .concat8 [ 4 4 0 0], LS_000001e3e1dc9e50_0_0, LS_000001e3e1dc9e50_0_4;
LS_000001e3e1dcc510_0_0 .concat [ 1 1 1 1], L_000001e3e1dc72f0, L_000001e3e1dc7fa0, L_000001e3e1dc7a60, L_000001e3e1dc4880;
LS_000001e3e1dcc510_0_4 .concat [ 1 1 1 1], L_000001e3e1dc5680, L_000001e3e1dc4dc0, L_000001e3e1dc5c30, o000001e3e1cf1068;
L_000001e3e1dcc510 .concat [ 4 4 0 0], LS_000001e3e1dcc510_0_0, LS_000001e3e1dcc510_0_4;
S_000001e3e1d48550 .scope module, "fa0" "full_adder" 10 14, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc7750 .functor XOR 1, L_000001e3e1dc9090, L_000001e3e1dc9130, C4<0>, C4<0>;
L_000001e3e1dc7910 .functor XOR 1, L_000001e3e1dc7750, L_000001e3e1dc77c0, C4<0>, C4<0>;
L_000001e3e1dc7130 .functor AND 1, L_000001e3e1dc9090, L_000001e3e1dc9130, C4<1>, C4<1>;
L_000001e3e1dc71a0 .functor XOR 1, L_000001e3e1dc9090, L_000001e3e1dc9130, C4<0>, C4<0>;
L_000001e3e1dc7210 .functor AND 1, L_000001e3e1dc77c0, L_000001e3e1dc71a0, C4<1>, C4<1>;
L_000001e3e1dc72f0 .functor OR 1, L_000001e3e1dc7130, L_000001e3e1dc7210, C4<0>, C4<0>;
v000001e3e1d4a660_0 .net *"_ivl_0", 0 0, L_000001e3e1dc7750;  1 drivers
v000001e3e1d4a160_0 .net *"_ivl_4", 0 0, L_000001e3e1dc7130;  1 drivers
v000001e3e1d4a8e0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc71a0;  1 drivers
v000001e3e1d4a520_0 .net *"_ivl_8", 0 0, L_000001e3e1dc7210;  1 drivers
v000001e3e1d4b380_0 .net "a", 0 0, L_000001e3e1dc9090;  1 drivers
v000001e3e1d4c1e0_0 .net "b", 0 0, L_000001e3e1dc9130;  1 drivers
v000001e3e1d4c320_0 .net "cin", 0 0, L_000001e3e1dc77c0;  alias, 1 drivers
v000001e3e1d4bec0_0 .net "cout", 0 0, L_000001e3e1dc72f0;  1 drivers
v000001e3e1d4c280_0 .net "sum", 0 0, L_000001e3e1dc7910;  1 drivers
S_000001e3e1d486e0 .scope module, "fa1" "full_adder" 10 15, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc7ec0 .functor XOR 1, L_000001e3e1dca210, L_000001e3e1dc9a90, C4<0>, C4<0>;
L_000001e3e1dc7e50 .functor XOR 1, L_000001e3e1dc7ec0, L_000001e3e1dc8af0, C4<0>, C4<0>;
L_000001e3e1dc7f30 .functor AND 1, L_000001e3e1dca210, L_000001e3e1dc9a90, C4<1>, C4<1>;
L_000001e3e1dc8080 .functor XOR 1, L_000001e3e1dca210, L_000001e3e1dc9a90, C4<0>, C4<0>;
L_000001e3e1dc7bb0 .functor AND 1, L_000001e3e1dc8af0, L_000001e3e1dc8080, C4<1>, C4<1>;
L_000001e3e1dc7fa0 .functor OR 1, L_000001e3e1dc7f30, L_000001e3e1dc7bb0, C4<0>, C4<0>;
v000001e3e1d4bf60_0 .net *"_ivl_0", 0 0, L_000001e3e1dc7ec0;  1 drivers
v000001e3e1d4a480_0 .net *"_ivl_4", 0 0, L_000001e3e1dc7f30;  1 drivers
v000001e3e1d4a200_0 .net *"_ivl_6", 0 0, L_000001e3e1dc8080;  1 drivers
v000001e3e1d4a5c0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc7bb0;  1 drivers
v000001e3e1d4b7e0_0 .net "a", 0 0, L_000001e3e1dca210;  1 drivers
v000001e3e1d4c820_0 .net "b", 0 0, L_000001e3e1dc9a90;  1 drivers
v000001e3e1d4bba0_0 .net "cin", 0 0, L_000001e3e1dc8af0;  1 drivers
v000001e3e1d4b600_0 .net "cout", 0 0, L_000001e3e1dc7fa0;  1 drivers
v000001e3e1d4c640_0 .net "sum", 0 0, L_000001e3e1dc7e50;  1 drivers
S_000001e3e1d480a0 .scope module, "fa2" "full_adder" 10 16, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc8010 .functor XOR 1, L_000001e3e1dc9db0, L_000001e3e1dc8190, C4<0>, C4<0>;
L_000001e3e1dc79f0 .functor XOR 1, L_000001e3e1dc8010, L_000001e3e1dc91d0, C4<0>, C4<0>;
L_000001e3e1dc7ad0 .functor AND 1, L_000001e3e1dc9db0, L_000001e3e1dc8190, C4<1>, C4<1>;
L_000001e3e1dc7b40 .functor XOR 1, L_000001e3e1dc9db0, L_000001e3e1dc8190, C4<0>, C4<0>;
L_000001e3e1dc7980 .functor AND 1, L_000001e3e1dc91d0, L_000001e3e1dc7b40, C4<1>, C4<1>;
L_000001e3e1dc7a60 .functor OR 1, L_000001e3e1dc7ad0, L_000001e3e1dc7980, C4<0>, C4<0>;
v000001e3e1d4b9c0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc8010;  1 drivers
v000001e3e1d4b4c0_0 .net *"_ivl_4", 0 0, L_000001e3e1dc7ad0;  1 drivers
v000001e3e1d4c3c0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc7b40;  1 drivers
v000001e3e1d4c6e0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc7980;  1 drivers
v000001e3e1d4c780_0 .net "a", 0 0, L_000001e3e1dc9db0;  1 drivers
v000001e3e1d4c0a0_0 .net "b", 0 0, L_000001e3e1dc8190;  1 drivers
v000001e3e1d4c000_0 .net "cin", 0 0, L_000001e3e1dc91d0;  1 drivers
v000001e3e1d4aac0_0 .net "cout", 0 0, L_000001e3e1dc7a60;  1 drivers
v000001e3e1d4a340_0 .net "sum", 0 0, L_000001e3e1dc79f0;  1 drivers
S_000001e3e1d48eb0 .scope module, "fa3" "full_adder" 10 17, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc7d00 .functor XOR 1, L_000001e3e1dc8370, L_000001e3e1dc8c30, C4<0>, C4<0>;
L_000001e3e1dc7d70 .functor XOR 1, L_000001e3e1dc7d00, L_000001e3e1dc8e10, C4<0>, C4<0>;
L_000001e3e1dc7c20 .functor AND 1, L_000001e3e1dc8370, L_000001e3e1dc8c30, C4<1>, C4<1>;
L_000001e3e1dc7c90 .functor XOR 1, L_000001e3e1dc8370, L_000001e3e1dc8c30, C4<0>, C4<0>;
L_000001e3e1dc7de0 .functor AND 1, L_000001e3e1dc8e10, L_000001e3e1dc7c90, C4<1>, C4<1>;
L_000001e3e1dc4880 .functor OR 1, L_000001e3e1dc7c20, L_000001e3e1dc7de0, C4<0>, C4<0>;
v000001e3e1d4a700_0 .net *"_ivl_0", 0 0, L_000001e3e1dc7d00;  1 drivers
v000001e3e1d4c460_0 .net *"_ivl_4", 0 0, L_000001e3e1dc7c20;  1 drivers
v000001e3e1d4c500_0 .net *"_ivl_6", 0 0, L_000001e3e1dc7c90;  1 drivers
v000001e3e1d4c5a0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc7de0;  1 drivers
v000001e3e1d4bc40_0 .net "a", 0 0, L_000001e3e1dc8370;  1 drivers
v000001e3e1d4a7a0_0 .net "b", 0 0, L_000001e3e1dc8c30;  1 drivers
v000001e3e1d4ad40_0 .net "cin", 0 0, L_000001e3e1dc8e10;  1 drivers
v000001e3e1d4a980_0 .net "cout", 0 0, L_000001e3e1dc4880;  1 drivers
v000001e3e1d4aa20_0 .net "sum", 0 0, L_000001e3e1dc7d70;  1 drivers
S_000001e3e1d49360 .scope module, "fa4" "full_adder" 10 18, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc4ce0 .functor XOR 1, L_000001e3e1dc8b90, L_000001e3e1dca490, C4<0>, C4<0>;
L_000001e3e1dc48f0 .functor XOR 1, L_000001e3e1dc4ce0, L_000001e3e1dc85f0, C4<0>, C4<0>;
L_000001e3e1dc5bc0 .functor AND 1, L_000001e3e1dc8b90, L_000001e3e1dca490, C4<1>, C4<1>;
L_000001e3e1dc4420 .functor XOR 1, L_000001e3e1dc8b90, L_000001e3e1dca490, C4<0>, C4<0>;
L_000001e3e1dc42d0 .functor AND 1, L_000001e3e1dc85f0, L_000001e3e1dc4420, C4<1>, C4<1>;
L_000001e3e1dc5680 .functor OR 1, L_000001e3e1dc5bc0, L_000001e3e1dc42d0, C4<0>, C4<0>;
v000001e3e1d4aca0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc4ce0;  1 drivers
v000001e3e1d4b100_0 .net *"_ivl_4", 0 0, L_000001e3e1dc5bc0;  1 drivers
v000001e3e1d4b1a0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc4420;  1 drivers
v000001e3e1d4b420_0 .net *"_ivl_8", 0 0, L_000001e3e1dc42d0;  1 drivers
v000001e3e1d4b560_0 .net "a", 0 0, L_000001e3e1dc8b90;  1 drivers
v000001e3e1d4ba60_0 .net "b", 0 0, L_000001e3e1dca490;  1 drivers
v000001e3e1d4bb00_0 .net "cin", 0 0, L_000001e3e1dc85f0;  1 drivers
v000001e3e1d4bce0_0 .net "cout", 0 0, L_000001e3e1dc5680;  1 drivers
v000001e3e1d4e1c0_0 .net "sum", 0 0, L_000001e3e1dc48f0;  1 drivers
S_000001e3e1d499a0 .scope module, "fa5" "full_adder" 10 19, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc50d0 .functor XOR 1, L_000001e3e1dca3f0, L_000001e3e1dca530, C4<0>, C4<0>;
L_000001e3e1dc4b90 .functor XOR 1, L_000001e3e1dc50d0, L_000001e3e1dc8690, C4<0>, C4<0>;
L_000001e3e1dc5060 .functor AND 1, L_000001e3e1dca3f0, L_000001e3e1dca530, C4<1>, C4<1>;
L_000001e3e1dc5140 .functor XOR 1, L_000001e3e1dca3f0, L_000001e3e1dca530, C4<0>, C4<0>;
L_000001e3e1dc4d50 .functor AND 1, L_000001e3e1dc8690, L_000001e3e1dc5140, C4<1>, C4<1>;
L_000001e3e1dc4dc0 .functor OR 1, L_000001e3e1dc5060, L_000001e3e1dc4d50, C4<0>, C4<0>;
v000001e3e1d4d2c0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc50d0;  1 drivers
v000001e3e1d4de00_0 .net *"_ivl_4", 0 0, L_000001e3e1dc5060;  1 drivers
v000001e3e1d4ce60_0 .net *"_ivl_6", 0 0, L_000001e3e1dc5140;  1 drivers
v000001e3e1d4dfe0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc4d50;  1 drivers
v000001e3e1d4f020_0 .net "a", 0 0, L_000001e3e1dca3f0;  1 drivers
v000001e3e1d4e800_0 .net "b", 0 0, L_000001e3e1dca530;  1 drivers
v000001e3e1d4dcc0_0 .net "cin", 0 0, L_000001e3e1dc8690;  1 drivers
v000001e3e1d4e760_0 .net "cout", 0 0, L_000001e3e1dc4dc0;  1 drivers
v000001e3e1d4ef80_0 .net "sum", 0 0, L_000001e3e1dc4b90;  1 drivers
S_000001e3e1d49b30 .scope module, "fa6" "full_adder" 10 20, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc5b50 .functor XOR 1, L_000001e3e1dca5d0, L_000001e3e1dc8730, C4<0>, C4<0>;
L_000001e3e1dc51b0 .functor XOR 1, L_000001e3e1dc5b50, L_000001e3e1dc9ef0, C4<0>, C4<0>;
L_000001e3e1dc4960 .functor AND 1, L_000001e3e1dca5d0, L_000001e3e1dc8730, C4<1>, C4<1>;
L_000001e3e1dc4ea0 .functor XOR 1, L_000001e3e1dca5d0, L_000001e3e1dc8730, C4<0>, C4<0>;
L_000001e3e1dc47a0 .functor AND 1, L_000001e3e1dc9ef0, L_000001e3e1dc4ea0, C4<1>, C4<1>;
L_000001e3e1dc5c30 .functor OR 1, L_000001e3e1dc4960, L_000001e3e1dc47a0, C4<0>, C4<0>;
v000001e3e1d4dd60_0 .net *"_ivl_0", 0 0, L_000001e3e1dc5b50;  1 drivers
v000001e3e1d4e9e0_0 .net *"_ivl_4", 0 0, L_000001e3e1dc4960;  1 drivers
v000001e3e1d4eee0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc4ea0;  1 drivers
v000001e3e1d4cbe0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc47a0;  1 drivers
v000001e3e1d4e080_0 .net "a", 0 0, L_000001e3e1dca5d0;  1 drivers
v000001e3e1d4d360_0 .net "b", 0 0, L_000001e3e1dc8730;  1 drivers
v000001e3e1d4ee40_0 .net "cin", 0 0, L_000001e3e1dc9ef0;  1 drivers
v000001e3e1d4eb20_0 .net "cout", 0 0, L_000001e3e1dc5c30;  1 drivers
v000001e3e1d4d400_0 .net "sum", 0 0, L_000001e3e1dc51b0;  1 drivers
S_000001e3e1d48230 .scope module, "fa7" "full_adder" 10 21, 11 1 0, S_000001e3e1d49810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc41f0 .functor XOR 1, L_000001e3e1dc84b0, L_000001e3e1dc87d0, C4<0>, C4<0>;
L_000001e3e1dc5300 .functor XOR 1, L_000001e3e1dc41f0, L_000001e3e1dc8410, C4<0>, C4<0>;
L_000001e3e1dc54c0 .functor AND 1, L_000001e3e1dc84b0, L_000001e3e1dc87d0, C4<1>, C4<1>;
L_000001e3e1dc5ca0 .functor XOR 1, L_000001e3e1dc84b0, L_000001e3e1dc87d0, C4<0>, C4<0>;
L_000001e3e1dc4f10 .functor AND 1, L_000001e3e1dc8410, L_000001e3e1dc5ca0, C4<1>, C4<1>;
L_000001e3e1dc4c00 .functor OR 1, L_000001e3e1dc54c0, L_000001e3e1dc4f10, C4<0>, C4<0>;
v000001e3e1d4e580_0 .net *"_ivl_0", 0 0, L_000001e3e1dc41f0;  1 drivers
v000001e3e1d4e620_0 .net *"_ivl_4", 0 0, L_000001e3e1dc54c0;  1 drivers
v000001e3e1d4eda0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc5ca0;  1 drivers
v000001e3e1d4ed00_0 .net *"_ivl_8", 0 0, L_000001e3e1dc4f10;  1 drivers
v000001e3e1d4dea0_0 .net "a", 0 0, L_000001e3e1dc84b0;  1 drivers
v000001e3e1d4e8a0_0 .net "b", 0 0, L_000001e3e1dc87d0;  1 drivers
v000001e3e1d4c8c0_0 .net "cin", 0 0, L_000001e3e1dc8410;  1 drivers
v000001e3e1d4c960_0 .net "cout", 0 0, L_000001e3e1dc4c00;  alias, 1 drivers
v000001e3e1d4ca00_0 .net "sum", 0 0, L_000001e3e1dc5300;  1 drivers
S_000001e3e1d49cc0 .scope module, "adder3" "full_adder_8bit" 13 29, 10 3 0, S_000001e3e1d41840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001e3e1cf2718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001e3e1d4fd40_0 name=_ivl_79
v000001e3e1d50c40_0 .net "a", 7 0, L_000001e3e1d71740;  alias, 1 drivers
v000001e3e1d4fac0_0 .net "b", 7 0, L_000001e3e1d6f580;  alias, 1 drivers
v000001e3e1d51640_0 .net "carry", 7 0, L_000001e3e1dcc5b0;  1 drivers
v000001e3e1d50f60_0 .net "cin", 0 0, L_000001e3e1dc4c00;  alias, 1 drivers
v000001e3e1d51000_0 .net "cout", 0 0, L_000001e3e1dd3bf0;  alias, 1 drivers
v000001e3e1d4f2a0_0 .net "sum", 7 0, L_000001e3e1dc9770;  alias, 1 drivers
L_000001e3e1dca030 .part L_000001e3e1d71740, 0, 1;
L_000001e3e1dc8eb0 .part L_000001e3e1d6f580, 0, 1;
L_000001e3e1dc8cd0 .part L_000001e3e1d71740, 1, 1;
L_000001e3e1dc8d70 .part L_000001e3e1d6f580, 1, 1;
L_000001e3e1dc8870 .part L_000001e3e1dcc5b0, 0, 1;
L_000001e3e1dc9810 .part L_000001e3e1d71740, 2, 1;
L_000001e3e1dc8f50 .part L_000001e3e1d6f580, 2, 1;
L_000001e3e1dc9270 .part L_000001e3e1dcc5b0, 1, 1;
L_000001e3e1dc8ff0 .part L_000001e3e1d71740, 3, 1;
L_000001e3e1dc9450 .part L_000001e3e1d6f580, 3, 1;
L_000001e3e1dc9950 .part L_000001e3e1dcc5b0, 2, 1;
L_000001e3e1dc9310 .part L_000001e3e1d71740, 4, 1;
L_000001e3e1dca710 .part L_000001e3e1d6f580, 4, 1;
L_000001e3e1dc8230 .part L_000001e3e1dcc5b0, 3, 1;
L_000001e3e1dc8910 .part L_000001e3e1d71740, 5, 1;
L_000001e3e1dc99f0 .part L_000001e3e1d6f580, 5, 1;
L_000001e3e1dc89b0 .part L_000001e3e1dcc5b0, 4, 1;
L_000001e3e1dc93b0 .part L_000001e3e1d71740, 6, 1;
L_000001e3e1dc8550 .part L_000001e3e1d6f580, 6, 1;
L_000001e3e1dc94f0 .part L_000001e3e1dcc5b0, 5, 1;
L_000001e3e1dc9590 .part L_000001e3e1d71740, 7, 1;
L_000001e3e1dc9630 .part L_000001e3e1d6f580, 7, 1;
L_000001e3e1dc96d0 .part L_000001e3e1dcc5b0, 6, 1;
LS_000001e3e1dc9770_0_0 .concat8 [ 1 1 1 1], L_000001e3e1dc56f0, L_000001e3e1dc4e30, L_000001e3e1dc4260, L_000001e3e1dc4ab0;
LS_000001e3e1dc9770_0_4 .concat8 [ 1 1 1 1], L_000001e3e1dc5610, L_000001e3e1dc4730, L_000001e3e1dc5a70, L_000001e3e1dd21b0;
L_000001e3e1dc9770 .concat8 [ 4 4 0 0], LS_000001e3e1dc9770_0_0, LS_000001e3e1dc9770_0_4;
LS_000001e3e1dcc5b0_0_0 .concat [ 1 1 1 1], L_000001e3e1dc5d10, L_000001e3e1dc5370, L_000001e3e1dc4a40, L_000001e3e1dc4ff0;
LS_000001e3e1dcc5b0_0_4 .concat [ 1 1 1 1], L_000001e3e1dc46c0, L_000001e3e1dc58b0, L_000001e3e1dd2fb0, o000001e3e1cf2718;
L_000001e3e1dcc5b0 .concat [ 4 4 0 0], LS_000001e3e1dcc5b0_0_0, LS_000001e3e1dcc5b0_0_4;
S_000001e3e1d56ee0 .scope module, "fa0" "full_adder" 10 14, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc4c70 .functor XOR 1, L_000001e3e1dca030, L_000001e3e1dc8eb0, C4<0>, C4<0>;
L_000001e3e1dc56f0 .functor XOR 1, L_000001e3e1dc4c70, L_000001e3e1dc4c00, C4<0>, C4<0>;
L_000001e3e1dc49d0 .functor AND 1, L_000001e3e1dca030, L_000001e3e1dc8eb0, C4<1>, C4<1>;
L_000001e3e1dc4570 .functor XOR 1, L_000001e3e1dca030, L_000001e3e1dc8eb0, C4<0>, C4<0>;
L_000001e3e1dc5220 .functor AND 1, L_000001e3e1dc4c00, L_000001e3e1dc4570, C4<1>, C4<1>;
L_000001e3e1dc5d10 .functor OR 1, L_000001e3e1dc49d0, L_000001e3e1dc5220, C4<0>, C4<0>;
v000001e3e1d4e260_0 .net *"_ivl_0", 0 0, L_000001e3e1dc4c70;  1 drivers
v000001e3e1d4cb40_0 .net *"_ivl_4", 0 0, L_000001e3e1dc49d0;  1 drivers
v000001e3e1d4cdc0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc4570;  1 drivers
v000001e3e1d4d5e0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc5220;  1 drivers
v000001e3e1d4e300_0 .net "a", 0 0, L_000001e3e1dca030;  1 drivers
v000001e3e1d4e3a0_0 .net "b", 0 0, L_000001e3e1dc8eb0;  1 drivers
v000001e3e1d4ec60_0 .net "cin", 0 0, L_000001e3e1dc4c00;  alias, 1 drivers
v000001e3e1d4e440_0 .net "cout", 0 0, L_000001e3e1dc5d10;  1 drivers
v000001e3e1d4d4a0_0 .net "sum", 0 0, L_000001e3e1dc56f0;  1 drivers
S_000001e3e1d57070 .scope module, "fa1" "full_adder" 10 15, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc5530 .functor XOR 1, L_000001e3e1dc8cd0, L_000001e3e1dc8d70, C4<0>, C4<0>;
L_000001e3e1dc4e30 .functor XOR 1, L_000001e3e1dc5530, L_000001e3e1dc8870, C4<0>, C4<0>;
L_000001e3e1dc5990 .functor AND 1, L_000001e3e1dc8cd0, L_000001e3e1dc8d70, C4<1>, C4<1>;
L_000001e3e1dc4180 .functor XOR 1, L_000001e3e1dc8cd0, L_000001e3e1dc8d70, C4<0>, C4<0>;
L_000001e3e1dc43b0 .functor AND 1, L_000001e3e1dc8870, L_000001e3e1dc4180, C4<1>, C4<1>;
L_000001e3e1dc5370 .functor OR 1, L_000001e3e1dc5990, L_000001e3e1dc43b0, C4<0>, C4<0>;
v000001e3e1d4e4e0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc5530;  1 drivers
v000001e3e1d4d680_0 .net *"_ivl_4", 0 0, L_000001e3e1dc5990;  1 drivers
v000001e3e1d4d900_0 .net *"_ivl_6", 0 0, L_000001e3e1dc4180;  1 drivers
v000001e3e1d4d220_0 .net *"_ivl_8", 0 0, L_000001e3e1dc43b0;  1 drivers
v000001e3e1d4e6c0_0 .net "a", 0 0, L_000001e3e1dc8cd0;  1 drivers
v000001e3e1d4e940_0 .net "b", 0 0, L_000001e3e1dc8d70;  1 drivers
v000001e3e1d4cc80_0 .net "cin", 0 0, L_000001e3e1dc8870;  1 drivers
v000001e3e1d4d720_0 .net "cout", 0 0, L_000001e3e1dc5370;  1 drivers
v000001e3e1d4d9a0_0 .net "sum", 0 0, L_000001e3e1dc4e30;  1 drivers
S_000001e3e1d57e80 .scope module, "fa2" "full_adder" 10 16, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc4340 .functor XOR 1, L_000001e3e1dc9810, L_000001e3e1dc8f50, C4<0>, C4<0>;
L_000001e3e1dc4260 .functor XOR 1, L_000001e3e1dc4340, L_000001e3e1dc9270, C4<0>, C4<0>;
L_000001e3e1dc5a00 .functor AND 1, L_000001e3e1dc9810, L_000001e3e1dc8f50, C4<1>, C4<1>;
L_000001e3e1dc5290 .functor XOR 1, L_000001e3e1dc9810, L_000001e3e1dc8f50, C4<0>, C4<0>;
L_000001e3e1dc4490 .functor AND 1, L_000001e3e1dc9270, L_000001e3e1dc5290, C4<1>, C4<1>;
L_000001e3e1dc4a40 .functor OR 1, L_000001e3e1dc5a00, L_000001e3e1dc4490, C4<0>, C4<0>;
v000001e3e1d4d860_0 .net *"_ivl_0", 0 0, L_000001e3e1dc4340;  1 drivers
v000001e3e1d4da40_0 .net *"_ivl_4", 0 0, L_000001e3e1dc5a00;  1 drivers
v000001e3e1d4cf00_0 .net *"_ivl_6", 0 0, L_000001e3e1dc5290;  1 drivers
v000001e3e1d4cfa0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc4490;  1 drivers
v000001e3e1d4d040_0 .net "a", 0 0, L_000001e3e1dc9810;  1 drivers
v000001e3e1d4d0e0_0 .net "b", 0 0, L_000001e3e1dc8f50;  1 drivers
v000001e3e1d4dae0_0 .net "cin", 0 0, L_000001e3e1dc9270;  1 drivers
v000001e3e1d4d180_0 .net "cout", 0 0, L_000001e3e1dc4a40;  1 drivers
v000001e3e1d4d7c0_0 .net "sum", 0 0, L_000001e3e1dc4260;  1 drivers
S_000001e3e1d579d0 .scope module, "fa3" "full_adder" 10 17, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc4500 .functor XOR 1, L_000001e3e1dc8ff0, L_000001e3e1dc9450, C4<0>, C4<0>;
L_000001e3e1dc4ab0 .functor XOR 1, L_000001e3e1dc4500, L_000001e3e1dc9950, C4<0>, C4<0>;
L_000001e3e1dc53e0 .functor AND 1, L_000001e3e1dc8ff0, L_000001e3e1dc9450, C4<1>, C4<1>;
L_000001e3e1dc4f80 .functor XOR 1, L_000001e3e1dc8ff0, L_000001e3e1dc9450, C4<0>, C4<0>;
L_000001e3e1dc5450 .functor AND 1, L_000001e3e1dc9950, L_000001e3e1dc4f80, C4<1>, C4<1>;
L_000001e3e1dc4ff0 .functor OR 1, L_000001e3e1dc53e0, L_000001e3e1dc5450, C4<0>, C4<0>;
v000001e3e1d4db80_0 .net *"_ivl_0", 0 0, L_000001e3e1dc4500;  1 drivers
v000001e3e1d4dc20_0 .net *"_ivl_4", 0 0, L_000001e3e1dc53e0;  1 drivers
v000001e3e1d4ffc0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc4f80;  1 drivers
v000001e3e1d516e0_0 .net *"_ivl_8", 0 0, L_000001e3e1dc5450;  1 drivers
v000001e3e1d51500_0 .net "a", 0 0, L_000001e3e1dc8ff0;  1 drivers
v000001e3e1d504c0_0 .net "b", 0 0, L_000001e3e1dc9450;  1 drivers
v000001e3e1d506a0_0 .net "cin", 0 0, L_000001e3e1dc9950;  1 drivers
v000001e3e1d50600_0 .net "cout", 0 0, L_000001e3e1dc4ff0;  1 drivers
v000001e3e1d50ec0_0 .net "sum", 0 0, L_000001e3e1dc4ab0;  1 drivers
S_000001e3e1d57b60 .scope module, "fa4" "full_adder" 10 18, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc55a0 .functor XOR 1, L_000001e3e1dc9310, L_000001e3e1dca710, C4<0>, C4<0>;
L_000001e3e1dc5610 .functor XOR 1, L_000001e3e1dc55a0, L_000001e3e1dc8230, C4<0>, C4<0>;
L_000001e3e1dc5760 .functor AND 1, L_000001e3e1dc9310, L_000001e3e1dca710, C4<1>, C4<1>;
L_000001e3e1dc45e0 .functor XOR 1, L_000001e3e1dc9310, L_000001e3e1dca710, C4<0>, C4<0>;
L_000001e3e1dc4650 .functor AND 1, L_000001e3e1dc8230, L_000001e3e1dc45e0, C4<1>, C4<1>;
L_000001e3e1dc46c0 .functor OR 1, L_000001e3e1dc5760, L_000001e3e1dc4650, C4<0>, C4<0>;
v000001e3e1d511e0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc55a0;  1 drivers
v000001e3e1d4f160_0 .net *"_ivl_4", 0 0, L_000001e3e1dc5760;  1 drivers
v000001e3e1d50380_0 .net *"_ivl_6", 0 0, L_000001e3e1dc45e0;  1 drivers
v000001e3e1d50740_0 .net *"_ivl_8", 0 0, L_000001e3e1dc4650;  1 drivers
v000001e3e1d515a0_0 .net "a", 0 0, L_000001e3e1dc9310;  1 drivers
v000001e3e1d50240_0 .net "b", 0 0, L_000001e3e1dca710;  1 drivers
v000001e3e1d4fb60_0 .net "cin", 0 0, L_000001e3e1dc8230;  1 drivers
v000001e3e1d51780_0 .net "cout", 0 0, L_000001e3e1dc46c0;  1 drivers
v000001e3e1d4fc00_0 .net "sum", 0 0, L_000001e3e1dc5610;  1 drivers
S_000001e3e1d56a30 .scope module, "fa5" "full_adder" 10 19, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc57d0 .functor XOR 1, L_000001e3e1dc8910, L_000001e3e1dc99f0, C4<0>, C4<0>;
L_000001e3e1dc4730 .functor XOR 1, L_000001e3e1dc57d0, L_000001e3e1dc89b0, C4<0>, C4<0>;
L_000001e3e1dc4810 .functor AND 1, L_000001e3e1dc8910, L_000001e3e1dc99f0, C4<1>, C4<1>;
L_000001e3e1dc4b20 .functor XOR 1, L_000001e3e1dc8910, L_000001e3e1dc99f0, C4<0>, C4<0>;
L_000001e3e1dc5840 .functor AND 1, L_000001e3e1dc89b0, L_000001e3e1dc4b20, C4<1>, C4<1>;
L_000001e3e1dc58b0 .functor OR 1, L_000001e3e1dc4810, L_000001e3e1dc5840, C4<0>, C4<0>;
v000001e3e1d4f0c0_0 .net *"_ivl_0", 0 0, L_000001e3e1dc57d0;  1 drivers
v000001e3e1d4fde0_0 .net *"_ivl_4", 0 0, L_000001e3e1dc4810;  1 drivers
v000001e3e1d502e0_0 .net *"_ivl_6", 0 0, L_000001e3e1dc4b20;  1 drivers
v000001e3e1d4fe80_0 .net *"_ivl_8", 0 0, L_000001e3e1dc5840;  1 drivers
v000001e3e1d507e0_0 .net "a", 0 0, L_000001e3e1dc8910;  1 drivers
v000001e3e1d4ff20_0 .net "b", 0 0, L_000001e3e1dc99f0;  1 drivers
v000001e3e1d4fca0_0 .net "cin", 0 0, L_000001e3e1dc89b0;  1 drivers
v000001e3e1d51820_0 .net "cout", 0 0, L_000001e3e1dc58b0;  1 drivers
v000001e3e1d50880_0 .net "sum", 0 0, L_000001e3e1dc4730;  1 drivers
S_000001e3e1d56260 .scope module, "fa6" "full_adder" 10 20, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dc5920 .functor XOR 1, L_000001e3e1dc93b0, L_000001e3e1dc8550, C4<0>, C4<0>;
L_000001e3e1dc5a70 .functor XOR 1, L_000001e3e1dc5920, L_000001e3e1dc94f0, C4<0>, C4<0>;
L_000001e3e1dc5ae0 .functor AND 1, L_000001e3e1dc93b0, L_000001e3e1dc8550, C4<1>, C4<1>;
L_000001e3e1dd31e0 .functor XOR 1, L_000001e3e1dc93b0, L_000001e3e1dc8550, C4<0>, C4<0>;
L_000001e3e1dd34f0 .functor AND 1, L_000001e3e1dc94f0, L_000001e3e1dd31e0, C4<1>, C4<1>;
L_000001e3e1dd2fb0 .functor OR 1, L_000001e3e1dc5ae0, L_000001e3e1dd34f0, C4<0>, C4<0>;
v000001e3e1d50920_0 .net *"_ivl_0", 0 0, L_000001e3e1dc5920;  1 drivers
v000001e3e1d50060_0 .net *"_ivl_4", 0 0, L_000001e3e1dc5ae0;  1 drivers
v000001e3e1d50100_0 .net *"_ivl_6", 0 0, L_000001e3e1dd31e0;  1 drivers
v000001e3e1d4fa20_0 .net *"_ivl_8", 0 0, L_000001e3e1dd34f0;  1 drivers
v000001e3e1d509c0_0 .net "a", 0 0, L_000001e3e1dc93b0;  1 drivers
v000001e3e1d50560_0 .net "b", 0 0, L_000001e3e1dc8550;  1 drivers
v000001e3e1d50ce0_0 .net "cin", 0 0, L_000001e3e1dc94f0;  1 drivers
v000001e3e1d501a0_0 .net "cout", 0 0, L_000001e3e1dd2fb0;  1 drivers
v000001e3e1d50420_0 .net "sum", 0 0, L_000001e3e1dc5a70;  1 drivers
S_000001e3e1d57200 .scope module, "fa7" "full_adder" 10 21, 11 1 0, S_000001e3e1d49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd3800 .functor XOR 1, L_000001e3e1dc9590, L_000001e3e1dc9630, C4<0>, C4<0>;
L_000001e3e1dd21b0 .functor XOR 1, L_000001e3e1dd3800, L_000001e3e1dc96d0, C4<0>, C4<0>;
L_000001e3e1dd3250 .functor AND 1, L_000001e3e1dc9590, L_000001e3e1dc9630, C4<1>, C4<1>;
L_000001e3e1dd2680 .functor XOR 1, L_000001e3e1dc9590, L_000001e3e1dc9630, C4<0>, C4<0>;
L_000001e3e1dd2920 .functor AND 1, L_000001e3e1dc96d0, L_000001e3e1dd2680, C4<1>, C4<1>;
L_000001e3e1dd3bf0 .functor OR 1, L_000001e3e1dd3250, L_000001e3e1dd2920, C4<0>, C4<0>;
v000001e3e1d510a0_0 .net *"_ivl_0", 0 0, L_000001e3e1dd3800;  1 drivers
v000001e3e1d4f980_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3250;  1 drivers
v000001e3e1d50a60_0 .net *"_ivl_6", 0 0, L_000001e3e1dd2680;  1 drivers
v000001e3e1d4f5c0_0 .net *"_ivl_8", 0 0, L_000001e3e1dd2920;  1 drivers
v000001e3e1d50d80_0 .net "a", 0 0, L_000001e3e1dc9590;  1 drivers
v000001e3e1d50b00_0 .net "b", 0 0, L_000001e3e1dc9630;  1 drivers
v000001e3e1d50ba0_0 .net "cin", 0 0, L_000001e3e1dc96d0;  1 drivers
v000001e3e1d4f200_0 .net "cout", 0 0, L_000001e3e1dd3bf0;  alias, 1 drivers
v000001e3e1d50e20_0 .net "sum", 0 0, L_000001e3e1dd21b0;  1 drivers
S_000001e3e1d56580 .scope module, "adder4" "full_adder_8bit" 13 31, 10 3 0, S_000001e3e1d41840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001e3e1cf3dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001e3e1d5a490_0 name=_ivl_79
v000001e3e1d5a7b0_0 .net "a", 7 0, L_000001e3e1d70ca0;  alias, 1 drivers
v000001e3e1d5a850_0 .net "b", 7 0, L_000001e3e1dc8a50;  alias, 1 drivers
v000001e3e1d59590_0 .net "carry", 7 0, L_000001e3e1dcb570;  1 drivers
v000001e3e1d58190_0 .net "cin", 0 0, L_000001e3e1dd3bf0;  alias, 1 drivers
v000001e3e1d58230_0 .net "cout", 0 0, L_000001e3e1dd2290;  alias, 1 drivers
v000001e3e1d582d0_0 .net "sum", 7 0, L_000001e3e1dcacb0;  alias, 1 drivers
L_000001e3e1dc9b30 .part L_000001e3e1d70ca0, 0, 1;
L_000001e3e1dc98b0 .part L_000001e3e1dc8a50, 0, 1;
L_000001e3e1dc9d10 .part L_000001e3e1d70ca0, 1, 1;
L_000001e3e1dc9c70 .part L_000001e3e1dc8a50, 1, 1;
L_000001e3e1dc9bd0 .part L_000001e3e1dcb570, 0, 1;
L_000001e3e1dc9f90 .part L_000001e3e1d70ca0, 2, 1;
L_000001e3e1dca0d0 .part L_000001e3e1dc8a50, 2, 1;
L_000001e3e1dca170 .part L_000001e3e1dcb570, 1, 1;
L_000001e3e1dca2b0 .part L_000001e3e1d70ca0, 3, 1;
L_000001e3e1dca350 .part L_000001e3e1dc8a50, 3, 1;
L_000001e3e1dca7b0 .part L_000001e3e1dcb570, 2, 1;
L_000001e3e1dca670 .part L_000001e3e1d70ca0, 4, 1;
L_000001e3e1dca850 .part L_000001e3e1dc8a50, 4, 1;
L_000001e3e1dca8f0 .part L_000001e3e1dcb570, 3, 1;
L_000001e3e1dc82d0 .part L_000001e3e1d70ca0, 5, 1;
L_000001e3e1dcb250 .part L_000001e3e1dc8a50, 5, 1;
L_000001e3e1dcab70 .part L_000001e3e1dcb570, 4, 1;
L_000001e3e1dcc650 .part L_000001e3e1d70ca0, 6, 1;
L_000001e3e1dcbc50 .part L_000001e3e1dc8a50, 6, 1;
L_000001e3e1dccfb0 .part L_000001e3e1dcb570, 5, 1;
L_000001e3e1dcc6f0 .part L_000001e3e1d70ca0, 7, 1;
L_000001e3e1dcd050 .part L_000001e3e1dc8a50, 7, 1;
L_000001e3e1dcaf30 .part L_000001e3e1dcb570, 6, 1;
LS_000001e3e1dcacb0_0_0 .concat8 [ 1 1 1 1], L_000001e3e1dd2530, L_000001e3e1dd3cd0, L_000001e3e1dd2a70, L_000001e3e1dd3480;
LS_000001e3e1dcacb0_0_4 .concat8 [ 1 1 1 1], L_000001e3e1dd39c0, L_000001e3e1dd2c30, L_000001e3e1dd2ca0, L_000001e3e1dd23e0;
L_000001e3e1dcacb0 .concat8 [ 4 4 0 0], LS_000001e3e1dcacb0_0_0, LS_000001e3e1dcacb0_0_4;
LS_000001e3e1dcb570_0_0 .concat [ 1 1 1 1], L_000001e3e1dd32c0, L_000001e3e1dd2df0, L_000001e3e1dd2a00, L_000001e3e1dd3b80;
LS_000001e3e1dcb570_0_4 .concat [ 1 1 1 1], L_000001e3e1dd2bc0, L_000001e3e1dd2840, L_000001e3e1dd3790, o000001e3e1cf3dc8;
L_000001e3e1dcb570 .concat [ 4 4 0 0], LS_000001e3e1dcb570_0_0, LS_000001e3e1dcb570_0_4;
S_000001e3e1d56bc0 .scope module, "fa0" "full_adder" 10 14, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd2450 .functor XOR 1, L_000001e3e1dc9b30, L_000001e3e1dc98b0, C4<0>, C4<0>;
L_000001e3e1dd2530 .functor XOR 1, L_000001e3e1dd2450, L_000001e3e1dd3bf0, C4<0>, C4<0>;
L_000001e3e1dd3330 .functor AND 1, L_000001e3e1dc9b30, L_000001e3e1dc98b0, C4<1>, C4<1>;
L_000001e3e1dd2d10 .functor XOR 1, L_000001e3e1dc9b30, L_000001e3e1dc98b0, C4<0>, C4<0>;
L_000001e3e1dd2d80 .functor AND 1, L_000001e3e1dd3bf0, L_000001e3e1dd2d10, C4<1>, C4<1>;
L_000001e3e1dd32c0 .functor OR 1, L_000001e3e1dd3330, L_000001e3e1dd2d80, C4<0>, C4<0>;
v000001e3e1d51140_0 .net *"_ivl_0", 0 0, L_000001e3e1dd2450;  1 drivers
v000001e3e1d4f340_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3330;  1 drivers
v000001e3e1d51280_0 .net *"_ivl_6", 0 0, L_000001e3e1dd2d10;  1 drivers
v000001e3e1d51320_0 .net *"_ivl_8", 0 0, L_000001e3e1dd2d80;  1 drivers
v000001e3e1d4f520_0 .net "a", 0 0, L_000001e3e1dc9b30;  1 drivers
v000001e3e1d513c0_0 .net "b", 0 0, L_000001e3e1dc98b0;  1 drivers
v000001e3e1d51460_0 .net "cin", 0 0, L_000001e3e1dd3bf0;  alias, 1 drivers
v000001e3e1d4f660_0 .net "cout", 0 0, L_000001e3e1dd32c0;  1 drivers
v000001e3e1d4f3e0_0 .net "sum", 0 0, L_000001e3e1dd2530;  1 drivers
S_000001e3e1d56710 .scope module, "fa1" "full_adder" 10 15, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd33a0 .functor XOR 1, L_000001e3e1dc9d10, L_000001e3e1dc9c70, C4<0>, C4<0>;
L_000001e3e1dd3cd0 .functor XOR 1, L_000001e3e1dd33a0, L_000001e3e1dc9bd0, C4<0>, C4<0>;
L_000001e3e1dd3410 .functor AND 1, L_000001e3e1dc9d10, L_000001e3e1dc9c70, C4<1>, C4<1>;
L_000001e3e1dd3720 .functor XOR 1, L_000001e3e1dc9d10, L_000001e3e1dc9c70, C4<0>, C4<0>;
L_000001e3e1dd3560 .functor AND 1, L_000001e3e1dc9bd0, L_000001e3e1dd3720, C4<1>, C4<1>;
L_000001e3e1dd2df0 .functor OR 1, L_000001e3e1dd3410, L_000001e3e1dd3560, C4<0>, C4<0>;
v000001e3e1d4f480_0 .net *"_ivl_0", 0 0, L_000001e3e1dd33a0;  1 drivers
v000001e3e1d4f700_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3410;  1 drivers
v000001e3e1d4f7a0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd3720;  1 drivers
v000001e3e1d4f840_0 .net *"_ivl_8", 0 0, L_000001e3e1dd3560;  1 drivers
v000001e3e1d4f8e0_0 .net "a", 0 0, L_000001e3e1dc9d10;  1 drivers
v000001e3e1d51d20_0 .net "b", 0 0, L_000001e3e1dc9c70;  1 drivers
v000001e3e1d51be0_0 .net "cin", 0 0, L_000001e3e1dc9bd0;  1 drivers
v000001e3e1d51e60_0 .net "cout", 0 0, L_000001e3e1dd2df0;  1 drivers
v000001e3e1d51fa0_0 .net "sum", 0 0, L_000001e3e1dd3cd0;  1 drivers
S_000001e3e1d568a0 .scope module, "fa2" "full_adder" 10 16, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd3870 .functor XOR 1, L_000001e3e1dc9f90, L_000001e3e1dca0d0, C4<0>, C4<0>;
L_000001e3e1dd2a70 .functor XOR 1, L_000001e3e1dd3870, L_000001e3e1dca170, C4<0>, C4<0>;
L_000001e3e1dd2990 .functor AND 1, L_000001e3e1dc9f90, L_000001e3e1dca0d0, C4<1>, C4<1>;
L_000001e3e1dd2b50 .functor XOR 1, L_000001e3e1dc9f90, L_000001e3e1dca0d0, C4<0>, C4<0>;
L_000001e3e1dd2e60 .functor AND 1, L_000001e3e1dca170, L_000001e3e1dd2b50, C4<1>, C4<1>;
L_000001e3e1dd2a00 .functor OR 1, L_000001e3e1dd2990, L_000001e3e1dd2e60, C4<0>, C4<0>;
v000001e3e1d518c0_0 .net *"_ivl_0", 0 0, L_000001e3e1dd3870;  1 drivers
v000001e3e1d51c80_0 .net *"_ivl_4", 0 0, L_000001e3e1dd2990;  1 drivers
v000001e3e1d51dc0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd2b50;  1 drivers
v000001e3e1d51a00_0 .net *"_ivl_8", 0 0, L_000001e3e1dd2e60;  1 drivers
v000001e3e1d51960_0 .net "a", 0 0, L_000001e3e1dc9f90;  1 drivers
v000001e3e1d51aa0_0 .net "b", 0 0, L_000001e3e1dca0d0;  1 drivers
v000001e3e1d51f00_0 .net "cin", 0 0, L_000001e3e1dca170;  1 drivers
v000001e3e1d51b40_0 .net "cout", 0 0, L_000001e3e1dd2a00;  1 drivers
v000001e3e1d599f0_0 .net "sum", 0 0, L_000001e3e1dd2a70;  1 drivers
S_000001e3e1d56d50 .scope module, "fa3" "full_adder" 10 17, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd3b10 .functor XOR 1, L_000001e3e1dca2b0, L_000001e3e1dca350, C4<0>, C4<0>;
L_000001e3e1dd3480 .functor XOR 1, L_000001e3e1dd3b10, L_000001e3e1dca7b0, C4<0>, C4<0>;
L_000001e3e1dd2ae0 .functor AND 1, L_000001e3e1dca2b0, L_000001e3e1dca350, C4<1>, C4<1>;
L_000001e3e1dd3d40 .functor XOR 1, L_000001e3e1dca2b0, L_000001e3e1dca350, C4<0>, C4<0>;
L_000001e3e1dd38e0 .functor AND 1, L_000001e3e1dca7b0, L_000001e3e1dd3d40, C4<1>, C4<1>;
L_000001e3e1dd3b80 .functor OR 1, L_000001e3e1dd2ae0, L_000001e3e1dd38e0, C4<0>, C4<0>;
v000001e3e1d59270_0 .net *"_ivl_0", 0 0, L_000001e3e1dd3b10;  1 drivers
v000001e3e1d58370_0 .net *"_ivl_4", 0 0, L_000001e3e1dd2ae0;  1 drivers
v000001e3e1d58d70_0 .net *"_ivl_6", 0 0, L_000001e3e1dd3d40;  1 drivers
v000001e3e1d59c70_0 .net *"_ivl_8", 0 0, L_000001e3e1dd38e0;  1 drivers
v000001e3e1d5a710_0 .net "a", 0 0, L_000001e3e1dca2b0;  1 drivers
v000001e3e1d5a530_0 .net "b", 0 0, L_000001e3e1dca350;  1 drivers
v000001e3e1d580f0_0 .net "cin", 0 0, L_000001e3e1dca7b0;  1 drivers
v000001e3e1d58e10_0 .net "cout", 0 0, L_000001e3e1dd3b80;  1 drivers
v000001e3e1d5a0d0_0 .net "sum", 0 0, L_000001e3e1dd3480;  1 drivers
S_000001e3e1d57390 .scope module, "fa4" "full_adder" 10 18, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd2ed0 .functor XOR 1, L_000001e3e1dca670, L_000001e3e1dca850, C4<0>, C4<0>;
L_000001e3e1dd39c0 .functor XOR 1, L_000001e3e1dd2ed0, L_000001e3e1dca8f0, C4<0>, C4<0>;
L_000001e3e1dd35d0 .functor AND 1, L_000001e3e1dca670, L_000001e3e1dca850, C4<1>, C4<1>;
L_000001e3e1dd24c0 .functor XOR 1, L_000001e3e1dca670, L_000001e3e1dca850, C4<0>, C4<0>;
L_000001e3e1dd3090 .functor AND 1, L_000001e3e1dca8f0, L_000001e3e1dd24c0, C4<1>, C4<1>;
L_000001e3e1dd2bc0 .functor OR 1, L_000001e3e1dd35d0, L_000001e3e1dd3090, C4<0>, C4<0>;
v000001e3e1d5a030_0 .net *"_ivl_0", 0 0, L_000001e3e1dd2ed0;  1 drivers
v000001e3e1d58ff0_0 .net *"_ivl_4", 0 0, L_000001e3e1dd35d0;  1 drivers
v000001e3e1d59810_0 .net *"_ivl_6", 0 0, L_000001e3e1dd24c0;  1 drivers
v000001e3e1d5a170_0 .net *"_ivl_8", 0 0, L_000001e3e1dd3090;  1 drivers
v000001e3e1d59630_0 .net "a", 0 0, L_000001e3e1dca670;  1 drivers
v000001e3e1d5a5d0_0 .net "b", 0 0, L_000001e3e1dca850;  1 drivers
v000001e3e1d59770_0 .net "cin", 0 0, L_000001e3e1dca8f0;  1 drivers
v000001e3e1d596d0_0 .net "cout", 0 0, L_000001e3e1dd2bc0;  1 drivers
v000001e3e1d598b0_0 .net "sum", 0 0, L_000001e3e1dd39c0;  1 drivers
S_000001e3e1d563f0 .scope module, "fa5" "full_adder" 10 19, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd3640 .functor XOR 1, L_000001e3e1dc82d0, L_000001e3e1dcb250, C4<0>, C4<0>;
L_000001e3e1dd2c30 .functor XOR 1, L_000001e3e1dd3640, L_000001e3e1dcab70, C4<0>, C4<0>;
L_000001e3e1dd25a0 .functor AND 1, L_000001e3e1dc82d0, L_000001e3e1dcb250, C4<1>, C4<1>;
L_000001e3e1dd3020 .functor XOR 1, L_000001e3e1dc82d0, L_000001e3e1dcb250, C4<0>, C4<0>;
L_000001e3e1dd3c60 .functor AND 1, L_000001e3e1dcab70, L_000001e3e1dd3020, C4<1>, C4<1>;
L_000001e3e1dd2840 .functor OR 1, L_000001e3e1dd25a0, L_000001e3e1dd3c60, C4<0>, C4<0>;
v000001e3e1d5a670_0 .net *"_ivl_0", 0 0, L_000001e3e1dd3640;  1 drivers
v000001e3e1d59950_0 .net *"_ivl_4", 0 0, L_000001e3e1dd25a0;  1 drivers
v000001e3e1d59130_0 .net *"_ivl_6", 0 0, L_000001e3e1dd3020;  1 drivers
v000001e3e1d59310_0 .net *"_ivl_8", 0 0, L_000001e3e1dd3c60;  1 drivers
v000001e3e1d58eb0_0 .net "a", 0 0, L_000001e3e1dc82d0;  1 drivers
v000001e3e1d59a90_0 .net "b", 0 0, L_000001e3e1dcb250;  1 drivers
v000001e3e1d59b30_0 .net "cin", 0 0, L_000001e3e1dcab70;  1 drivers
v000001e3e1d5a350_0 .net "cout", 0 0, L_000001e3e1dd2840;  1 drivers
v000001e3e1d59bd0_0 .net "sum", 0 0, L_000001e3e1dd2c30;  1 drivers
S_000001e3e1d57520 .scope module, "fa6" "full_adder" 10 20, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd2f40 .functor XOR 1, L_000001e3e1dcc650, L_000001e3e1dcbc50, C4<0>, C4<0>;
L_000001e3e1dd2ca0 .functor XOR 1, L_000001e3e1dd2f40, L_000001e3e1dccfb0, C4<0>, C4<0>;
L_000001e3e1dd3100 .functor AND 1, L_000001e3e1dcc650, L_000001e3e1dcbc50, C4<1>, C4<1>;
L_000001e3e1dd2220 .functor XOR 1, L_000001e3e1dcc650, L_000001e3e1dcbc50, C4<0>, C4<0>;
L_000001e3e1dd36b0 .functor AND 1, L_000001e3e1dccfb0, L_000001e3e1dd2220, C4<1>, C4<1>;
L_000001e3e1dd3790 .functor OR 1, L_000001e3e1dd3100, L_000001e3e1dd36b0, C4<0>, C4<0>;
v000001e3e1d59d10_0 .net *"_ivl_0", 0 0, L_000001e3e1dd2f40;  1 drivers
v000001e3e1d59db0_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3100;  1 drivers
v000001e3e1d5a3f0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd2220;  1 drivers
v000001e3e1d59e50_0 .net *"_ivl_8", 0 0, L_000001e3e1dd36b0;  1 drivers
v000001e3e1d58a50_0 .net "a", 0 0, L_000001e3e1dcc650;  1 drivers
v000001e3e1d59ef0_0 .net "b", 0 0, L_000001e3e1dcbc50;  1 drivers
v000001e3e1d59090_0 .net "cin", 0 0, L_000001e3e1dccfb0;  1 drivers
v000001e3e1d5a210_0 .net "cout", 0 0, L_000001e3e1dd3790;  1 drivers
v000001e3e1d58f50_0 .net "sum", 0 0, L_000001e3e1dd2ca0;  1 drivers
S_000001e3e1d576b0 .scope module, "fa7" "full_adder" 10 21, 11 1 0, S_000001e3e1d56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd3170 .functor XOR 1, L_000001e3e1dcc6f0, L_000001e3e1dcd050, C4<0>, C4<0>;
L_000001e3e1dd23e0 .functor XOR 1, L_000001e3e1dd3170, L_000001e3e1dcaf30, C4<0>, C4<0>;
L_000001e3e1dd3950 .functor AND 1, L_000001e3e1dcc6f0, L_000001e3e1dcd050, C4<1>, C4<1>;
L_000001e3e1dd3a30 .functor XOR 1, L_000001e3e1dcc6f0, L_000001e3e1dcd050, C4<0>, C4<0>;
L_000001e3e1dd3aa0 .functor AND 1, L_000001e3e1dcaf30, L_000001e3e1dd3a30, C4<1>, C4<1>;
L_000001e3e1dd2290 .functor OR 1, L_000001e3e1dd3950, L_000001e3e1dd3aa0, C4<0>, C4<0>;
v000001e3e1d591d0_0 .net *"_ivl_0", 0 0, L_000001e3e1dd3170;  1 drivers
v000001e3e1d593b0_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3950;  1 drivers
v000001e3e1d584b0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd3a30;  1 drivers
v000001e3e1d585f0_0 .net *"_ivl_8", 0 0, L_000001e3e1dd3aa0;  1 drivers
v000001e3e1d59f90_0 .net "a", 0 0, L_000001e3e1dcc6f0;  1 drivers
v000001e3e1d59450_0 .net "b", 0 0, L_000001e3e1dcd050;  1 drivers
v000001e3e1d5a2b0_0 .net "cin", 0 0, L_000001e3e1dcaf30;  1 drivers
v000001e3e1d594f0_0 .net "cout", 0 0, L_000001e3e1dd2290;  alias, 1 drivers
v000001e3e1d589b0_0 .net "sum", 0 0, L_000001e3e1dd23e0;  1 drivers
S_000001e3e1d57840 .scope module, "adder5" "full_adder_8bit" 13 32, 10 3 0, S_000001e3e1d41840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001e3e1cf5418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001e3e1d5afd0_0 name=_ivl_79
v000001e3e1d5b070_0 .net "a", 7 0, L_000001e3e1dc9e50;  alias, 1 drivers
v000001e3e1d5b110_0 .net "b", 7 0, L_000001e3e1dc9770;  alias, 1 drivers
v000001e3e1d5f670_0 .net "carry", 7 0, L_000001e3e1dcb750;  1 drivers
v000001e3e1d5d190_0 .net "cin", 0 0, L_000001e3e1dd2290;  alias, 1 drivers
v000001e3e1d5dcd0_0 .net "cout", 0 0, L_000001e3e1dd4b40;  alias, 1 drivers
v000001e3e1d5d870_0 .net "sum", 7 0, L_000001e3e1dcbf70;  alias, 1 drivers
L_000001e3e1dcb2f0 .part L_000001e3e1dc9e50, 0, 1;
L_000001e3e1dcbcf0 .part L_000001e3e1dc9770, 0, 1;
L_000001e3e1dcad50 .part L_000001e3e1dc9e50, 1, 1;
L_000001e3e1dcc790 .part L_000001e3e1dc9770, 1, 1;
L_000001e3e1dcd0f0 .part L_000001e3e1dcb750, 0, 1;
L_000001e3e1dcac10 .part L_000001e3e1dc9e50, 2, 1;
L_000001e3e1dcbb10 .part L_000001e3e1dc9770, 2, 1;
L_000001e3e1dcb610 .part L_000001e3e1dcb750, 1, 1;
L_000001e3e1dcb890 .part L_000001e3e1dc9e50, 3, 1;
L_000001e3e1dcb930 .part L_000001e3e1dc9770, 3, 1;
L_000001e3e1dca990 .part L_000001e3e1dcb750, 2, 1;
L_000001e3e1dcae90 .part L_000001e3e1dc9e50, 4, 1;
L_000001e3e1dcbd90 .part L_000001e3e1dc9770, 4, 1;
L_000001e3e1dcadf0 .part L_000001e3e1dcb750, 3, 1;
L_000001e3e1dcc290 .part L_000001e3e1dc9e50, 5, 1;
L_000001e3e1dcafd0 .part L_000001e3e1dc9770, 5, 1;
L_000001e3e1dcc0b0 .part L_000001e3e1dcb750, 4, 1;
L_000001e3e1dcc150 .part L_000001e3e1dc9e50, 6, 1;
L_000001e3e1dcb070 .part L_000001e3e1dc9770, 6, 1;
L_000001e3e1dcb110 .part L_000001e3e1dcb750, 5, 1;
L_000001e3e1dccc90 .part L_000001e3e1dc9e50, 7, 1;
L_000001e3e1dcb1b0 .part L_000001e3e1dc9770, 7, 1;
L_000001e3e1dccab0 .part L_000001e3e1dcb750, 6, 1;
LS_000001e3e1dcbf70_0_0 .concat8 [ 1 1 1 1], L_000001e3e1dd2610, L_000001e3e1dd44b0, L_000001e3e1dd40c0, L_000001e3e1dd51d0;
LS_000001e3e1dcbf70_0_4 .concat8 [ 1 1 1 1], L_000001e3e1dd4a60, L_000001e3e1dd5550, L_000001e3e1dd56a0, L_000001e3e1dd4c20;
L_000001e3e1dcbf70 .concat8 [ 4 4 0 0], LS_000001e3e1dcbf70_0_0, LS_000001e3e1dcbf70_0_4;
LS_000001e3e1dcb750_0_0 .concat [ 1 1 1 1], L_000001e3e1dd27d0, L_000001e3e1dd48a0, L_000001e3e1dd4590, L_000001e3e1dd4ad0;
LS_000001e3e1dcb750_0_4 .concat [ 1 1 1 1], L_000001e3e1dd4050, L_000001e3e1dd5860, L_000001e3e1dd3db0, o000001e3e1cf5418;
L_000001e3e1dcb750 .concat [ 4 4 0 0], LS_000001e3e1dcb750_0_0, LS_000001e3e1dcb750_0_4;
S_000001e3e1d57cf0 .scope module, "fa0" "full_adder" 10 14, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd2300 .functor XOR 1, L_000001e3e1dcb2f0, L_000001e3e1dcbcf0, C4<0>, C4<0>;
L_000001e3e1dd2610 .functor XOR 1, L_000001e3e1dd2300, L_000001e3e1dd2290, C4<0>, C4<0>;
L_000001e3e1dd2370 .functor AND 1, L_000001e3e1dcb2f0, L_000001e3e1dcbcf0, C4<1>, C4<1>;
L_000001e3e1dd26f0 .functor XOR 1, L_000001e3e1dcb2f0, L_000001e3e1dcbcf0, C4<0>, C4<0>;
L_000001e3e1dd2760 .functor AND 1, L_000001e3e1dd2290, L_000001e3e1dd26f0, C4<1>, C4<1>;
L_000001e3e1dd27d0 .functor OR 1, L_000001e3e1dd2370, L_000001e3e1dd2760, C4<0>, C4<0>;
v000001e3e1d58410_0 .net *"_ivl_0", 0 0, L_000001e3e1dd2300;  1 drivers
v000001e3e1d58550_0 .net *"_ivl_4", 0 0, L_000001e3e1dd2370;  1 drivers
v000001e3e1d58690_0 .net *"_ivl_6", 0 0, L_000001e3e1dd26f0;  1 drivers
v000001e3e1d58730_0 .net *"_ivl_8", 0 0, L_000001e3e1dd2760;  1 drivers
v000001e3e1d587d0_0 .net "a", 0 0, L_000001e3e1dcb2f0;  1 drivers
v000001e3e1d58870_0 .net "b", 0 0, L_000001e3e1dcbcf0;  1 drivers
v000001e3e1d58910_0 .net "cin", 0 0, L_000001e3e1dd2290;  alias, 1 drivers
v000001e3e1d58af0_0 .net "cout", 0 0, L_000001e3e1dd27d0;  1 drivers
v000001e3e1d58b90_0 .net "sum", 0 0, L_000001e3e1dd2610;  1 drivers
S_000001e3e1d560d0 .scope module, "fa1" "full_adder" 10 15, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd28b0 .functor XOR 1, L_000001e3e1dcad50, L_000001e3e1dcc790, C4<0>, C4<0>;
L_000001e3e1dd44b0 .functor XOR 1, L_000001e3e1dd28b0, L_000001e3e1dcd0f0, C4<0>, C4<0>;
L_000001e3e1dd3f00 .functor AND 1, L_000001e3e1dcad50, L_000001e3e1dcc790, C4<1>, C4<1>;
L_000001e3e1dd4670 .functor XOR 1, L_000001e3e1dcad50, L_000001e3e1dcc790, C4<0>, C4<0>;
L_000001e3e1dd4600 .functor AND 1, L_000001e3e1dcd0f0, L_000001e3e1dd4670, C4<1>, C4<1>;
L_000001e3e1dd48a0 .functor OR 1, L_000001e3e1dd3f00, L_000001e3e1dd4600, C4<0>, C4<0>;
v000001e3e1d58c30_0 .net *"_ivl_0", 0 0, L_000001e3e1dd28b0;  1 drivers
v000001e3e1d58cd0_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3f00;  1 drivers
v000001e3e1d5b2f0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd4670;  1 drivers
v000001e3e1d5b430_0 .net *"_ivl_8", 0 0, L_000001e3e1dd4600;  1 drivers
v000001e3e1d5ba70_0 .net "a", 0 0, L_000001e3e1dcad50;  1 drivers
v000001e3e1d5b6b0_0 .net "b", 0 0, L_000001e3e1dcc790;  1 drivers
v000001e3e1d5b390_0 .net "cin", 0 0, L_000001e3e1dcd0f0;  1 drivers
v000001e3e1d5bb10_0 .net "cout", 0 0, L_000001e3e1dd48a0;  1 drivers
v000001e3e1d5b4d0_0 .net "sum", 0 0, L_000001e3e1dd44b0;  1 drivers
S_000001e3e1d68a60 .scope module, "fa2" "full_adder" 10 16, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd4520 .functor XOR 1, L_000001e3e1dcac10, L_000001e3e1dcbb10, C4<0>, C4<0>;
L_000001e3e1dd40c0 .functor XOR 1, L_000001e3e1dd4520, L_000001e3e1dcb610, C4<0>, C4<0>;
L_000001e3e1dd3e90 .functor AND 1, L_000001e3e1dcac10, L_000001e3e1dcbb10, C4<1>, C4<1>;
L_000001e3e1dd5630 .functor XOR 1, L_000001e3e1dcac10, L_000001e3e1dcbb10, C4<0>, C4<0>;
L_000001e3e1dd3fe0 .functor AND 1, L_000001e3e1dcb610, L_000001e3e1dd5630, C4<1>, C4<1>;
L_000001e3e1dd4590 .functor OR 1, L_000001e3e1dd3e90, L_000001e3e1dd3fe0, C4<0>, C4<0>;
v000001e3e1d5ac10_0 .net *"_ivl_0", 0 0, L_000001e3e1dd4520;  1 drivers
v000001e3e1d5cd30_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3e90;  1 drivers
v000001e3e1d5b610_0 .net *"_ivl_6", 0 0, L_000001e3e1dd5630;  1 drivers
v000001e3e1d5cbf0_0 .net *"_ivl_8", 0 0, L_000001e3e1dd3fe0;  1 drivers
v000001e3e1d5ad50_0 .net "a", 0 0, L_000001e3e1dcac10;  1 drivers
v000001e3e1d5b7f0_0 .net "b", 0 0, L_000001e3e1dcbb10;  1 drivers
v000001e3e1d5bbb0_0 .net "cin", 0 0, L_000001e3e1dcb610;  1 drivers
v000001e3e1d5c010_0 .net "cout", 0 0, L_000001e3e1dd4590;  1 drivers
v000001e3e1d5b250_0 .net "sum", 0 0, L_000001e3e1dd40c0;  1 drivers
S_000001e3e1d69a00 .scope module, "fa3" "full_adder" 10 17, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd55c0 .functor XOR 1, L_000001e3e1dcb890, L_000001e3e1dcb930, C4<0>, C4<0>;
L_000001e3e1dd51d0 .functor XOR 1, L_000001e3e1dd55c0, L_000001e3e1dca990, C4<0>, C4<0>;
L_000001e3e1dd4130 .functor AND 1, L_000001e3e1dcb890, L_000001e3e1dcb930, C4<1>, C4<1>;
L_000001e3e1dd5010 .functor XOR 1, L_000001e3e1dcb890, L_000001e3e1dcb930, C4<0>, C4<0>;
L_000001e3e1dd46e0 .functor AND 1, L_000001e3e1dca990, L_000001e3e1dd5010, C4<1>, C4<1>;
L_000001e3e1dd4ad0 .functor OR 1, L_000001e3e1dd4130, L_000001e3e1dd46e0, C4<0>, C4<0>;
v000001e3e1d5b570_0 .net *"_ivl_0", 0 0, L_000001e3e1dd55c0;  1 drivers
v000001e3e1d5b750_0 .net *"_ivl_4", 0 0, L_000001e3e1dd4130;  1 drivers
v000001e3e1d5c510_0 .net *"_ivl_6", 0 0, L_000001e3e1dd5010;  1 drivers
v000001e3e1d5b890_0 .net *"_ivl_8", 0 0, L_000001e3e1dd46e0;  1 drivers
v000001e3e1d5cb50_0 .net "a", 0 0, L_000001e3e1dcb890;  1 drivers
v000001e3e1d5bf70_0 .net "b", 0 0, L_000001e3e1dcb930;  1 drivers
v000001e3e1d5ce70_0 .net "cin", 0 0, L_000001e3e1dca990;  1 drivers
v000001e3e1d5b930_0 .net "cout", 0 0, L_000001e3e1dd4ad0;  1 drivers
v000001e3e1d5adf0_0 .net "sum", 0 0, L_000001e3e1dd51d0;  1 drivers
S_000001e3e1d685b0 .scope module, "fa4" "full_adder" 10 18, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd4f30 .functor XOR 1, L_000001e3e1dcae90, L_000001e3e1dcbd90, C4<0>, C4<0>;
L_000001e3e1dd4a60 .functor XOR 1, L_000001e3e1dd4f30, L_000001e3e1dcadf0, C4<0>, C4<0>;
L_000001e3e1dd4750 .functor AND 1, L_000001e3e1dcae90, L_000001e3e1dcbd90, C4<1>, C4<1>;
L_000001e3e1dd4bb0 .functor XOR 1, L_000001e3e1dcae90, L_000001e3e1dcbd90, C4<0>, C4<0>;
L_000001e3e1dd5400 .functor AND 1, L_000001e3e1dcadf0, L_000001e3e1dd4bb0, C4<1>, C4<1>;
L_000001e3e1dd4050 .functor OR 1, L_000001e3e1dd4750, L_000001e3e1dd5400, C4<0>, C4<0>;
v000001e3e1d5be30_0 .net *"_ivl_0", 0 0, L_000001e3e1dd4f30;  1 drivers
v000001e3e1d5d050_0 .net *"_ivl_4", 0 0, L_000001e3e1dd4750;  1 drivers
v000001e3e1d5c0b0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd4bb0;  1 drivers
v000001e3e1d5aad0_0 .net *"_ivl_8", 0 0, L_000001e3e1dd5400;  1 drivers
v000001e3e1d5cf10_0 .net "a", 0 0, L_000001e3e1dcae90;  1 drivers
v000001e3e1d5b9d0_0 .net "b", 0 0, L_000001e3e1dcbd90;  1 drivers
v000001e3e1d5c5b0_0 .net "cin", 0 0, L_000001e3e1dcadf0;  1 drivers
v000001e3e1d5c470_0 .net "cout", 0 0, L_000001e3e1dd4050;  1 drivers
v000001e3e1d5cdd0_0 .net "sum", 0 0, L_000001e3e1dd4a60;  1 drivers
S_000001e3e1d69550 .scope module, "fa5" "full_adder" 10 19, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd4910 .functor XOR 1, L_000001e3e1dcc290, L_000001e3e1dcafd0, C4<0>, C4<0>;
L_000001e3e1dd5550 .functor XOR 1, L_000001e3e1dd4910, L_000001e3e1dcc0b0, C4<0>, C4<0>;
L_000001e3e1dd5080 .functor AND 1, L_000001e3e1dcc290, L_000001e3e1dcafd0, C4<1>, C4<1>;
L_000001e3e1dd43d0 .functor XOR 1, L_000001e3e1dcc290, L_000001e3e1dcafd0, C4<0>, C4<0>;
L_000001e3e1dd5710 .functor AND 1, L_000001e3e1dcc0b0, L_000001e3e1dd43d0, C4<1>, C4<1>;
L_000001e3e1dd5860 .functor OR 1, L_000001e3e1dd5080, L_000001e3e1dd5710, C4<0>, C4<0>;
v000001e3e1d5c6f0_0 .net *"_ivl_0", 0 0, L_000001e3e1dd4910;  1 drivers
v000001e3e1d5bc50_0 .net *"_ivl_4", 0 0, L_000001e3e1dd5080;  1 drivers
v000001e3e1d5bcf0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd43d0;  1 drivers
v000001e3e1d5ae90_0 .net *"_ivl_8", 0 0, L_000001e3e1dd5710;  1 drivers
v000001e3e1d5bd90_0 .net "a", 0 0, L_000001e3e1dcc290;  1 drivers
v000001e3e1d5a990_0 .net "b", 0 0, L_000001e3e1dcafd0;  1 drivers
v000001e3e1d5ca10_0 .net "cin", 0 0, L_000001e3e1dcc0b0;  1 drivers
v000001e3e1d5bed0_0 .net "cout", 0 0, L_000001e3e1dd5860;  1 drivers
v000001e3e1d5cc90_0 .net "sum", 0 0, L_000001e3e1dd5550;  1 drivers
S_000001e3e1d690a0 .scope module, "fa6" "full_adder" 10 20, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd58d0 .functor XOR 1, L_000001e3e1dcc150, L_000001e3e1dcb070, C4<0>, C4<0>;
L_000001e3e1dd56a0 .functor XOR 1, L_000001e3e1dd58d0, L_000001e3e1dcb110, C4<0>, C4<0>;
L_000001e3e1dd54e0 .functor AND 1, L_000001e3e1dcc150, L_000001e3e1dcb070, C4<1>, C4<1>;
L_000001e3e1dd50f0 .functor XOR 1, L_000001e3e1dcc150, L_000001e3e1dcb070, C4<0>, C4<0>;
L_000001e3e1dd5470 .functor AND 1, L_000001e3e1dcb110, L_000001e3e1dd50f0, C4<1>, C4<1>;
L_000001e3e1dd3db0 .functor OR 1, L_000001e3e1dd54e0, L_000001e3e1dd5470, C4<0>, C4<0>;
v000001e3e1d5c150_0 .net *"_ivl_0", 0 0, L_000001e3e1dd58d0;  1 drivers
v000001e3e1d5cfb0_0 .net *"_ivl_4", 0 0, L_000001e3e1dd54e0;  1 drivers
v000001e3e1d5c1f0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd50f0;  1 drivers
v000001e3e1d5a8f0_0 .net *"_ivl_8", 0 0, L_000001e3e1dd5470;  1 drivers
v000001e3e1d5c290_0 .net "a", 0 0, L_000001e3e1dcc150;  1 drivers
v000001e3e1d5c330_0 .net "b", 0 0, L_000001e3e1dcb070;  1 drivers
v000001e3e1d5c3d0_0 .net "cin", 0 0, L_000001e3e1dcb110;  1 drivers
v000001e3e1d5c650_0 .net "cout", 0 0, L_000001e3e1dd3db0;  1 drivers
v000001e3e1d5c790_0 .net "sum", 0 0, L_000001e3e1dd56a0;  1 drivers
S_000001e3e1d69b90 .scope module, "fa7" "full_adder" 10 21, 11 1 0, S_000001e3e1d57840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e3e1dd47c0 .functor XOR 1, L_000001e3e1dccc90, L_000001e3e1dcb1b0, C4<0>, C4<0>;
L_000001e3e1dd4c20 .functor XOR 1, L_000001e3e1dd47c0, L_000001e3e1dccab0, C4<0>, C4<0>;
L_000001e3e1dd3f70 .functor AND 1, L_000001e3e1dccc90, L_000001e3e1dcb1b0, C4<1>, C4<1>;
L_000001e3e1dd41a0 .functor XOR 1, L_000001e3e1dccc90, L_000001e3e1dcb1b0, C4<0>, C4<0>;
L_000001e3e1dd4c90 .functor AND 1, L_000001e3e1dccab0, L_000001e3e1dd41a0, C4<1>, C4<1>;
L_000001e3e1dd4b40 .functor OR 1, L_000001e3e1dd3f70, L_000001e3e1dd4c90, C4<0>, C4<0>;
v000001e3e1d5c830_0 .net *"_ivl_0", 0 0, L_000001e3e1dd47c0;  1 drivers
v000001e3e1d5b1b0_0 .net *"_ivl_4", 0 0, L_000001e3e1dd3f70;  1 drivers
v000001e3e1d5c8d0_0 .net *"_ivl_6", 0 0, L_000001e3e1dd41a0;  1 drivers
v000001e3e1d5c970_0 .net *"_ivl_8", 0 0, L_000001e3e1dd4c90;  1 drivers
v000001e3e1d5cab0_0 .net "a", 0 0, L_000001e3e1dccc90;  1 drivers
v000001e3e1d5aa30_0 .net "b", 0 0, L_000001e3e1dcb1b0;  1 drivers
v000001e3e1d5ab70_0 .net "cin", 0 0, L_000001e3e1dccab0;  1 drivers
v000001e3e1d5acb0_0 .net "cout", 0 0, L_000001e3e1dd4b40;  alias, 1 drivers
v000001e3e1d5af30_0 .net "sum", 0 0, L_000001e3e1dd4c20;  1 drivers
S_000001e3e1d69eb0 .scope module, "mux" "mux6to1_8bit" 6 67, 14 1 0, S_000001e3e1bb2250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 8 "in2";
    .port_info 3 /INPUT 8 "in3";
    .port_info 4 /INPUT 8 "in4";
    .port_info 5 /INPUT 8 "in5";
    .port_info 6 /INPUT 3 "sel";
    .port_info 7 /OUTPUT 8 "out";
L_000001e3e1d76338 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5fc10_0 .net/2u *"_ivl_0", 2 0, L_000001e3e1d76338;  1 drivers
v000001e3e1d5fb70_0 .net *"_ivl_10", 0 0, L_000001e3e1dccf10;  1 drivers
L_000001e3e1d76410 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5fe90_0 .net/2u *"_ivl_12", 2 0, L_000001e3e1d76410;  1 drivers
v000001e3e1d5fcb0_0 .net *"_ivl_14", 0 0, L_000001e3e1dcb6b0;  1 drivers
L_000001e3e1d76458 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5fd50_0 .net/2u *"_ivl_16", 2 0, L_000001e3e1d76458;  1 drivers
v000001e3e1d5fa30_0 .net *"_ivl_18", 0 0, L_000001e3e1dcaad0;  1 drivers
v000001e3e1d5ff30_0 .net *"_ivl_2", 0 0, L_000001e3e1dcca10;  1 drivers
L_000001e3e1d764a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5fad0_0 .net/2u *"_ivl_20", 2 0, L_000001e3e1d764a0;  1 drivers
v000001e3e1d5f990_0 .net *"_ivl_22", 0 0, L_000001e3e1dcb390;  1 drivers
L_000001e3e1d764e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e3e1d5fdf0_0 .net/2u *"_ivl_24", 7 0, L_000001e3e1d764e8;  1 drivers
v000001e3e1d5ffd0_0 .net *"_ivl_26", 7 0, L_000001e3e1dcc470;  1 drivers
v000001e3e1d5f8f0_0 .net *"_ivl_28", 7 0, L_000001e3e1dcbbb0;  1 drivers
v000001e3e1d6c6a0_0 .net *"_ivl_30", 7 0, L_000001e3e1dcc1f0;  1 drivers
v000001e3e1d6a260_0 .net *"_ivl_32", 7 0, L_000001e3e1dcbe30;  1 drivers
v000001e3e1d6ae40_0 .net *"_ivl_34", 7 0, L_000001e3e1dcc010;  1 drivers
L_000001e3e1d76380 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001e3e1d6ba20_0 .net/2u *"_ivl_4", 2 0, L_000001e3e1d76380;  1 drivers
v000001e3e1d6c4c0_0 .net *"_ivl_6", 0 0, L_000001e3e1dcaa30;  1 drivers
L_000001e3e1d763c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001e3e1d6b160_0 .net/2u *"_ivl_8", 2 0, L_000001e3e1d763c8;  1 drivers
v000001e3e1d6b2a0_0 .net "in0", 7 0, L_000001e3e1d6ecc0;  alias, 1 drivers
v000001e3e1d6bde0_0 .net "in1", 7 0, L_000001e3e1d6ecc0;  alias, 1 drivers
v000001e3e1d6c880_0 .net "in2", 7 0, L_000001e3e1d75550;  alias, 1 drivers
v000001e3e1d6a8a0_0 .net "in3", 7 0, L_000001e3e1d74ec0;  alias, 1 drivers
v000001e3e1d6c380_0 .net "in4", 7 0, L_000001e3e1dcbed0;  alias, 1 drivers
v000001e3e1d6c7e0_0 .net "in5", 7 0, v000001e3e1cc4ce0_0;  alias, 1 drivers
v000001e3e1d6a120_0 .net "out", 7 0, L_000001e3e1dccb50;  alias, 1 drivers
v000001e3e1d6be80_0 .net "sel", 2 0, v000001e3e1d6b340_0;  alias, 1 drivers
L_000001e3e1dcca10 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d76338;
L_000001e3e1dcaa30 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d76380;
L_000001e3e1dccf10 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d763c8;
L_000001e3e1dcb6b0 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d76410;
L_000001e3e1dcaad0 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d76458;
L_000001e3e1dcb390 .cmp/eq 3, v000001e3e1d6b340_0, L_000001e3e1d764a0;
L_000001e3e1dcc470 .functor MUXZ 8, L_000001e3e1d764e8, v000001e3e1cc4ce0_0, L_000001e3e1dcb390, C4<>;
L_000001e3e1dcbbb0 .functor MUXZ 8, L_000001e3e1dcc470, L_000001e3e1dcbed0, L_000001e3e1dcaad0, C4<>;
L_000001e3e1dcc1f0 .functor MUXZ 8, L_000001e3e1dcbbb0, L_000001e3e1d74ec0, L_000001e3e1dcb6b0, C4<>;
L_000001e3e1dcbe30 .functor MUXZ 8, L_000001e3e1dcc1f0, L_000001e3e1d75550, L_000001e3e1dccf10, C4<>;
L_000001e3e1dcc010 .functor MUXZ 8, L_000001e3e1dcbe30, L_000001e3e1d6ecc0, L_000001e3e1dcaa30, C4<>;
L_000001e3e1dccb50 .functor MUXZ 8, L_000001e3e1dcc010, L_000001e3e1d6ecc0, L_000001e3e1dcca10, C4<>;
S_000001e3e1d696e0 .scope module, "orGate" "or_8bit" 6 46, 15 1 0, S_000001e3e1bb2250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
L_000001e3e1d74ec0 .functor OR 8, v000001e3e1cc2b20_0, v000001e3e1d6ac60_0, C4<00000000>, C4<00000000>;
v000001e3e1d6b7a0_0 .net "a", 7 0, v000001e3e1cc2b20_0;  alias, 1 drivers
v000001e3e1d6b3e0_0 .net "b", 7 0, v000001e3e1d6ac60_0;  alias, 1 drivers
v000001e3e1d6b020_0 .net "y", 7 0, L_000001e3e1d74ec0;  alias, 1 drivers
S_000001e3e1d69870 .scope module, "ar" "Address_Register" 3 51, 16 1 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /OUTPUT 4 "address";
v000001e3e1d6c060_0 .var "address", 3 0;
v000001e3e1d6a440_0 .net "instruction", 7 0, v000001e3e1d6b700_0;  alias, 1 drivers
E_000001e3e1ca2ac0 .event anyedge, v000001e3e1d6a440_0;
S_000001e3e1d68420 .scope module, "cu" "Control_Unit" 3 68, 17 1 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "instruction";
    .port_info 2 /OUTPUT 1 "sub";
    .port_info 3 /OUTPUT 3 "op_select";
    .port_info 4 /OUTPUT 1 "write_enable";
    .port_info 5 /OUTPUT 1 "read_enable";
    .port_info 6 /OUTPUT 5 "output_index";
v000001e3e1d6abc0_0 .net "clk", 0 0, v000001e3e1d6d960_0;  alias, 1 drivers
v000001e3e1d6c420_0 .net "instruction", 7 0, v000001e3e1d6b700_0;  alias, 1 drivers
v000001e3e1d6b340_0 .var "op_select", 2 0;
v000001e3e1d6c600_0 .var "output_index", 4 0;
v000001e3e1d6a800_0 .var "read_enable", 0 0;
v000001e3e1d6a760_0 .var "sub", 0 0;
v000001e3e1d6a940_0 .var "write_enable", 0 0;
S_000001e3e1d69230 .scope module, "dr" "Data_Register" 3 57, 18 1 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "is_instruction";
    .port_info 3 /INPUT 4 "load_address";
    .port_info 4 /INPUT 8 "cpu_input";
    .port_info 5 /INPUT 4 "address";
    .port_info 6 /OUTPUT 8 "data";
v000001e3e1d6bc00_0 .net "address", 3 0, v000001e3e1d6c060_0;  alias, 1 drivers
v000001e3e1d6c560_0 .net "clk", 0 0, v000001e3e1d6d960_0;  alias, 1 drivers
v000001e3e1d6c740_0 .net "cpu_input", 7 0, v000001e3e1d6d780_0;  alias, 1 drivers
v000001e3e1d6ac60_0 .var "data", 7 0;
v000001e3e1d6ada0_0 .net "is_instruction", 0 0, v000001e3e1d6de60_0;  alias, 1 drivers
v000001e3e1d6aee0_0 .net "load", 0 0, v000001e3e1d6e720_0;  alias, 1 drivers
v000001e3e1d6ad00_0 .net "load_address", 3 0, L_000001e3e1d6ec20;  1 drivers
v000001e3e1d6b520 .array "memory", 0 15, 7 0;
v000001e3e1d6b520_0 .array/port v000001e3e1d6b520, 0;
v000001e3e1d6b520_1 .array/port v000001e3e1d6b520, 1;
v000001e3e1d6b520_2 .array/port v000001e3e1d6b520, 2;
E_000001e3e1ca2cc0/0 .event anyedge, v000001e3e1d6c060_0, v000001e3e1d6b520_0, v000001e3e1d6b520_1, v000001e3e1d6b520_2;
v000001e3e1d6b520_3 .array/port v000001e3e1d6b520, 3;
v000001e3e1d6b520_4 .array/port v000001e3e1d6b520, 4;
v000001e3e1d6b520_5 .array/port v000001e3e1d6b520, 5;
v000001e3e1d6b520_6 .array/port v000001e3e1d6b520, 6;
E_000001e3e1ca2cc0/1 .event anyedge, v000001e3e1d6b520_3, v000001e3e1d6b520_4, v000001e3e1d6b520_5, v000001e3e1d6b520_6;
v000001e3e1d6b520_7 .array/port v000001e3e1d6b520, 7;
v000001e3e1d6b520_8 .array/port v000001e3e1d6b520, 8;
v000001e3e1d6b520_9 .array/port v000001e3e1d6b520, 9;
v000001e3e1d6b520_10 .array/port v000001e3e1d6b520, 10;
E_000001e3e1ca2cc0/2 .event anyedge, v000001e3e1d6b520_7, v000001e3e1d6b520_8, v000001e3e1d6b520_9, v000001e3e1d6b520_10;
v000001e3e1d6b520_11 .array/port v000001e3e1d6b520, 11;
v000001e3e1d6b520_12 .array/port v000001e3e1d6b520, 12;
v000001e3e1d6b520_13 .array/port v000001e3e1d6b520, 13;
v000001e3e1d6b520_14 .array/port v000001e3e1d6b520, 14;
E_000001e3e1ca2cc0/3 .event anyedge, v000001e3e1d6b520_11, v000001e3e1d6b520_12, v000001e3e1d6b520_13, v000001e3e1d6b520_14;
v000001e3e1d6b520_15 .array/port v000001e3e1d6b520, 15;
E_000001e3e1ca2cc0/4 .event anyedge, v000001e3e1d6b520_15;
E_000001e3e1ca2cc0 .event/or E_000001e3e1ca2cc0/0, E_000001e3e1ca2cc0/1, E_000001e3e1ca2cc0/2, E_000001e3e1ca2cc0/3, E_000001e3e1ca2cc0/4;
S_000001e3e1d68100 .scope module, "ir" "Instruction_Register" 3 40, 19 1 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "is_instruction";
    .port_info 3 /INPUT 5 "load_address";
    .port_info 4 /INPUT 8 "cpu_input";
    .port_info 5 /INPUT 5 "program_counter";
    .port_info 6 /OUTPUT 8 "instruction";
v000001e3e1d6b5c0_0 .net "clk", 0 0, v000001e3e1d6d960_0;  alias, 1 drivers
v000001e3e1d6b660_0 .net "cpu_input", 7 0, v000001e3e1d6d780_0;  alias, 1 drivers
v000001e3e1d6b700_0 .var "instruction", 7 0;
v000001e3e1d6b840 .array "instructions", 0 31, 7 0;
v000001e3e1d6b8e0_0 .net "is_instruction", 0 0, v000001e3e1d6de60_0;  alias, 1 drivers
v000001e3e1d6bac0_0 .net "load", 0 0, v000001e3e1d6e720_0;  alias, 1 drivers
v000001e3e1d6bb60_0 .net "load_address", 4 0, v000001e3e1d6ed60_0;  alias, 1 drivers
v000001e3e1d6bca0_0 .net "program_counter", 4 0, v000001e3e1d6dbe0_0;  alias, 1 drivers
v000001e3e1d6b840_0 .array/port v000001e3e1d6b840, 0;
v000001e3e1d6b840_1 .array/port v000001e3e1d6b840, 1;
v000001e3e1d6b840_2 .array/port v000001e3e1d6b840, 2;
E_000001e3e1ca3100/0 .event anyedge, v000001e3e1d6bca0_0, v000001e3e1d6b840_0, v000001e3e1d6b840_1, v000001e3e1d6b840_2;
v000001e3e1d6b840_3 .array/port v000001e3e1d6b840, 3;
v000001e3e1d6b840_4 .array/port v000001e3e1d6b840, 4;
v000001e3e1d6b840_5 .array/port v000001e3e1d6b840, 5;
v000001e3e1d6b840_6 .array/port v000001e3e1d6b840, 6;
E_000001e3e1ca3100/1 .event anyedge, v000001e3e1d6b840_3, v000001e3e1d6b840_4, v000001e3e1d6b840_5, v000001e3e1d6b840_6;
v000001e3e1d6b840_7 .array/port v000001e3e1d6b840, 7;
v000001e3e1d6b840_8 .array/port v000001e3e1d6b840, 8;
v000001e3e1d6b840_9 .array/port v000001e3e1d6b840, 9;
v000001e3e1d6b840_10 .array/port v000001e3e1d6b840, 10;
E_000001e3e1ca3100/2 .event anyedge, v000001e3e1d6b840_7, v000001e3e1d6b840_8, v000001e3e1d6b840_9, v000001e3e1d6b840_10;
v000001e3e1d6b840_11 .array/port v000001e3e1d6b840, 11;
v000001e3e1d6b840_12 .array/port v000001e3e1d6b840, 12;
v000001e3e1d6b840_13 .array/port v000001e3e1d6b840, 13;
v000001e3e1d6b840_14 .array/port v000001e3e1d6b840, 14;
E_000001e3e1ca3100/3 .event anyedge, v000001e3e1d6b840_11, v000001e3e1d6b840_12, v000001e3e1d6b840_13, v000001e3e1d6b840_14;
v000001e3e1d6b840_15 .array/port v000001e3e1d6b840, 15;
v000001e3e1d6b840_16 .array/port v000001e3e1d6b840, 16;
v000001e3e1d6b840_17 .array/port v000001e3e1d6b840, 17;
v000001e3e1d6b840_18 .array/port v000001e3e1d6b840, 18;
E_000001e3e1ca3100/4 .event anyedge, v000001e3e1d6b840_15, v000001e3e1d6b840_16, v000001e3e1d6b840_17, v000001e3e1d6b840_18;
v000001e3e1d6b840_19 .array/port v000001e3e1d6b840, 19;
v000001e3e1d6b840_20 .array/port v000001e3e1d6b840, 20;
v000001e3e1d6b840_21 .array/port v000001e3e1d6b840, 21;
v000001e3e1d6b840_22 .array/port v000001e3e1d6b840, 22;
E_000001e3e1ca3100/5 .event anyedge, v000001e3e1d6b840_19, v000001e3e1d6b840_20, v000001e3e1d6b840_21, v000001e3e1d6b840_22;
v000001e3e1d6b840_23 .array/port v000001e3e1d6b840, 23;
v000001e3e1d6b840_24 .array/port v000001e3e1d6b840, 24;
v000001e3e1d6b840_25 .array/port v000001e3e1d6b840, 25;
v000001e3e1d6b840_26 .array/port v000001e3e1d6b840, 26;
E_000001e3e1ca3100/6 .event anyedge, v000001e3e1d6b840_23, v000001e3e1d6b840_24, v000001e3e1d6b840_25, v000001e3e1d6b840_26;
v000001e3e1d6b840_27 .array/port v000001e3e1d6b840, 27;
v000001e3e1d6b840_28 .array/port v000001e3e1d6b840, 28;
v000001e3e1d6b840_29 .array/port v000001e3e1d6b840, 29;
v000001e3e1d6b840_30 .array/port v000001e3e1d6b840, 30;
E_000001e3e1ca3100/7 .event anyedge, v000001e3e1d6b840_27, v000001e3e1d6b840_28, v000001e3e1d6b840_29, v000001e3e1d6b840_30;
v000001e3e1d6b840_31 .array/port v000001e3e1d6b840, 31;
E_000001e3e1ca3100/8 .event anyedge, v000001e3e1d6b840_31;
E_000001e3e1ca3100 .event/or E_000001e3e1ca3100/0, E_000001e3e1ca3100/1, E_000001e3e1ca3100/2, E_000001e3e1ca3100/3, E_000001e3e1ca3100/4, E_000001e3e1ca3100/5, E_000001e3e1ca3100/6, E_000001e3e1ca3100/7, E_000001e3e1ca3100/8;
S_000001e3e1d68bf0 .scope module, "pc" "Program_Counter" 3 33, 20 1 0, S_000001e3e1b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 5 "program_counter";
v000001e3e1d6bd40_0 .net "clk", 0 0, v000001e3e1d6d960_0;  alias, 1 drivers
v000001e3e1d6dbe0_0 .var "program_counter", 4 0;
v000001e3e1d6d1e0_0 .net "reset", 0 0, v000001e3e1d6da00_0;  alias, 1 drivers
    .scope S_000001e3e1d68bf0;
T_0 ;
    %wait E_000001e3e1ca9500;
    %load/vec4 v000001e3e1d6d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3e1d6dbe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e3e1d6dbe0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e3e1d6dbe0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e3e1d68100;
T_1 ;
    %wait E_000001e3e1ca2e80;
    %load/vec4 v000001e3e1d6bac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001e3e1d6b8e0_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e3e1d6b660_0;
    %load/vec4 v000001e3e1d6bb60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3e1d6b840, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e3e1d68100;
T_2 ;
    %wait E_000001e3e1ca3100;
    %load/vec4 v000001e3e1d6bca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e3e1d6b840, 4;
    %store/vec4 v000001e3e1d6b700_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e3e1d69870;
T_3 ;
    %wait E_000001e3e1ca2ac0;
    %load/vec4 v000001e3e1d6a440_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001e3e1d6c060_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e3e1d69230;
T_4 ;
    %wait E_000001e3e1ca2e80;
    %load/vec4 v000001e3e1d6aee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001e3e1d6ada0_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001e3e1d6c740_0;
    %load/vec4 v000001e3e1d6ad00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3e1d6b520, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e3e1d69230;
T_5 ;
    %wait E_000001e3e1ca2cc0;
    %load/vec4 v000001e3e1d6bc00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e3e1d6b520, 4;
    %store/vec4 v000001e3e1d6ac60_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e3e1d68420;
T_6 ;
    %wait E_000001e3e1ca2ac0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e1d6b340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a800_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e3e1d6c600_0, 0, 5;
    %load/vec4 v000001e3e1d6c420_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e1d6b340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a800_0, 0, 1;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3e1d6b340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a760_0, 0, 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e3e1d6b340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6a760_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e3e1d6b340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a760_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e3e1d6b340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6a760_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6a940_0, 0, 1;
    %load/vec4 v000001e3e1d6c420_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001e3e1d6c600_0, 0, 5;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6a800_0, 0, 1;
    %load/vec4 v000001e3e1d6c420_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001e3e1d6c600_0, 0, 5;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e3e1b9b1f0;
T_7 ;
    %wait E_000001e3e1ca9500;
    %load/vec4 v000001e3e1cc2f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e3e1cc2b20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e3e1cc2c60_0;
    %assign/vec4 v000001e3e1cc2b20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e3e1ba64b0;
T_8 ;
    %wait E_000001e3e1ca21c0;
    %load/vec4 v000001e3e1cc6220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001e3e1cc6180_0;
    %load/vec4 v000001e3e1cc6220_0;
    %div;
    %store/vec4 v000001e3e1cc4ce0_0, 0, 8;
    %load/vec4 v000001e3e1cc6180_0;
    %load/vec4 v000001e3e1cc6220_0;
    %mod;
    %store/vec4 v000001e3e1cbb830_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e3e1cc4ce0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e3e1cbb830_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e3e1b9b060;
T_9 ;
    %wait E_000001e3e1ca2e80;
    %load/vec4 v000001e3e1cc32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001e3e1cc37a0_0;
    %load/vec4 v000001e3e1cc3ca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3e1cc2580, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e3e1b9b060;
T_10 ;
    %wait E_000001e3e1ca30c0;
    %load/vec4 v000001e3e1cc3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001e3e1cc3ca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e3e1cc2580, 4;
    %store/vec4 v000001e3e1cc29e0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e3e1cd8d80;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v000001e3e1d6d960_0;
    %inv;
    %store/vec4 v000001e3e1d6d960_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e3e1cd8d80;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6d960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6da00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e3e1d6d780_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e3e1d6ed60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6e720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6de60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6da00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6da00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e3e1d6d780_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e3e1d6ed60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6e720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6de60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6e720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001e3e1d6d780_0, 0, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e3e1d6ed60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6e720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6de60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6e720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001e3e1d6d780_0, 0, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001e3e1d6ed60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6e720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3e1d6de60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3e1d6e720_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 78 "$display", "Output Value: %b", v000001e3e1d6d640_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 82 "$stop" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "CPU.v";
    "./Output_Register.v";
    "./Accumulator.v";
    "./ALU_8Bit.v";
    "./and8_8bit.v";
    "./divider_8bit_gate.v";
    "./Math_Unit_8Bit.v";
    "./full_adder_8bit.v";
    "./full_adder.v";
    "./or8_8bit.v";
    "./multiplier_8bit_gate.v";
    "./mux6to1_8bit.v";
    "./or_8bit.v";
    "./Address_Register.v";
    "./Control_Unit.v";
    "./Data_Register.v";
    "./Instruction_Register.v";
    "./Program_Counter.v";
