# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Q88IP.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../Q88IP.srcs/sources_1/new/Q88IP.vhd" \
"../../../../Q88IP.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
