Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,191691
design__instance__area,614955
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,165
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,46
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1144
power__internal__total,0.1138613373041153
power__switching__total,0.29837149381637573
power__leakage__total,0.000001397258984070504
power__total,0.41223421692848206
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0
timing__hold__ws__corner:nom_tt_025C_1v80,10.40353077577169
timing__setup__ws__corner:nom_tt_025C_1v80,5.508244682947495
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3674
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,46
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1150
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0
timing__hold__ws__corner:nom_ss_100C_1v60,10.959628181857646
timing__setup__ws__corner:nom_ss_100C_1v60,-1.9338842186122456
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-31.751739913817826
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.9338842186122456
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,54
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,46
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1142
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0
timing__hold__ws__corner:nom_ff_n40C_1v95,10.186987541854021
timing__setup__ws__corner:nom_ff_n40C_1v95,8.540201676459018
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,4748
design__max_fanout_violation__count,46
design__max_cap_violation__count,1229
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,10.178886466258822
timing__setup__ws,-2.7124756541961603
timing__hold__tns,0.0
timing__setup__tns,-76.3591451682149
timing__hold__wns,0
timing__setup__wns,-2.7124756541961603
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,176
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 3400.0 3400.0
design__core__bbox,5.52 10.88 3394.34 3389.12
design__io,4098
design__die__area,1.156E+7
design__core__area,1.14482E+7
design__instance__count__stdcell,191691
design__instance__area__stdcell,614955
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0537161
design__instance__utilization__stdcell,0.0537161
design__instance__count__class:buffer,1
design__instance__count__class:inverter,141
design__instance__count__class:multi_input_combinational_cell,11278
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,960320
design__instance__count__class:tap_cell,162964
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,4096
design__io__hpwl,8683517074
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,8.48693E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,15429
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,362
antenna__violating__pins,364
route__antenna_violation__count,362
antenna_diodes_count,1878
design__instance__count__class:antenna_cell,1878
route__net,28897
route__net__special,2
route__drc_errors__iter:1,5734
route__wirelength__iter:1,8542429
route__drc_errors__iter:2,1919
route__wirelength__iter:2,8540578
route__drc_errors__iter:3,1344
route__wirelength__iter:3,8540402
route__drc_errors__iter:4,15
route__wirelength__iter:4,8540615
route__drc_errors__iter:5,0
route__wirelength__iter:5,8540613
route__drc_errors,0
route__wirelength,8540613
route__vias,154925
route__vias__singlecut,154925
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1953.66
timing__unannotated_net__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,88
design__max_fanout_violation__count__corner:min_tt_025C_1v80,46
design__max_cap_violation__count__corner:min_tt_025C_1v80,983
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0
timing__hold__ws__corner:min_tt_025C_1v80,10.39245874327857
timing__setup__ws__corner:min_tt_025C_1v80,6.0082580611353205
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,2367
design__max_fanout_violation__count__corner:min_ss_100C_1v60,46
design__max_cap_violation__count__corner:min_ss_100C_1v60,987
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.0
timing__hold__ws__corner:min_ss_100C_1v60,10.941374338459715
timing__setup__ws__corner:min_ss_100C_1v60,-1.133775772024133
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-9.218276181085818
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.133775772024133
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,20
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,46
design__max_cap_violation__count__corner:min_ff_n40C_1v95,981
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0
timing__hold__ws__corner:min_ff_n40C_1v95,10.178886466258822
timing__setup__ws__corner:min_ff_n40C_1v95,8.905000544564409
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,346
design__max_fanout_violation__count__corner:max_tt_025C_1v80,46
design__max_cap_violation__count__corner:max_tt_025C_1v80,1217
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0
timing__hold__ws__corner:max_tt_025C_1v80,10.412602630407077
timing__setup__ws__corner:max_tt_025C_1v80,5.0160614859292
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,4748
design__max_fanout_violation__count__corner:max_ss_100C_1v60,46
design__max_cap_violation__count__corner:max_ss_100C_1v60,1229
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0
timing__hold__ws__corner:max_ss_100C_1v60,10.973950947458805
timing__setup__ws__corner:max_ss_100C_1v60,-2.7124756541961603
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-76.3591451682149
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.7124756541961603
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,102
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,19
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,46
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1217
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0
timing__hold__ws__corner:max_ff_n40C_1v95,10.194185339970838
timing__setup__ws__corner:max_ff_n40C_1v95,8.159361417461744
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7532
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0467978
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0460342
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000102084
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0460342
design_powergrid__voltage__worst,0.0460342
design_powergrid__voltage__worst__net:VPWR,1.7532
design_powergrid__drop__worst,0.0467978
design_powergrid__drop__worst__net:VPWR,0.0467978
design_powergrid__voltage__worst__net:VGND,0.0460342
design_powergrid__drop__worst__net:VGND,0.0460342
ir__voltage__worst,1.75
ir__drop__avg,0.00009950000000000000619122808576122451995615847408771514892578125
ir__drop__worst,0.046800000000000001321165399303936283104121685028076171875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
