
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109591                       # Number of seconds simulated
sim_ticks                                109591303500                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60659                       # Simulator instruction rate (inst/s)
host_tick_rate                               35235152                       # Simulator tick rate (ticks/s)
host_mem_usage                                 261736                       # Number of bytes of host memory used
host_seconds                                  3110.28                       # Real time elapsed on the host
sim_insts                                   188667697                       # Number of instructions simulated
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  400                       # Number of system calls
system.cpu.numCycles                        219182608                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                103745786                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted           81976338                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect            9943224                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups              85671159                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                 80219991                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                  4756853                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect              113204                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles           46114245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      429912188                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   103745786                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           84976844                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     111330567                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                35270728                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               36699969                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           813                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  41935754                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2246100                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          219124425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.128247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.665143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                108000297     49.29%     49.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5031394      2.30%     51.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33002073     15.06%     66.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 18529573      8.46%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  9301462      4.24%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 12648515      5.77%     85.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  8577033      3.91%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4456570      2.03%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19577508      8.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            219124425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.473330                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.961434                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 55048245                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              35099276                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 102750817                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1404892                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               24821195                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             14312217                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                170214                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              436500086                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                694588                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               24821195                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 64323611                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  816730                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       29228849                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  94788839                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5145201                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              401098755                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  70910                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2783871                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           682579390                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1716423376                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1698124875                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          18298501                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             298062048                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                384517342                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2790601                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        2741243                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  25505966                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             51358732                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18498661                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           9149940                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5397480                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  344257456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2323720                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 266454796                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            912087                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       155278627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    378105702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         688088                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     219124425                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.215998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.473523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           102187705     46.63%     46.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            39549888     18.05%     64.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            35231696     16.08%     80.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23077585     10.53%     91.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11566082      5.28%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4775373      2.18%     98.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2189017      1.00%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              443166      0.20%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              103913      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       219124425                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  343002     18.52%     18.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   6054      0.33%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                31      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 2      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc               95      0.01%     18.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1162999     62.81%     81.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                339535     18.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             207547424     77.89%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               926133      0.35%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6207      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           33019      0.01%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp          166254      0.06%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          259347      0.10%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           76101      0.03%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         470014      0.18%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         207509      0.08%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc        71627      0.03%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt            324      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42377903     15.90%     94.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14312934      5.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              266454796                       # Type of FU issued
system.cpu.iq.rate                           1.215675                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1851718                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006949                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          751012737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         499908383                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    246985878                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3785085                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2315100                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1843098                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              266401517                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1904997                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1061099                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21507010                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         7624                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       380760                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      5851790                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               24821195                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   25209                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3025                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           346635263                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           3972949                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              51358732                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             18498661                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2299792                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    339                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2453                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         380760                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       10016813                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1701165                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             11717978                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             253656328                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              40286910                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          12798468                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         54087                       # number of nop insts executed
system.cpu.iew.exec_refs                     54182001                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 53130827                       # Number of branches executed
system.cpu.iew.exec_stores                   13895091                       # Number of stores executed
system.cpu.iew.exec_rate                     1.157283                       # Inst execution rate
system.cpu.iew.wb_sent                      250510965                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     248828976                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 151533747                       # num instructions producing a value
system.cpu.iew.wb_consumers                 253038401                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.135259                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.598857                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts      188682085                       # The number of committed instructions
system.cpu.commit.commitSquashedInsts       157943841                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1635632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           9804994                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    194303231                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.971070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.635692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    109217628     56.21%     56.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     42594648     21.92%     78.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     19958113     10.27%     88.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8663175      4.46%     92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5049927      2.60%     95.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2103639      1.08%     96.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1719455      0.88%     97.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       826115      0.43%     97.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4170531      2.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    194303231                       # Number of insts commited each cycle
system.cpu.commit.count                     188682085                       # Number of instructions committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42498593                       # Number of memory references committed
system.cpu.commit.loads                      29851722                       # Number of loads committed
system.cpu.commit.membars                       22408                       # Number of memory barriers committed
system.cpu.commit.branches                   40283920                       # Number of branches committed
system.cpu.commit.fp_insts                    1752310                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 150115173                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1848934                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               4170531                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    536753425                       # The number of ROB reads
system.cpu.rob.rob_writes                   718144719                       # The number of ROB writes
system.cpu.timesIdled                            1719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   188667697                       # Number of Instructions Simulated
system.cpu.committedInsts_total             188667697                       # Number of Instructions Simulated
system.cpu.cpi                               1.161739                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.161739                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.860779                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.860779                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1134129060                       # number of integer regfile reads
system.cpu.int_regfile_writes               413088145                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2922495                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2493955                       # number of floating regfile writes
system.cpu.misc_regfile_reads               519944359                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 824510                       # number of misc regfile writes
system.cpu.icache.replacements                   1926                       # number of replacements
system.cpu.icache.tagsinuse               1331.949680                       # Cycle average of tags in use
system.cpu.icache.total_refs                 41931510                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   3631                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               11548.198843                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0           1331.949680                       # Average occupied blocks per context
system.cpu.icache.occ_percent::0             0.650366                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits               41931510                       # number of ReadReq hits
system.cpu.icache.demand_hits                41931510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits               41931510                       # number of overall hits
system.cpu.icache.ReadReq_misses                 4244                       # number of ReadReq misses
system.cpu.icache.demand_misses                  4244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses                 4244                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency      101763500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency       101763500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency      101763500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses           41935754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses            41935754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses           41935754                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate          0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate           0.000101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate          0.000101                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 23978.204524                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 23978.204524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 23978.204524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits               613                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits                613                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits               613                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses            3631                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses             3631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses            3631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency     74668500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency     74668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency     74668500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate      0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 20564.169650                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 20564.169650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 20564.169650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     54                       # number of replacements
system.cpu.dcache.tagsinuse               1407.375528                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 50844385                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1848                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               27513.195346                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0           1407.375528                       # Average occupied blocks per context
system.cpu.dcache.occ_percent::0             0.343598                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits               38435222                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits              12356746                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits            27773                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits             24644                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits                50791968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits               50791968                       # number of overall hits
system.cpu.dcache.ReadReq_misses                 1795                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses                7541                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses              2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses                  9336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses                 9336                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency       59271500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency     236699500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency        63500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency       295971000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency      295971000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses           38437017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses          12364287                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses        27775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses         24644                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses            50801304                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses           50801304                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate          0.000047                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate         0.000610                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate     0.000072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate           0.000184                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate          0.000184                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 33020.334262                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 31388.343721                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency        31750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 31702.120823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 31702.120823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        20000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks                       17                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits              1035                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits             6453                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits               7488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits              7488                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses             760                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses           1088                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses             1848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses            1848                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency     24279500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency     38244500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency     62524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency     62524000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate      0.000036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate     0.000036                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31946.710526                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35151.194853                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33833.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                     0                       # number of replacements
system.cpu.l2cache.tagsinuse              1932.871986                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                    1702                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                  2683                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  0.634365                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0          1929.817883                       # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1             3.054103                       # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0            0.058893                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1            0.000093                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits                  1702                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits                  17                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits                   9                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits                   1711                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits                  1711                       # number of overall hits
system.cpu.l2cache.ReadReq_misses                2689                       # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses              1079                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses                 3768                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses                3768                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency      92183000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency     37080500                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency      129263500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency     129263500                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses              4391                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses              17                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses            1088                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses               5479                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses              5479                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate         0.612389                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate       0.991728                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate          0.687717                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate         0.687717                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34281.517293                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34365.616311                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34305.599788                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34305.599788                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks                       0                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits               14                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits                14                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits               14                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses           2675                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses         1079                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses            3754                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses           3754                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency     83139500                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency     33503500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency    116643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency    116643000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.609201                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.991728                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate     0.685162                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate     0.685162                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31080.186916                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31050.509731                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31071.656899                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31071.656899                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
