<div id="pf51" class="pf w0 h0" data-page-no="51"><div class="pc pc51 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg51.png"/><div class="t m0 x9 he ybe ff1 fs1 fc0 sc0 ls0 ws0">3.7.2<span class="_ _b"> </span>CMP Configuration</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x2b y522 w16 h20"><div class="t m2 x77 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 x18 h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x8 h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x8 h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xd0 h19 y61a ff2 fsa fc0 sc0 ls0">CMP</div><div class="t m0 x67 h1a y3ac ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xd1 h1a y3ad ff2 fsb fc0 sc0 ls0 ws0">bridge 0</div><div class="t m0 x35 h1a y61b ff2 fsb fc0 sc0 ls0 ws0">Other peripherals</div></div><div class="t m0 x20 h9 y528 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-22. CMP configuration</div><div class="t m0 x8 h9 y529 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-33.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y52a ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y52b ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _f4"> </span>Comparator (CMP)<span class="_ _f5"> </span><span class="fc1">Comparator</span></div><div class="t m0 x4b h7 y52c ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y52d ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y52e ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y52f ff2 fs4 fc0 sc0 ls0 ws0">Signal multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal multiplexing</span></div><div class="t m0 x9 h1b y61c ff1 fsc fc0 sc0 ls0 ws0">3.7.2.1<span class="_ _b"> </span>CMP Instantiation Information</div><div class="t m0 x9 hf y61d ff3 fs5 fc0 sc0 ls0 ws0">The device includes one high speed comparator and two 8-input multiplexors for both the</div><div class="t m0 x9 hf y61e ff3 fs5 fc0 sc0 ls0 ws0">inverting and non-inverting inputs of the comparator. Each CMP input channel connects</div><div class="t m0 x9 hf y61f ff3 fs5 fc0 sc0 ls0 ws0">to both muxes. Two of the channels are connected to internal sources, leaving resources</div><div class="t m0 x9 hf y620 ff3 fs5 fc0 sc0 ls0 ws0">to support up to 6 input pins. See the channel assignment table for a summary of CMP</div><div class="t m0 x9 hf y621 ff3 fs5 fc0 sc0 ls0 ws0">input connections for this device.</div><div class="t m0 x9 hf y622 ff3 fs5 fc0 sc0 ls0 ws0">The CMP also includes one 6-bit DAC with a 64-tap resistor ladder network, which</div><div class="t m0 x9 hf y623 ff3 fs5 fc0 sc0 ls0 ws0">provides a selectable voltage reference for applications where voltage reference is needed</div><div class="t m0 x9 hf y624 ff3 fs5 fc0 sc0 ls0 ws0">for internal connection to the CMP.</div><div class="t m0 x9 hf y625 ff3 fs5 fc0 sc0 ls0 ws0">The CMP can be optionally on in all modes except VLLS0.</div><div class="t m0 x9 hf y626 ff3 fs5 fc0 sc0 ls0 ws0">The CMP has several module to module interconnects in order to facilitate ADC</div><div class="t m0 x9 hf y627 ff3 fs5 fc0 sc0 ls0 ws0">triggering, TPM triggering and UART IR interfaces. For complete details on the CMP</div><div class="t m0 x9 hf y628 ff3 fs5 fc0 sc0 ls0 ws0">module interconnects please refer to the <span class="fc1">Module-to-Module section.</span></div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>81</div><a class="l" href="#pf1fd" data-dest-detail='[509,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:383.045000px;bottom:419.139000px;width:47.511000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:403.639000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:388.139000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:372.639000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:357.139000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d" data-dest-detail='[45,"XYZ",null,353.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:281.052000px;bottom:58.038500px;width:153.986000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
