// Seed: 1490509108
module module_0 ();
  reg id_1;
  assign id_1 = id_1;
  reg id_2 = 1;
  always @(1 or posedge ~id_1) begin : LABEL_0
    id_1 <= id_2;
  end
  reg id_3 = 1;
  tri id_4;
  assign id_3 = 1 ? 1 : 1 ? id_2 : id_1;
  assign id_4 = 1;
  assign id_3 = ~id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
