#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-override_timescale=1ps/1ps' '-sverilog' '-Mdir=/home/kangll/ee477-designs-final-project/bsg_cgol_cell/build/sim-rtl-rundir' '-o' '/home/kangll/ee477-designs-final-project/bsg_cgol_cell/build/sim-rtl-rundir/simv' '-debug_access+all' '-kdb' '-top' 'bsg_cgol_cell_tb' 'v/bsg_cgol_cell.v' '/home/kangll/basejump_stl/bsg_misc/bsg_popcount.v' '/home/kangll/basejump_stl/bsg_misc/bsg_defines.v' 'v/bsg_cgol_cell_tb.v' '/home/kangll/basejump_stl/bsg_test/bsg_nonsynth_clock_gen.v' '/home/kangll/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v' '/home/kangll/basejump_stl/bsg_fsb/bsg_fsb_node_trace_replay.v' '/home/kangll/ee477-designs-final-project/bsg_cgol_cell/build/sim-rtl-rundir/trace_rom.v' '+incdir+/home/kangll/basejump_stl/bsg_misc'  -static_dbgen_only -daidir=$1 2>&1
