ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB451:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "string.h"
  25:Core/Src/main.c **** #include "stdio.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** #define SPI_BUFFER_SIZE 10
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** uint8_t spi_tx_buffer = 0x15; // Data to send
  43:Core/Src/main.c **** uint8_t spi_rx_buffer[SPI_BUFFER_SIZE] = {0}; // Buffer to store received data
  44:Core/Src/main.c **** void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
  45:Core/Src/main.c ****     if (hspi->Instance == SPI1) {
  46:Core/Src/main.c ****         printf("SPI transaction complete. Received data: ");
  47:Core/Src/main.c ****         for (int i = 0; i < SPI_BUFFER_SIZE; i++) {
  48:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
  49:Core/Src/main.c ****         }
  50:Core/Src/main.c ****         printf("\n");
  51:Core/Src/main.c ****     }
  52:Core/Src/main.c **** }
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  57:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** UART_HandleTypeDef huart2;
  62:Core/Src/main.c **** int _write(int file, char *data, int len) {
  63:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t *)data, len, HAL_MAX_DELAY); // Redirect printf to UART
  64:Core/Src/main.c ****     return len;
  65:Core/Src/main.c **** }
  66:Core/Src/main.c **** /* USER CODE BEGIN PV */
  67:Core/Src/main.c **** uint16_t adc_0=0;
  68:Core/Src/main.c **** uint16_t adc_1=0;
  69:Core/Src/main.c **** uint8_t rawValues[2];
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** char msg[100];
  72:Core/Src/main.c **** /* USER CODE END PV */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.c **** void SystemClock_Config(void);
  76:Core/Src/main.c **** static void MX_GPIO_Init(void);
  77:Core/Src/main.c **** static void MX_ADC1_Init(void);
  78:Core/Src/main.c **** static void MX_SPI2_Init(void);
  79:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  80:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* USER CODE END PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  85:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** uint8_t convCompleted=0;
  88:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
  89:Core/Src/main.c **** {
  90:Core/Src/main.c ****   convCompleted=1;
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** }
  93:Core/Src/main.c **** /* USER CODE END 0 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** /**
  96:Core/Src/main.c ****   * @brief  The application entry point.
  97:Core/Src/main.c ****   * @retval int
  98:Core/Src/main.c ****   */
  99:Core/Src/main.c **** int main(void)
 100:Core/Src/main.c **** {
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 1 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 109:Core/Src/main.c ****   HAL_Init();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END Init */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Configure the system clock */
 116:Core/Src/main.c ****   SystemClock_Config();
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END SysInit */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* Initialize all configured peripherals */
 123:Core/Src/main.c ****   MX_GPIO_Init();
 124:Core/Src/main.c ****   MX_ADC1_Init();
 125:Core/Src/main.c ****   MX_SPI2_Init();
 126:Core/Src/main.c ****   MX_USART2_UART_Init();
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 128:Core/Src/main.c ****   printf("Slave ready\n");
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE END 2 */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* Infinite loop */
 133:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 134:Core/Src/main.c ****   while (1)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     /* USER CODE END WHILE */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 139:Core/Src/main.c ****     HAL_SPI_Transmit(&hspi2, &spi_tx_buffer, 1,100); // Start SPI transaction
 140:Core/Src/main.c ****     HAL_Delay(100); // Simulate idle state
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c ****   /* USER CODE END 3 */
 145:Core/Src/main.c **** }
 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** /**
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 4


 148:Core/Src/main.c ****   * @brief System Clock Configuration
 149:Core/Src/main.c ****   * @retval None
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c **** void SystemClock_Config(void)
 152:Core/Src/main.c **** {
 153:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 161:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 168:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c **** }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** /**
 188:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 189:Core/Src/main.c ****   * @param None
 190:Core/Src/main.c ****   * @retval None
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c **** static void MX_ADC1_Init(void)
 193:Core/Src/main.c **** {
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 204:Core/Src/main.c **** 
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 5


 205:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c ****   hadc1.Instance = ADC1;
 208:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 209:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 210:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 211:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 212:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 213:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 214:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 215:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 216:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 2;
 217:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
 218:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 219:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 220:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 221:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 222:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 223:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 224:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 225:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 226:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 227:Core/Src/main.c ****   {
 228:Core/Src/main.c ****     Error_Handler();
 229:Core/Src/main.c ****   }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /** Configure Regular Channel
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 234:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 235:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 236:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****     Error_Handler();
 239:Core/Src/main.c ****   }
 240:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 248:Core/Src/main.c ****   * @param None
 249:Core/Src/main.c ****   * @retval None
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c **** static void MX_SPI2_Init(void)
 252:Core/Src/main.c **** {
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 261:Core/Src/main.c ****   /* SPI2 parameter configuration*/
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 6


 262:Core/Src/main.c ****   hspi2.Instance = SPI2;
 263:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_SLAVE;
 264:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 265:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 266:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 267:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 268:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 269:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 270:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 271:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 272:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 273:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 274:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 275:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 276:Core/Src/main.c ****   {
 277:Core/Src/main.c ****     Error_Handler();
 278:Core/Src/main.c ****   }
 279:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** /**
 286:Core/Src/main.c ****   * @brief USART2 Initialization Function
 287:Core/Src/main.c ****   * @param None
 288:Core/Src/main.c ****   * @retval None
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 291:Core/Src/main.c **** {
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 300:Core/Src/main.c ****   huart2.Instance = USART2;
 301:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 302:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 303:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 304:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 305:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 306:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 307:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 308:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 309:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 310:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 311:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 312:Core/Src/main.c ****   {
 313:Core/Src/main.c ****     Error_Handler();
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 316:Core/Src/main.c ****   {
 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 7


 319:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 320:Core/Src/main.c ****   {
 321:Core/Src/main.c ****     Error_Handler();
 322:Core/Src/main.c ****   }
 323:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** }
 332:Core/Src/main.c **** 
 333:Core/Src/main.c **** /**
 334:Core/Src/main.c ****   * @brief GPIO Initialization Function
 335:Core/Src/main.c ****   * @param None
 336:Core/Src/main.c ****   * @retval None
 337:Core/Src/main.c ****   */
 338:Core/Src/main.c **** static void MX_GPIO_Init(void)
 339:Core/Src/main.c **** {
  26              		.loc 1 339 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 20
  33              		.cfi_offset 4, -20
  34              		.cfi_offset 5, -16
  35              		.cfi_offset 6, -12
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 64
 340:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 340 3 view .LVU1
  42              		.loc 1 340 20 is_stmt 0 view .LVU2
  43 0004 1422     		movs	r2, #20
  44 0006 0021     		movs	r1, #0
  45 0008 05A8     		add	r0, sp, #20
  46 000a FFF7FEFF 		bl	memset
  47              	.LVL0:
 341:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 342:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 345:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 345 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 345 3 view .LVU4
  51              		.loc 1 345 3 view .LVU5
  52 000e 194B     		ldr	r3, .L2
  53 0010 596B     		ldr	r1, [r3, #52]
  54 0012 0422     		movs	r2, #4
  55 0014 1143     		orrs	r1, r2
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 8


  56 0016 5963     		str	r1, [r3, #52]
  57              		.loc 1 345 3 view .LVU6
  58 0018 596B     		ldr	r1, [r3, #52]
  59 001a 0A40     		ands	r2, r1
  60 001c 0192     		str	r2, [sp, #4]
  61              		.loc 1 345 3 view .LVU7
  62 001e 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              		.loc 1 345 3 view .LVU8
 346:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  65              		.loc 1 346 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 346 3 view .LVU10
  68              		.loc 1 346 3 view .LVU11
  69 0020 5A6B     		ldr	r2, [r3, #52]
  70 0022 2026     		movs	r6, #32
  71 0024 3243     		orrs	r2, r6
  72 0026 5A63     		str	r2, [r3, #52]
  73              		.loc 1 346 3 view .LVU12
  74 0028 5A6B     		ldr	r2, [r3, #52]
  75 002a 3240     		ands	r2, r6
  76 002c 0292     		str	r2, [sp, #8]
  77              		.loc 1 346 3 view .LVU13
  78 002e 029A     		ldr	r2, [sp, #8]
  79              	.LBE5:
  80              		.loc 1 346 3 view .LVU14
 347:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 347 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 347 3 view .LVU16
  84              		.loc 1 347 3 view .LVU17
  85 0030 5A6B     		ldr	r2, [r3, #52]
  86 0032 0125     		movs	r5, #1
  87 0034 2A43     		orrs	r2, r5
  88 0036 5A63     		str	r2, [r3, #52]
  89              		.loc 1 347 3 view .LVU18
  90 0038 5A6B     		ldr	r2, [r3, #52]
  91 003a 2A40     		ands	r2, r5
  92 003c 0392     		str	r2, [sp, #12]
  93              		.loc 1 347 3 view .LVU19
  94 003e 039A     		ldr	r2, [sp, #12]
  95              	.LBE6:
  96              		.loc 1 347 3 view .LVU20
 348:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 348 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 348 3 view .LVU22
 100              		.loc 1 348 3 view .LVU23
 101 0040 5A6B     		ldr	r2, [r3, #52]
 102 0042 0224     		movs	r4, #2
 103 0044 2243     		orrs	r2, r4
 104 0046 5A63     		str	r2, [r3, #52]
 105              		.loc 1 348 3 view .LVU24
 106 0048 5B6B     		ldr	r3, [r3, #52]
 107 004a 2340     		ands	r3, r4
 108 004c 0493     		str	r3, [sp, #16]
 109              		.loc 1 348 3 view .LVU25
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 9


 110 004e 049B     		ldr	r3, [sp, #16]
 111              	.LBE7:
 112              		.loc 1 348 3 view .LVU26
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 351:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 113              		.loc 1 351 3 view .LVU27
 114 0050 A027     		movs	r7, #160
 115 0052 FF05     		lsls	r7, r7, #23
 116 0054 0022     		movs	r2, #0
 117 0056 2021     		movs	r1, #32
 118 0058 3800     		movs	r0, r7
 119 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL1:
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /*Configure GPIO pin : LED_GREEN_Pin */
 354:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_GREEN_Pin;
 121              		.loc 1 354 3 view .LVU28
 122              		.loc 1 354 23 is_stmt 0 view .LVU29
 123 005e 0596     		str	r6, [sp, #20]
 355:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 124              		.loc 1 355 3 is_stmt 1 view .LVU30
 125              		.loc 1 355 24 is_stmt 0 view .LVU31
 126 0060 0695     		str	r5, [sp, #24]
 356:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 356 3 is_stmt 1 view .LVU32
 128              		.loc 1 356 24 is_stmt 0 view .LVU33
 129 0062 0023     		movs	r3, #0
 130 0064 0793     		str	r3, [sp, #28]
 357:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 131              		.loc 1 357 3 is_stmt 1 view .LVU34
 132              		.loc 1 357 25 is_stmt 0 view .LVU35
 133 0066 0894     		str	r4, [sp, #32]
 358:Core/Src/main.c ****   HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 134              		.loc 1 358 3 is_stmt 1 view .LVU36
 135 0068 05A9     		add	r1, sp, #20
 136 006a 3800     		movs	r0, r7
 137 006c FFF7FEFF 		bl	HAL_GPIO_Init
 138              	.LVL2:
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 361:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 362:Core/Src/main.c **** }
 139              		.loc 1 362 1 is_stmt 0 view .LVU37
 140 0070 0BB0     		add	sp, sp, #44
 141              		@ sp needed
 142 0072 F0BD     		pop	{r4, r5, r6, r7, pc}
 143              	.L3:
 144              		.align	2
 145              	.L2:
 146 0074 00100240 		.word	1073876992
 147              		.cfi_endproc
 148              	.LFE451:
 150              		.section	.rodata.HAL_SPI_TxRxCpltCallback.str1.4,"aMS",%progbits,1
 151              		.align	2
 152              	.LC0:
 153 0000 53504920 		.ascii	"SPI transaction complete. Received data: \000"
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 10


 153      7472616E 
 153      73616374 
 153      696F6E20 
 153      636F6D70 
 154 002a 0000     		.align	2
 155              	.LC3:
 156 002c 25303258 		.ascii	"%02X \000"
 156      2000
 157              		.section	.text.HAL_SPI_TxRxCpltCallback,"ax",%progbits
 158              		.align	1
 159              		.global	HAL_SPI_TxRxCpltCallback
 160              		.syntax unified
 161              		.code	16
 162              		.thumb_func
 164              	HAL_SPI_TxRxCpltCallback:
 165              	.LVL3:
 166              	.LFB443:
  44:Core/Src/main.c ****     if (hspi->Instance == SPI1) {
 167              		.loc 1 44 56 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
  44:Core/Src/main.c ****     if (hspi->Instance == SPI1) {
 171              		.loc 1 44 56 is_stmt 0 view .LVU39
 172 0000 10B5     		push	{r4, lr}
 173              	.LCFI2:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 4, -8
 176              		.cfi_offset 14, -4
  45:Core/Src/main.c ****         printf("SPI transaction complete. Received data: ");
 177              		.loc 1 45 5 is_stmt 1 view .LVU40
  45:Core/Src/main.c ****         printf("SPI transaction complete. Received data: ");
 178              		.loc 1 45 13 is_stmt 0 view .LVU41
 179 0002 0268     		ldr	r2, [r0]
  45:Core/Src/main.c ****         printf("SPI transaction complete. Received data: ");
 180              		.loc 1 45 8 view .LVU42
 181 0004 0A4B     		ldr	r3, .L9
 182 0006 9A42     		cmp	r2, r3
 183 0008 00D0     		beq	.L8
 184              	.LVL4:
 185              	.L4:
  52:Core/Src/main.c **** 
 186              		.loc 1 52 1 view .LVU43
 187              		@ sp needed
 188 000a 10BD     		pop	{r4, pc}
 189              	.LVL5:
 190              	.L8:
  46:Core/Src/main.c ****         for (int i = 0; i < SPI_BUFFER_SIZE; i++) {
 191              		.loc 1 46 9 is_stmt 1 view .LVU44
 192 000c 0948     		ldr	r0, .L9+4
 193              	.LVL6:
  46:Core/Src/main.c ****         for (int i = 0; i < SPI_BUFFER_SIZE; i++) {
 194              		.loc 1 46 9 is_stmt 0 view .LVU45
 195 000e FFF7FEFF 		bl	printf
 196              	.LVL7:
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 197              		.loc 1 47 9 is_stmt 1 view .LVU46
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 11


 198              	.LBB8:
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 199              		.loc 1 47 14 view .LVU47
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 200              		.loc 1 47 18 is_stmt 0 view .LVU48
 201 0012 0024     		movs	r4, #0
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 202              		.loc 1 47 9 view .LVU49
 203 0014 05E0     		b	.L6
 204              	.LVL8:
 205              	.L7:
  48:Core/Src/main.c ****         }
 206              		.loc 1 48 13 is_stmt 1 discriminator 3 view .LVU50
  48:Core/Src/main.c ****         }
 207              		.loc 1 48 42 is_stmt 0 discriminator 3 view .LVU51
 208 0016 084B     		ldr	r3, .L9+8
 209 0018 195D     		ldrb	r1, [r3, r4]
  48:Core/Src/main.c ****         }
 210              		.loc 1 48 13 discriminator 3 view .LVU52
 211 001a 0848     		ldr	r0, .L9+12
 212 001c FFF7FEFF 		bl	printf
 213              	.LVL9:
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 214              		.loc 1 47 46 is_stmt 1 discriminator 3 view .LVU53
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 215              		.loc 1 47 47 is_stmt 0 discriminator 3 view .LVU54
 216 0020 0134     		adds	r4, r4, #1
 217              	.LVL10:
 218              	.L6:
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 219              		.loc 1 47 25 is_stmt 1 discriminator 1 view .LVU55
  47:Core/Src/main.c ****             printf("%02X ", spi_rx_buffer[i]); // Print received data
 220              		.loc 1 47 9 is_stmt 0 discriminator 1 view .LVU56
 221 0022 092C     		cmp	r4, #9
 222 0024 F7DD     		ble	.L7
 223              	.LBE8:
  50:Core/Src/main.c ****     }
 224              		.loc 1 50 9 is_stmt 1 view .LVU57
 225 0026 0A20     		movs	r0, #10
 226 0028 FFF7FEFF 		bl	putchar
 227              	.LVL11:
  52:Core/Src/main.c **** 
 228              		.loc 1 52 1 is_stmt 0 view .LVU58
 229 002c EDE7     		b	.L4
 230              	.L10:
 231 002e C046     		.align	2
 232              	.L9:
 233 0030 00300140 		.word	1073819648
 234 0034 00000000 		.word	.LC0
 235 0038 00000000 		.word	.LANCHOR0
 236 003c 2C000000 		.word	.LC3
 237              		.cfi_endproc
 238              	.LFE443:
 240              		.section	.text._write,"ax",%progbits
 241              		.align	1
 242              		.global	_write
 243              		.syntax unified
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 12


 244              		.code	16
 245              		.thumb_func
 247              	_write:
 248              	.LVL12:
 249              	.LFB444:
  62:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t *)data, len, HAL_MAX_DELAY); // Redirect printf to UART
 250              		.loc 1 62 43 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
  62:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t *)data, len, HAL_MAX_DELAY); // Redirect printf to UART
 254              		.loc 1 62 43 is_stmt 0 view .LVU60
 255 0000 10B5     		push	{r4, lr}
 256              	.LCFI3:
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 4, -8
 259              		.cfi_offset 14, -4
 260 0002 1400     		movs	r4, r2
  63:Core/Src/main.c ****     return len;
 261              		.loc 1 63 5 is_stmt 1 view .LVU61
 262 0004 0123     		movs	r3, #1
 263 0006 92B2     		uxth	r2, r2
 264              	.LVL13:
  63:Core/Src/main.c ****     return len;
 265              		.loc 1 63 5 is_stmt 0 view .LVU62
 266 0008 5B42     		rsbs	r3, r3, #0
 267 000a 0248     		ldr	r0, .L12
 268              	.LVL14:
  63:Core/Src/main.c ****     return len;
 269              		.loc 1 63 5 view .LVU63
 270 000c FFF7FEFF 		bl	HAL_UART_Transmit
 271              	.LVL15:
  64:Core/Src/main.c **** }
 272              		.loc 1 64 5 is_stmt 1 view .LVU64
  65:Core/Src/main.c **** /* USER CODE BEGIN PV */
 273              		.loc 1 65 1 is_stmt 0 view .LVU65
 274 0010 2000     		movs	r0, r4
 275              		@ sp needed
 276              	.LVL16:
  65:Core/Src/main.c **** /* USER CODE BEGIN PV */
 277              		.loc 1 65 1 view .LVU66
 278 0012 10BD     		pop	{r4, pc}
 279              	.L13:
 280              		.align	2
 281              	.L12:
 282 0014 00000000 		.word	huart2
 283              		.cfi_endproc
 284              	.LFE444:
 286              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_ADC_ConvCpltCallback
 289              		.syntax unified
 290              		.code	16
 291              		.thumb_func
 293              	HAL_ADC_ConvCpltCallback:
 294              	.LVL17:
 295              	.LFB445:
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 13


  89:Core/Src/main.c ****   convCompleted=1;
 296              		.loc 1 89 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
  90:Core/Src/main.c **** 
 301              		.loc 1 90 3 view .LVU68
  90:Core/Src/main.c **** 
 302              		.loc 1 90 16 is_stmt 0 view .LVU69
 303 0000 014B     		ldr	r3, .L15
 304 0002 0122     		movs	r2, #1
 305 0004 1A70     		strb	r2, [r3]
  92:Core/Src/main.c **** /* USER CODE END 0 */
 306              		.loc 1 92 1 view .LVU70
 307              		@ sp needed
 308 0006 7047     		bx	lr
 309              	.L16:
 310              		.align	2
 311              	.L15:
 312 0008 00000000 		.word	.LANCHOR1
 313              		.cfi_endproc
 314              	.LFE445:
 316              		.section	.text.Error_Handler,"ax",%progbits
 317              		.align	1
 318              		.global	Error_Handler
 319              		.syntax unified
 320              		.code	16
 321              		.thumb_func
 323              	Error_Handler:
 324              	.LFB452:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** /* USER CODE END 4 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** /**
 369:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 370:Core/Src/main.c ****   * @retval None
 371:Core/Src/main.c ****   */
 372:Core/Src/main.c **** void Error_Handler(void)
 373:Core/Src/main.c **** {
 325              		.loc 1 373 1 is_stmt 1 view -0
 326              		.cfi_startproc
 327              		@ Volatile: function does not return.
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 374:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 375:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 376:Core/Src/main.c ****   __disable_irq();
 331              		.loc 1 376 3 view .LVU72
 332              	.LBB9:
 333              	.LBI9:
 334              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 14


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 15


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 16


 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 17


 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 335              		.loc 2 207 27 view .LVU73
 336              	.LBB10:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 337              		.loc 2 209 3 view .LVU74
 338              		.syntax divided
 339              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 340 0000 72B6     		cpsid i
 341              	@ 0 "" 2
 342              		.thumb
 343              		.syntax unified
 344              	.L18:
 345              	.LBE10:
 346              	.LBE9:
 377:Core/Src/main.c ****   while (1)
 347              		.loc 1 377 3 discriminator 1 view .LVU75
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****   }
 348              		.loc 1 379 3 discriminator 1 view .LVU76
 377:Core/Src/main.c ****   while (1)
 349              		.loc 1 377 9 discriminator 1 view .LVU77
 350 0002 FEE7     		b	.L18
 351              		.cfi_endproc
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 18


 352              	.LFE452:
 354              		.section	.text.MX_ADC1_Init,"ax",%progbits
 355              		.align	1
 356              		.syntax unified
 357              		.code	16
 358              		.thumb_func
 360              	MX_ADC1_Init:
 361              	.LFB448:
 193:Core/Src/main.c **** 
 362              		.loc 1 193 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 16
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366 0000 00B5     		push	{lr}
 367              	.LCFI4:
 368              		.cfi_def_cfa_offset 4
 369              		.cfi_offset 14, -4
 370 0002 85B0     		sub	sp, sp, #20
 371              	.LCFI5:
 372              		.cfi_def_cfa_offset 24
 199:Core/Src/main.c **** 
 373              		.loc 1 199 3 view .LVU79
 199:Core/Src/main.c **** 
 374              		.loc 1 199 26 is_stmt 0 view .LVU80
 375 0004 0C22     		movs	r2, #12
 376 0006 0021     		movs	r1, #0
 377 0008 01A8     		add	r0, sp, #4
 378 000a FFF7FEFF 		bl	memset
 379              	.LVL18:
 207:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 380              		.loc 1 207 3 is_stmt 1 view .LVU81
 207:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 381              		.loc 1 207 18 is_stmt 0 view .LVU82
 382 000e 1C48     		ldr	r0, .L24
 383 0010 1C4B     		ldr	r3, .L24+4
 384 0012 0360     		str	r3, [r0]
 208:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 385              		.loc 1 208 3 is_stmt 1 view .LVU83
 208:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 386              		.loc 1 208 29 is_stmt 0 view .LVU84
 387 0014 A023     		movs	r3, #160
 388 0016 5B03     		lsls	r3, r3, #13
 389 0018 4360     		str	r3, [r0, #4]
 209:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 390              		.loc 1 209 3 is_stmt 1 view .LVU85
 209:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 391              		.loc 1 209 25 is_stmt 0 view .LVU86
 392 001a 0023     		movs	r3, #0
 393 001c 8360     		str	r3, [r0, #8]
 210:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 394              		.loc 1 210 3 is_stmt 1 view .LVU87
 210:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 395              		.loc 1 210 24 is_stmt 0 view .LVU88
 396 001e C360     		str	r3, [r0, #12]
 211:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 397              		.loc 1 211 3 is_stmt 1 view .LVU89
 211:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 19


 398              		.loc 1 211 27 is_stmt 0 view .LVU90
 399 0020 8022     		movs	r2, #128
 400 0022 9203     		lsls	r2, r2, #14
 401 0024 0261     		str	r2, [r0, #16]
 212:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 402              		.loc 1 212 3 is_stmt 1 view .LVU91
 212:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 403              		.loc 1 212 27 is_stmt 0 view .LVU92
 404 0026 0422     		movs	r2, #4
 405 0028 4261     		str	r2, [r0, #20]
 213:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 406              		.loc 1 213 3 is_stmt 1 view .LVU93
 213:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 407              		.loc 1 213 31 is_stmt 0 view .LVU94
 408 002a 0376     		strb	r3, [r0, #24]
 214:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 409              		.loc 1 214 3 is_stmt 1 view .LVU95
 214:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 410              		.loc 1 214 35 is_stmt 0 view .LVU96
 411 002c 4376     		strb	r3, [r0, #25]
 215:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 2;
 412              		.loc 1 215 3 is_stmt 1 view .LVU97
 215:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 2;
 413              		.loc 1 215 33 is_stmt 0 view .LVU98
 414 002e 8376     		strb	r3, [r0, #26]
 216:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
 415              		.loc 1 216 3 is_stmt 1 view .LVU99
 216:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
 416              		.loc 1 216 30 is_stmt 0 view .LVU100
 417 0030 023A     		subs	r2, r2, #2
 418 0032 C261     		str	r2, [r0, #28]
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 419              		.loc 1 217 3 is_stmt 1 view .LVU101
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 420              		.loc 1 217 36 is_stmt 0 view .LVU102
 421 0034 1E32     		adds	r2, r2, #30
 422 0036 0121     		movs	r1, #1
 423 0038 8154     		strb	r1, [r0, r2]
 218:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 424              		.loc 1 218 3 is_stmt 1 view .LVU103
 218:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 425              		.loc 1 218 31 is_stmt 0 view .LVU104
 426 003a 4362     		str	r3, [r0, #36]
 219:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 427              		.loc 1 219 3 is_stmt 1 view .LVU105
 219:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 428              		.loc 1 219 35 is_stmt 0 view .LVU106
 429 003c 8362     		str	r3, [r0, #40]
 220:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 430              		.loc 1 220 3 is_stmt 1 view .LVU107
 220:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 431              		.loc 1 220 36 is_stmt 0 view .LVU108
 432 003e 0C32     		adds	r2, r2, #12
 433 0040 8354     		strb	r3, [r0, r2]
 221:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 434              		.loc 1 221 3 is_stmt 1 view .LVU109
 221:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 20


 435              		.loc 1 221 22 is_stmt 0 view .LVU110
 436 0042 0363     		str	r3, [r0, #48]
 222:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 437              		.loc 1 222 3 is_stmt 1 view .LVU111
 222:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 438              		.loc 1 222 34 is_stmt 0 view .LVU112
 439 0044 253A     		subs	r2, r2, #37
 440 0046 4263     		str	r2, [r0, #52]
 223:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 441              		.loc 1 223 3 is_stmt 1 view .LVU113
 223:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 442              		.loc 1 223 34 is_stmt 0 view .LVU114
 443 0048 013A     		subs	r2, r2, #1
 444 004a 8263     		str	r2, [r0, #56]
 224:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 445              		.loc 1 224 3 is_stmt 1 view .LVU115
 224:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 446              		.loc 1 224 31 is_stmt 0 view .LVU116
 447 004c 3632     		adds	r2, r2, #54
 448 004e 8354     		strb	r3, [r0, r2]
 225:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 449              		.loc 1 225 3 is_stmt 1 view .LVU117
 225:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 450              		.loc 1 225 35 is_stmt 0 view .LVU118
 451 0050 C364     		str	r3, [r0, #76]
 226:Core/Src/main.c ****   {
 452              		.loc 1 226 3 is_stmt 1 view .LVU119
 226:Core/Src/main.c ****   {
 453              		.loc 1 226 7 is_stmt 0 view .LVU120
 454 0052 FFF7FEFF 		bl	HAL_ADC_Init
 455              	.LVL19:
 226:Core/Src/main.c ****   {
 456              		.loc 1 226 6 view .LVU121
 457 0056 0028     		cmp	r0, #0
 458 0058 0DD1     		bne	.L22
 233:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 459              		.loc 1 233 3 is_stmt 1 view .LVU122
 233:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 460              		.loc 1 233 19 is_stmt 0 view .LVU123
 461 005a 0B4B     		ldr	r3, .L24+8
 462 005c 0193     		str	r3, [sp, #4]
 234:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 463              		.loc 1 234 3 is_stmt 1 view .LVU124
 234:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 464              		.loc 1 234 16 is_stmt 0 view .LVU125
 465 005e 0423     		movs	r3, #4
 466 0060 0293     		str	r3, [sp, #8]
 235:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 467              		.loc 1 235 3 is_stmt 1 view .LVU126
 235:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 468              		.loc 1 235 24 is_stmt 0 view .LVU127
 469 0062 0023     		movs	r3, #0
 470 0064 0393     		str	r3, [sp, #12]
 236:Core/Src/main.c ****   {
 471              		.loc 1 236 3 is_stmt 1 view .LVU128
 236:Core/Src/main.c ****   {
 472              		.loc 1 236 7 is_stmt 0 view .LVU129
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 21


 473 0066 01A9     		add	r1, sp, #4
 474 0068 0548     		ldr	r0, .L24
 475 006a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 476              	.LVL20:
 236:Core/Src/main.c ****   {
 477              		.loc 1 236 6 view .LVU130
 478 006e 0028     		cmp	r0, #0
 479 0070 03D1     		bne	.L23
 244:Core/Src/main.c **** 
 480              		.loc 1 244 1 view .LVU131
 481 0072 05B0     		add	sp, sp, #20
 482              		@ sp needed
 483 0074 00BD     		pop	{pc}
 484              	.L22:
 228:Core/Src/main.c ****   }
 485              		.loc 1 228 5 is_stmt 1 view .LVU132
 486 0076 FFF7FEFF 		bl	Error_Handler
 487              	.LVL21:
 488              	.L23:
 238:Core/Src/main.c ****   }
 489              		.loc 1 238 5 view .LVU133
 490 007a FFF7FEFF 		bl	Error_Handler
 491              	.LVL22:
 492              	.L25:
 493 007e C046     		.align	2
 494              	.L24:
 495 0080 00000000 		.word	.LANCHOR2
 496 0084 00240140 		.word	1073816576
 497 0088 02000004 		.word	67108866
 498              		.cfi_endproc
 499              	.LFE448:
 501              		.section	.text.MX_SPI2_Init,"ax",%progbits
 502              		.align	1
 503              		.syntax unified
 504              		.code	16
 505              		.thumb_func
 507              	MX_SPI2_Init:
 508              	.LFB449:
 252:Core/Src/main.c **** 
 509              		.loc 1 252 1 view -0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513 0000 10B5     		push	{r4, lr}
 514              	.LCFI6:
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 4, -8
 517              		.cfi_offset 14, -4
 262:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_SLAVE;
 518              		.loc 1 262 3 view .LVU135
 262:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_SLAVE;
 519              		.loc 1 262 18 is_stmt 0 view .LVU136
 520 0002 0D48     		ldr	r0, .L29
 521 0004 0D4B     		ldr	r3, .L29+4
 522 0006 0360     		str	r3, [r0]
 263:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 523              		.loc 1 263 3 is_stmt 1 view .LVU137
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 22


 263:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 524              		.loc 1 263 19 is_stmt 0 view .LVU138
 525 0008 0023     		movs	r3, #0
 526 000a 4360     		str	r3, [r0, #4]
 264:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 527              		.loc 1 264 3 is_stmt 1 view .LVU139
 264:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 528              		.loc 1 264 24 is_stmt 0 view .LVU140
 529 000c 8360     		str	r3, [r0, #8]
 265:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 530              		.loc 1 265 3 is_stmt 1 view .LVU141
 265:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 531              		.loc 1 265 23 is_stmt 0 view .LVU142
 532 000e E022     		movs	r2, #224
 533 0010 D200     		lsls	r2, r2, #3
 534 0012 C260     		str	r2, [r0, #12]
 266:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 535              		.loc 1 266 3 is_stmt 1 view .LVU143
 266:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 536              		.loc 1 266 26 is_stmt 0 view .LVU144
 537 0014 0361     		str	r3, [r0, #16]
 267:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 538              		.loc 1 267 3 is_stmt 1 view .LVU145
 267:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 539              		.loc 1 267 23 is_stmt 0 view .LVU146
 540 0016 4361     		str	r3, [r0, #20]
 268:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 541              		.loc 1 268 3 is_stmt 1 view .LVU147
 268:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 542              		.loc 1 268 18 is_stmt 0 view .LVU148
 543 0018 8361     		str	r3, [r0, #24]
 269:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 544              		.loc 1 269 3 is_stmt 1 view .LVU149
 269:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 545              		.loc 1 269 23 is_stmt 0 view .LVU150
 546 001a 0362     		str	r3, [r0, #32]
 270:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 547              		.loc 1 270 3 is_stmt 1 view .LVU151
 270:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 548              		.loc 1 270 21 is_stmt 0 view .LVU152
 549 001c 4362     		str	r3, [r0, #36]
 271:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 550              		.loc 1 271 3 is_stmt 1 view .LVU153
 271:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 551              		.loc 1 271 29 is_stmt 0 view .LVU154
 552 001e 8362     		str	r3, [r0, #40]
 272:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 553              		.loc 1 272 3 is_stmt 1 view .LVU155
 272:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 554              		.loc 1 272 28 is_stmt 0 view .LVU156
 555 0020 0722     		movs	r2, #7
 556 0022 C262     		str	r2, [r0, #44]
 273:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 557              		.loc 1 273 3 is_stmt 1 view .LVU157
 273:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 558              		.loc 1 273 24 is_stmt 0 view .LVU158
 559 0024 0363     		str	r3, [r0, #48]
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 23


 274:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 560              		.loc 1 274 3 is_stmt 1 view .LVU159
 274:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 561              		.loc 1 274 23 is_stmt 0 view .LVU160
 562 0026 4363     		str	r3, [r0, #52]
 275:Core/Src/main.c ****   {
 563              		.loc 1 275 3 is_stmt 1 view .LVU161
 275:Core/Src/main.c ****   {
 564              		.loc 1 275 7 is_stmt 0 view .LVU162
 565 0028 FFF7FEFF 		bl	HAL_SPI_Init
 566              	.LVL23:
 275:Core/Src/main.c ****   {
 567              		.loc 1 275 6 view .LVU163
 568 002c 0028     		cmp	r0, #0
 569 002e 00D1     		bne	.L28
 283:Core/Src/main.c **** 
 570              		.loc 1 283 1 view .LVU164
 571              		@ sp needed
 572 0030 10BD     		pop	{r4, pc}
 573              	.L28:
 277:Core/Src/main.c ****   }
 574              		.loc 1 277 5 is_stmt 1 view .LVU165
 575 0032 FFF7FEFF 		bl	Error_Handler
 576              	.LVL24:
 577              	.L30:
 578 0036 C046     		.align	2
 579              	.L29:
 580 0038 00000000 		.word	.LANCHOR3
 581 003c 00380040 		.word	1073756160
 582              		.cfi_endproc
 583              	.LFE449:
 585              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 586              		.align	1
 587              		.syntax unified
 588              		.code	16
 589              		.thumb_func
 591              	MX_USART2_UART_Init:
 592              	.LFB450:
 291:Core/Src/main.c **** 
 593              		.loc 1 291 1 view -0
 594              		.cfi_startproc
 595              		@ args = 0, pretend = 0, frame = 0
 596              		@ frame_needed = 0, uses_anonymous_args = 0
 597 0000 10B5     		push	{r4, lr}
 598              	.LCFI7:
 599              		.cfi_def_cfa_offset 8
 600              		.cfi_offset 4, -8
 601              		.cfi_offset 14, -4
 300:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 602              		.loc 1 300 3 view .LVU167
 300:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 603              		.loc 1 300 19 is_stmt 0 view .LVU168
 604 0002 1748     		ldr	r0, .L40
 605 0004 174B     		ldr	r3, .L40+4
 606 0006 0360     		str	r3, [r0]
 301:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 607              		.loc 1 301 3 is_stmt 1 view .LVU169
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 24


 301:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 608              		.loc 1 301 24 is_stmt 0 view .LVU170
 609 0008 E123     		movs	r3, #225
 610 000a 5B02     		lsls	r3, r3, #9
 611 000c 4360     		str	r3, [r0, #4]
 302:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 612              		.loc 1 302 3 is_stmt 1 view .LVU171
 302:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 613              		.loc 1 302 26 is_stmt 0 view .LVU172
 614 000e 0023     		movs	r3, #0
 615 0010 8360     		str	r3, [r0, #8]
 303:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 616              		.loc 1 303 3 is_stmt 1 view .LVU173
 303:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 617              		.loc 1 303 24 is_stmt 0 view .LVU174
 618 0012 C360     		str	r3, [r0, #12]
 304:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 619              		.loc 1 304 3 is_stmt 1 view .LVU175
 304:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 620              		.loc 1 304 22 is_stmt 0 view .LVU176
 621 0014 0361     		str	r3, [r0, #16]
 305:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 622              		.loc 1 305 3 is_stmt 1 view .LVU177
 305:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 623              		.loc 1 305 20 is_stmt 0 view .LVU178
 624 0016 0C22     		movs	r2, #12
 625 0018 4261     		str	r2, [r0, #20]
 306:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 626              		.loc 1 306 3 is_stmt 1 view .LVU179
 306:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 627              		.loc 1 306 25 is_stmt 0 view .LVU180
 628 001a 8361     		str	r3, [r0, #24]
 307:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 629              		.loc 1 307 3 is_stmt 1 view .LVU181
 307:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 630              		.loc 1 307 28 is_stmt 0 view .LVU182
 631 001c C361     		str	r3, [r0, #28]
 308:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 632              		.loc 1 308 3 is_stmt 1 view .LVU183
 308:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 633              		.loc 1 308 30 is_stmt 0 view .LVU184
 634 001e 0362     		str	r3, [r0, #32]
 309:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 635              		.loc 1 309 3 is_stmt 1 view .LVU185
 309:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 636              		.loc 1 309 30 is_stmt 0 view .LVU186
 637 0020 4362     		str	r3, [r0, #36]
 310:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 638              		.loc 1 310 3 is_stmt 1 view .LVU187
 310:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 639              		.loc 1 310 38 is_stmt 0 view .LVU188
 640 0022 8362     		str	r3, [r0, #40]
 311:Core/Src/main.c ****   {
 641              		.loc 1 311 3 is_stmt 1 view .LVU189
 311:Core/Src/main.c ****   {
 642              		.loc 1 311 7 is_stmt 0 view .LVU190
 643 0024 FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 25


 644              	.LVL25:
 311:Core/Src/main.c ****   {
 645              		.loc 1 311 6 view .LVU191
 646 0028 0028     		cmp	r0, #0
 647 002a 11D1     		bne	.L36
 315:Core/Src/main.c ****   {
 648              		.loc 1 315 3 is_stmt 1 view .LVU192
 315:Core/Src/main.c ****   {
 649              		.loc 1 315 7 is_stmt 0 view .LVU193
 650 002c 0021     		movs	r1, #0
 651 002e 0C48     		ldr	r0, .L40
 652 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 653              	.LVL26:
 315:Core/Src/main.c ****   {
 654              		.loc 1 315 6 view .LVU194
 655 0034 0028     		cmp	r0, #0
 656 0036 0DD1     		bne	.L37
 319:Core/Src/main.c ****   {
 657              		.loc 1 319 3 is_stmt 1 view .LVU195
 319:Core/Src/main.c ****   {
 658              		.loc 1 319 7 is_stmt 0 view .LVU196
 659 0038 0021     		movs	r1, #0
 660 003a 0948     		ldr	r0, .L40
 661 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 662              	.LVL27:
 319:Core/Src/main.c ****   {
 663              		.loc 1 319 6 view .LVU197
 664 0040 0028     		cmp	r0, #0
 665 0042 09D1     		bne	.L38
 323:Core/Src/main.c ****   {
 666              		.loc 1 323 3 is_stmt 1 view .LVU198
 323:Core/Src/main.c ****   {
 667              		.loc 1 323 7 is_stmt 0 view .LVU199
 668 0044 0648     		ldr	r0, .L40
 669 0046 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 670              	.LVL28:
 323:Core/Src/main.c ****   {
 671              		.loc 1 323 6 view .LVU200
 672 004a 0028     		cmp	r0, #0
 673 004c 06D1     		bne	.L39
 331:Core/Src/main.c **** 
 674              		.loc 1 331 1 view .LVU201
 675              		@ sp needed
 676 004e 10BD     		pop	{r4, pc}
 677              	.L36:
 313:Core/Src/main.c ****   }
 678              		.loc 1 313 5 is_stmt 1 view .LVU202
 679 0050 FFF7FEFF 		bl	Error_Handler
 680              	.LVL29:
 681              	.L37:
 317:Core/Src/main.c ****   }
 682              		.loc 1 317 5 view .LVU203
 683 0054 FFF7FEFF 		bl	Error_Handler
 684              	.LVL30:
 685              	.L38:
 321:Core/Src/main.c ****   }
 686              		.loc 1 321 5 view .LVU204
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 26


 687 0058 FFF7FEFF 		bl	Error_Handler
 688              	.LVL31:
 689              	.L39:
 325:Core/Src/main.c ****   }
 690              		.loc 1 325 5 view .LVU205
 691 005c FFF7FEFF 		bl	Error_Handler
 692              	.LVL32:
 693              	.L41:
 694              		.align	2
 695              	.L40:
 696 0060 00000000 		.word	huart2
 697 0064 00440040 		.word	1073759232
 698              		.cfi_endproc
 699              	.LFE450:
 701              		.section	.text.SystemClock_Config,"ax",%progbits
 702              		.align	1
 703              		.global	SystemClock_Config
 704              		.syntax unified
 705              		.code	16
 706              		.thumb_func
 708              	SystemClock_Config:
 709              	.LFB447:
 152:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 710              		.loc 1 152 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 72
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714 0000 00B5     		push	{lr}
 715              	.LCFI8:
 716              		.cfi_def_cfa_offset 4
 717              		.cfi_offset 14, -4
 718 0002 93B0     		sub	sp, sp, #76
 719              	.LCFI9:
 720              		.cfi_def_cfa_offset 80
 153:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 721              		.loc 1 153 3 view .LVU207
 153:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 722              		.loc 1 153 22 is_stmt 0 view .LVU208
 723 0004 3422     		movs	r2, #52
 724 0006 0021     		movs	r1, #0
 725 0008 05A8     		add	r0, sp, #20
 726 000a FFF7FEFF 		bl	memset
 727              	.LVL33:
 154:Core/Src/main.c **** 
 728              		.loc 1 154 3 is_stmt 1 view .LVU209
 154:Core/Src/main.c **** 
 729              		.loc 1 154 22 is_stmt 0 view .LVU210
 730 000e 1022     		movs	r2, #16
 731 0010 0021     		movs	r1, #0
 732 0012 01A8     		add	r0, sp, #4
 733 0014 FFF7FEFF 		bl	memset
 734              	.LVL34:
 158:Core/Src/main.c **** 
 735              		.loc 1 158 3 is_stmt 1 view .LVU211
 736 0018 8020     		movs	r0, #128
 737 001a 8000     		lsls	r0, r0, #2
 738 001c FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 27


 739              	.LVL35:
 163:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 740              		.loc 1 163 3 view .LVU212
 163:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 741              		.loc 1 163 36 is_stmt 0 view .LVU213
 742 0020 0223     		movs	r3, #2
 743 0022 0593     		str	r3, [sp, #20]
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 744              		.loc 1 164 3 is_stmt 1 view .LVU214
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 745              		.loc 1 164 30 is_stmt 0 view .LVU215
 746 0024 FE33     		adds	r3, r3, #254
 747 0026 0893     		str	r3, [sp, #32]
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 748              		.loc 1 165 3 is_stmt 1 view .LVU216
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 749              		.loc 1 165 28 is_stmt 0 view .LVU217
 750 0028 0023     		movs	r3, #0
 751 002a 0993     		str	r3, [sp, #36]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 752              		.loc 1 166 3 is_stmt 1 view .LVU218
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 753              		.loc 1 166 41 is_stmt 0 view .LVU219
 754 002c 4022     		movs	r2, #64
 755 002e 0A92     		str	r2, [sp, #40]
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 756              		.loc 1 167 3 is_stmt 1 view .LVU220
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 757              		.loc 1 167 34 is_stmt 0 view .LVU221
 758 0030 0C93     		str	r3, [sp, #48]
 168:Core/Src/main.c ****   {
 759              		.loc 1 168 3 is_stmt 1 view .LVU222
 168:Core/Src/main.c ****   {
 760              		.loc 1 168 7 is_stmt 0 view .LVU223
 761 0032 05A8     		add	r0, sp, #20
 762 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 763              	.LVL36:
 168:Core/Src/main.c ****   {
 764              		.loc 1 168 6 view .LVU224
 765 0038 0028     		cmp	r0, #0
 766 003a 0DD1     		bne	.L45
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 767              		.loc 1 175 3 is_stmt 1 view .LVU225
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 768              		.loc 1 175 31 is_stmt 0 view .LVU226
 769 003c 0723     		movs	r3, #7
 770 003e 0193     		str	r3, [sp, #4]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 771              		.loc 1 177 3 is_stmt 1 view .LVU227
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 772              		.loc 1 177 34 is_stmt 0 view .LVU228
 773 0040 0023     		movs	r3, #0
 774 0042 0293     		str	r3, [sp, #8]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 775              		.loc 1 178 3 is_stmt 1 view .LVU229
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 776              		.loc 1 178 35 is_stmt 0 view .LVU230
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 28


 777 0044 0393     		str	r3, [sp, #12]
 179:Core/Src/main.c **** 
 778              		.loc 1 179 3 is_stmt 1 view .LVU231
 179:Core/Src/main.c **** 
 779              		.loc 1 179 36 is_stmt 0 view .LVU232
 780 0046 0493     		str	r3, [sp, #16]
 181:Core/Src/main.c ****   {
 781              		.loc 1 181 3 is_stmt 1 view .LVU233
 181:Core/Src/main.c ****   {
 782              		.loc 1 181 7 is_stmt 0 view .LVU234
 783 0048 0021     		movs	r1, #0
 784 004a 01A8     		add	r0, sp, #4
 785 004c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 786              	.LVL37:
 181:Core/Src/main.c ****   {
 787              		.loc 1 181 6 view .LVU235
 788 0050 0028     		cmp	r0, #0
 789 0052 03D1     		bne	.L46
 185:Core/Src/main.c **** 
 790              		.loc 1 185 1 view .LVU236
 791 0054 13B0     		add	sp, sp, #76
 792              		@ sp needed
 793 0056 00BD     		pop	{pc}
 794              	.L45:
 170:Core/Src/main.c ****   }
 795              		.loc 1 170 5 is_stmt 1 view .LVU237
 796 0058 FFF7FEFF 		bl	Error_Handler
 797              	.LVL38:
 798              	.L46:
 183:Core/Src/main.c ****   }
 799              		.loc 1 183 5 view .LVU238
 800 005c FFF7FEFF 		bl	Error_Handler
 801              	.LVL39:
 802              		.cfi_endproc
 803              	.LFE447:
 805              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 806              		.align	2
 807              	.LC10:
 808 0000 536C6176 		.ascii	"Slave ready\000"
 808      65207265 
 808      61647900 
 809              		.section	.text.main,"ax",%progbits
 810              		.align	1
 811              		.global	main
 812              		.syntax unified
 813              		.code	16
 814              		.thumb_func
 816              	main:
 817              	.LFB446:
 100:Core/Src/main.c **** 
 818              		.loc 1 100 1 view -0
 819              		.cfi_startproc
 820              		@ Volatile: function does not return.
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823 0000 10B5     		push	{r4, lr}
 824              	.LCFI10:
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 29


 825              		.cfi_def_cfa_offset 8
 826              		.cfi_offset 4, -8
 827              		.cfi_offset 14, -4
 109:Core/Src/main.c **** 
 828              		.loc 1 109 3 view .LVU240
 829 0002 FFF7FEFF 		bl	HAL_Init
 830              	.LVL40:
 116:Core/Src/main.c **** 
 831              		.loc 1 116 3 view .LVU241
 832 0006 FFF7FEFF 		bl	SystemClock_Config
 833              	.LVL41:
 123:Core/Src/main.c ****   MX_ADC1_Init();
 834              		.loc 1 123 3 view .LVU242
 835 000a FFF7FEFF 		bl	MX_GPIO_Init
 836              	.LVL42:
 124:Core/Src/main.c ****   MX_SPI2_Init();
 837              		.loc 1 124 3 view .LVU243
 838 000e FFF7FEFF 		bl	MX_ADC1_Init
 839              	.LVL43:
 125:Core/Src/main.c ****   MX_USART2_UART_Init();
 840              		.loc 1 125 3 view .LVU244
 841 0012 FFF7FEFF 		bl	MX_SPI2_Init
 842              	.LVL44:
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 843              		.loc 1 126 3 view .LVU245
 844 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 845              	.LVL45:
 128:Core/Src/main.c **** 
 846              		.loc 1 128 3 view .LVU246
 847 001a 0648     		ldr	r0, .L49
 848 001c FFF7FEFF 		bl	puts
 849              	.LVL46:
 850              	.L48:
 134:Core/Src/main.c ****   {
 851              		.loc 1 134 3 discriminator 1 view .LVU247
 139:Core/Src/main.c ****     HAL_Delay(100); // Simulate idle state
 852              		.loc 1 139 5 discriminator 1 view .LVU248
 853 0020 6423     		movs	r3, #100
 854 0022 0122     		movs	r2, #1
 855 0024 0449     		ldr	r1, .L49+4
 856 0026 0548     		ldr	r0, .L49+8
 857 0028 FFF7FEFF 		bl	HAL_SPI_Transmit
 858              	.LVL47:
 140:Core/Src/main.c **** 
 859              		.loc 1 140 5 discriminator 1 view .LVU249
 860 002c 6420     		movs	r0, #100
 861 002e FFF7FEFF 		bl	HAL_Delay
 862              	.LVL48:
 134:Core/Src/main.c ****   {
 863              		.loc 1 134 9 discriminator 1 view .LVU250
 864 0032 F5E7     		b	.L48
 865              	.L50:
 866              		.align	2
 867              	.L49:
 868 0034 00000000 		.word	.LC10
 869 0038 00000000 		.word	.LANCHOR4
 870 003c 00000000 		.word	.LANCHOR3
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 30


 871              		.cfi_endproc
 872              	.LFE446:
 874              		.global	convCompleted
 875              		.global	msg
 876              		.global	rawValues
 877              		.global	adc_1
 878              		.global	adc_0
 879              		.global	huart2
 880              		.global	hspi2
 881              		.global	hadc1
 882              		.global	spi_rx_buffer
 883              		.global	spi_tx_buffer
 884              		.section	.bss.adc_0,"aw",%nobits
 885              		.align	1
 888              	adc_0:
 889 0000 0000     		.space	2
 890              		.section	.bss.adc_1,"aw",%nobits
 891              		.align	1
 894              	adc_1:
 895 0000 0000     		.space	2
 896              		.section	.bss.convCompleted,"aw",%nobits
 897              		.set	.LANCHOR1,. + 0
 900              	convCompleted:
 901 0000 00       		.space	1
 902              		.section	.bss.hadc1,"aw",%nobits
 903              		.align	2
 904              		.set	.LANCHOR2,. + 0
 907              	hadc1:
 908 0000 00000000 		.space	100
 908      00000000 
 908      00000000 
 908      00000000 
 908      00000000 
 909              		.section	.bss.hspi2,"aw",%nobits
 910              		.align	2
 911              		.set	.LANCHOR3,. + 0
 914              	hspi2:
 915 0000 00000000 		.space	100
 915      00000000 
 915      00000000 
 915      00000000 
 915      00000000 
 916              		.section	.bss.huart2,"aw",%nobits
 917              		.align	2
 920              	huart2:
 921 0000 00000000 		.space	148
 921      00000000 
 921      00000000 
 921      00000000 
 921      00000000 
 922              		.section	.bss.msg,"aw",%nobits
 923              		.align	2
 926              	msg:
 927 0000 00000000 		.space	100
 927      00000000 
 927      00000000 
 927      00000000 
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 31


 927      00000000 
 928              		.section	.bss.rawValues,"aw",%nobits
 929              		.align	2
 932              	rawValues:
 933 0000 0000     		.space	2
 934              		.section	.bss.spi_rx_buffer,"aw",%nobits
 935              		.align	2
 936              		.set	.LANCHOR0,. + 0
 939              	spi_rx_buffer:
 940 0000 00000000 		.space	10
 940      00000000 
 940      0000
 941              		.section	.data.spi_tx_buffer,"aw"
 942              		.set	.LANCHOR4,. + 0
 945              	spi_tx_buffer:
 946 0000 15       		.byte	21
 947              		.text
 948              	.Letext0:
 949              		.file 3 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default
 950              		.file 4 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 951              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h"
 952              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 953              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 954              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
 955              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 956              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 957              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h"
 958              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h"
 959              		.file 13 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 960              		.file 14 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 961              		.file 15 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h"
 962              		.file 16 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h"
 963              		.file 17 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 964              		.file 18 "<built-in>"
 965              		.file 19 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\stdio.h"
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:146    .text.MX_GPIO_Init:00000074 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:151    .rodata.HAL_SPI_TxRxCpltCallback.str1.4:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:158    .text.HAL_SPI_TxRxCpltCallback:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:164    .text.HAL_SPI_TxRxCpltCallback:00000000 HAL_SPI_TxRxCpltCallback
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:233    .text.HAL_SPI_TxRxCpltCallback:00000030 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:241    .text._write:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:247    .text._write:00000000 _write
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:282    .text._write:00000014 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:920    .bss.huart2:00000000 huart2
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:287    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:293    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:312    .text.HAL_ADC_ConvCpltCallback:00000008 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:317    .text.Error_Handler:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:323    .text.Error_Handler:00000000 Error_Handler
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:355    .text.MX_ADC1_Init:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:360    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:495    .text.MX_ADC1_Init:00000080 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:502    .text.MX_SPI2_Init:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:507    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:580    .text.MX_SPI2_Init:00000038 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:586    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:591    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:696    .text.MX_USART2_UART_Init:00000060 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:702    .text.SystemClock_Config:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:708    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:806    .rodata.main.str1.4:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:810    .text.main:00000000 $t
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:816    .text.main:00000000 main
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:868    .text.main:00000034 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:900    .bss.convCompleted:00000000 convCompleted
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:926    .bss.msg:00000000 msg
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:932    .bss.rawValues:00000000 rawValues
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:894    .bss.adc_1:00000000 adc_1
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:888    .bss.adc_0:00000000 adc_0
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:914    .bss.hspi2:00000000 hspi2
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:907    .bss.hadc1:00000000 hadc1
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:939    .bss.spi_rx_buffer:00000000 spi_rx_buffer
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:945    .data.spi_tx_buffer:00000000 spi_tx_buffer
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:885    .bss.adc_0:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:891    .bss.adc_1:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:901    .bss.convCompleted:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:903    .bss.hadc1:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:910    .bss.hspi2:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:917    .bss.huart2:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:923    .bss.msg:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:929    .bss.rawValues:00000000 $d
C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s:935    .bss.spi_rx_buffer:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
printf
ARM GAS  C:\Users\tugru\AppData\Local\Temp\cc2lI0si.s 			page 33


putchar
HAL_UART_Transmit
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
puts
HAL_SPI_Transmit
HAL_Delay
