{
  "Top": "divider",
  "RtlTop": "divider",
  "RtlPrefix": "",
  "RtlSubPrefix": "divider_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvf1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"input": {
      "index": "0",
      "direction": "in",
      "srcType": "",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "input_r",
          "name": "input_r",
          "usage": "data",
          "direction": "in"
        }]
    }},
  "ReturnValue": {
    "srcType": "",
    "srcSize": "96",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=port",
      "config_cosim -wave_debug=1"
    ],
    "DirectiveTcl": ["set_directive_top divider -name divider"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "divider"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 4",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "divider",
    "Version": "1.0",
    "DisplayName": "Divider",
    "Revision": "2113471906",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_divider_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/div.cpp"],
    "Vhdl": [
      "impl\/vhdl\/divider_divLUT_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/divider_mul_32ns_32s_64_1_1.vhd",
      "impl\/vhdl\/divider_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/divider_mul_64s_16ns_80_1_1.vhd",
      "impl\/vhdl\/divider.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/divider_divLUT_ROM_AUTO_1R.dat",
      "impl\/verilog\/divider_divLUT_ROM_AUTO_1R.v",
      "impl\/verilog\/divider_mul_32ns_32s_64_1_1.v",
      "impl\/verilog\/divider_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/divider_mul_64s_16ns_80_1_1.v",
      "impl\/verilog\/divider.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/divider.protoinst",
      ".debug\/LUT.protoinst",
      ".debug\/leading_zero_count.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "96",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "input_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"input_r": "DATA"},
      "ports": ["input_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "96"
    },
    "input_r": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "divider"},
    "Info": {"divider": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"divider": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "2",
          "LatencyWorst": "3",
          "PipelineIIMin": "2",
          "PipelineIIMax": "4",
          "PipelineII": "2 ~ 4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.171"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "11",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "313",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1455",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-16 05:46:52 +03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2.2"
  }
}
