// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_projlub_Pipeline_VITIS_LOOP_42_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        temp_dout,
        temp_num_data_valid,
        temp_fifo_cap,
        temp_empty_n,
        temp_read,
        lb_s_i_dout,
        lb_s_i_num_data_valid,
        lb_s_i_fifo_cap,
        lb_s_i_empty_n,
        lb_s_i_read,
        ub_s_i_dout,
        ub_s_i_num_data_valid,
        ub_s_i_fifo_cap,
        ub_s_i_empty_n,
        ub_s_i_read,
        xupdate_i_din,
        xupdate_i_num_data_valid,
        xupdate_i_fifo_cap,
        xupdate_i_full_n,
        xupdate_i_write,
        len
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [255:0] temp_dout;
input  [6:0] temp_num_data_valid;
input  [6:0] temp_fifo_cap;
input   temp_empty_n;
output   temp_read;
input  [255:0] lb_s_i_dout;
input  [6:0] lb_s_i_num_data_valid;
input  [6:0] lb_s_i_fifo_cap;
input   lb_s_i_empty_n;
output   lb_s_i_read;
input  [255:0] ub_s_i_dout;
input  [6:0] ub_s_i_num_data_valid;
input  [6:0] ub_s_i_fifo_cap;
input   ub_s_i_empty_n;
output   ub_s_i_read;
output  [255:0] xupdate_i_din;
input  [6:0] xupdate_i_num_data_valid;
input  [6:0] xupdate_i_fifo_cap;
input   xupdate_i_full_n;
output   xupdate_i_write;
input  [30:0] len;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln42_fu_183_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    temp_blk_n;
wire    ap_block_pp0_stage0;
reg    lb_s_i_blk_n;
reg    ub_s_i_blk_n;
reg    xupdate_i_blk_n;
reg   [29:0] i_fu_92;
wire   [29:0] add_ln42_fu_189_p2;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_11001;
reg   [29:0] ap_sig_allocacmp_i_load;
reg    temp_read_local;
reg    lb_s_i_read_local;
reg    ub_s_i_read_local;
wire   [255:0] or_ln54_1_fu_1201_p5;
reg    ap_block_pp0_stage0_01001;
reg    xupdate_i_write_local;
wire   [63:0] bitcast_ln44_fu_243_p1;
wire   [63:0] bitcast_ln46_fu_355_p1;
wire   [63:0] select_ln51_fu_459_p3;
wire   [63:0] bitcast_ln45_fu_299_p1;
wire   [63:0] bitcast_ln44_1_fu_248_p1;
wire   [63:0] bitcast_ln46_1_fu_360_p1;
wire   [63:0] select_ln51_1_fu_660_p3;
wire   [63:0] bitcast_ln45_1_fu_304_p1;
wire   [63:0] bitcast_ln44_2_fu_253_p1;
wire   [63:0] bitcast_ln46_2_fu_365_p1;
wire   [63:0] select_ln51_2_fu_867_p3;
wire   [63:0] bitcast_ln45_2_fu_309_p1;
wire   [63:0] bitcast_ln44_3_fu_258_p1;
wire   [63:0] bitcast_ln46_3_fu_370_p1;
wire   [63:0] select_ln51_3_fu_1074_p3;
wire   [63:0] bitcast_ln45_3_fu_314_p1;
wire   [30:0] zext_ln40_fu_179_p1;
wire   [63:0] trunc_ln44_fu_209_p1;
wire   [63:0] trunc_ln44_3_fu_213_p4;
wire   [63:0] trunc_ln44_4_fu_223_p4;
wire   [63:0] trunc_ln44_5_fu_233_p4;
wire   [63:0] trunc_ln45_fu_265_p1;
wire   [63:0] trunc_ln45_3_fu_269_p4;
wire   [63:0] trunc_ln45_4_fu_279_p4;
wire   [63:0] trunc_ln45_5_fu_289_p4;
wire   [63:0] trunc_ln46_fu_321_p1;
wire   [63:0] trunc_ln46_3_fu_325_p4;
wire   [63:0] trunc_ln46_4_fu_335_p4;
wire   [63:0] trunc_ln46_5_fu_345_p4;
wire   [10:0] tmp_fu_375_p4;
wire   [51:0] trunc_ln51_fu_385_p1;
wire   [0:0] icmp_ln51_1_fu_409_p2;
wire   [0:0] icmp_ln51_fu_403_p2;
wire   [10:0] tmp_1_fu_389_p4;
wire   [51:0] trunc_ln51_1_fu_399_p1;
wire   [0:0] icmp_ln51_3_fu_427_p2;
wire   [0:0] icmp_ln51_2_fu_421_p2;
wire   [0:0] or_ln51_fu_415_p2;
wire   [0:0] or_ln51_1_fu_433_p2;
wire   [0:0] and_ln51_fu_439_p2;
wire   [0:0] tmp_2_fu_127_p2;
wire   [0:0] and_ln51_1_fu_453_p2;
wire   [63:0] bitcast_ln52_fu_468_p1;
wire   [10:0] tmp_3_fu_472_p4;
wire   [51:0] trunc_ln52_fu_482_p1;
wire   [0:0] icmp_ln52_1_fu_506_p2;
wire   [0:0] icmp_ln52_fu_500_p2;
wire   [10:0] tmp_4_fu_486_p4;
wire   [51:0] trunc_ln52_1_fu_496_p1;
wire   [0:0] icmp_ln52_3_fu_524_p2;
wire   [0:0] icmp_ln52_2_fu_518_p2;
wire   [0:0] or_ln52_fu_512_p2;
wire   [0:0] or_ln52_1_fu_530_p2;
wire   [0:0] and_ln52_fu_536_p2;
wire   [0:0] tmp_5_fu_131_p2;
wire   [0:0] and_ln52_1_fu_550_p2;
wire   [10:0] tmp_6_fu_564_p4;
wire   [51:0] trunc_ln51_2_fu_574_p4;
wire   [0:0] icmp_ln51_5_fu_610_p2;
wire   [0:0] icmp_ln51_4_fu_604_p2;
wire   [10:0] tmp_7_fu_584_p4;
wire   [51:0] trunc_ln51_3_fu_594_p4;
wire   [0:0] icmp_ln51_7_fu_628_p2;
wire   [0:0] icmp_ln51_6_fu_622_p2;
wire   [0:0] or_ln51_2_fu_616_p2;
wire   [0:0] or_ln51_3_fu_634_p2;
wire   [0:0] and_ln51_2_fu_640_p2;
wire   [0:0] tmp_8_fu_135_p2;
wire   [0:0] and_ln51_3_fu_654_p2;
wire   [63:0] bitcast_ln52_1_fu_669_p1;
wire   [10:0] tmp_9_fu_673_p4;
wire   [51:0] trunc_ln52_2_fu_683_p1;
wire   [0:0] icmp_ln52_5_fu_713_p2;
wire   [0:0] icmp_ln52_4_fu_707_p2;
wire   [10:0] tmp_s_fu_687_p4;
wire   [51:0] trunc_ln52_3_fu_697_p4;
wire   [0:0] icmp_ln52_7_fu_731_p2;
wire   [0:0] icmp_ln52_6_fu_725_p2;
wire   [0:0] or_ln52_2_fu_719_p2;
wire   [0:0] or_ln52_3_fu_737_p2;
wire   [0:0] and_ln52_2_fu_743_p2;
wire   [0:0] tmp_10_fu_139_p2;
wire   [0:0] and_ln52_3_fu_757_p2;
wire   [10:0] tmp_11_fu_771_p4;
wire   [51:0] trunc_ln51_4_fu_781_p4;
wire   [0:0] icmp_ln51_9_fu_817_p2;
wire   [0:0] icmp_ln51_8_fu_811_p2;
wire   [10:0] tmp_12_fu_791_p4;
wire   [51:0] trunc_ln51_5_fu_801_p4;
wire   [0:0] icmp_ln51_11_fu_835_p2;
wire   [0:0] icmp_ln51_10_fu_829_p2;
wire   [0:0] or_ln51_4_fu_823_p2;
wire   [0:0] or_ln51_5_fu_841_p2;
wire   [0:0] and_ln51_4_fu_847_p2;
wire   [0:0] tmp_13_fu_143_p2;
wire   [0:0] and_ln51_5_fu_861_p2;
wire   [63:0] bitcast_ln52_2_fu_876_p1;
wire   [10:0] tmp_14_fu_880_p4;
wire   [51:0] trunc_ln52_4_fu_890_p1;
wire   [0:0] icmp_ln52_9_fu_920_p2;
wire   [0:0] icmp_ln52_8_fu_914_p2;
wire   [10:0] tmp_15_fu_894_p4;
wire   [51:0] trunc_ln52_5_fu_904_p4;
wire   [0:0] icmp_ln52_11_fu_938_p2;
wire   [0:0] icmp_ln52_10_fu_932_p2;
wire   [0:0] or_ln52_4_fu_926_p2;
wire   [0:0] or_ln52_5_fu_944_p2;
wire   [0:0] and_ln52_4_fu_950_p2;
wire   [0:0] tmp_16_fu_147_p2;
wire   [0:0] and_ln52_5_fu_964_p2;
wire   [10:0] tmp_17_fu_978_p4;
wire   [51:0] trunc_ln51_6_fu_988_p4;
wire   [0:0] icmp_ln51_13_fu_1024_p2;
wire   [0:0] icmp_ln51_12_fu_1018_p2;
wire   [10:0] tmp_18_fu_998_p4;
wire   [51:0] trunc_ln51_7_fu_1008_p4;
wire   [0:0] icmp_ln51_15_fu_1042_p2;
wire   [0:0] icmp_ln51_14_fu_1036_p2;
wire   [0:0] or_ln51_6_fu_1030_p2;
wire   [0:0] or_ln51_7_fu_1048_p2;
wire   [0:0] and_ln51_6_fu_1054_p2;
wire   [0:0] tmp_19_fu_151_p2;
wire   [0:0] and_ln51_7_fu_1068_p2;
wire   [63:0] bitcast_ln52_3_fu_1083_p1;
wire   [10:0] tmp_20_fu_1087_p4;
wire   [51:0] trunc_ln52_6_fu_1097_p1;
wire   [0:0] icmp_ln52_13_fu_1127_p2;
wire   [0:0] icmp_ln52_12_fu_1121_p2;
wire   [10:0] tmp_21_fu_1101_p4;
wire   [51:0] trunc_ln52_7_fu_1111_p4;
wire   [0:0] icmp_ln52_15_fu_1145_p2;
wire   [0:0] icmp_ln52_14_fu_1139_p2;
wire   [0:0] or_ln52_6_fu_1133_p2;
wire   [0:0] or_ln52_7_fu_1151_p2;
wire   [0:0] and_ln52_6_fu_1157_p2;
wire   [0:0] tmp_22_fu_155_p2;
wire   [0:0] and_ln52_7_fu_1171_p2;
wire   [63:0] select_ln52_fu_556_p3;
wire   [63:0] select_ln52_1_fu_763_p3;
wire   [63:0] select_ln52_2_fu_970_p3;
wire   [63:0] select_ln52_3_fu_1177_p3;
wire   [63:0] bitcast_ln54_3_fu_1197_p1;
wire   [63:0] bitcast_ln54_2_fu_1193_p1;
wire   [63:0] bitcast_ln54_1_fu_1189_p1;
wire   [63:0] bitcast_ln54_fu_1185_p1;
reg    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_92 = 30'd0;
#0 ap_done_reg = 1'b0;
end

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U87(
    .din0(bitcast_ln44_fu_243_p1),
    .din1(bitcast_ln46_fu_355_p1),
    .opcode(5'd2),
    .dout(tmp_2_fu_127_p2)
);

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U88(
    .din0(select_ln51_fu_459_p3),
    .din1(bitcast_ln45_fu_299_p1),
    .opcode(5'd4),
    .dout(tmp_5_fu_131_p2)
);

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U89(
    .din0(bitcast_ln44_1_fu_248_p1),
    .din1(bitcast_ln46_1_fu_360_p1),
    .opcode(5'd2),
    .dout(tmp_8_fu_135_p2)
);

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U90(
    .din0(select_ln51_1_fu_660_p3),
    .din1(bitcast_ln45_1_fu_304_p1),
    .opcode(5'd4),
    .dout(tmp_10_fu_139_p2)
);

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U91(
    .din0(bitcast_ln44_2_fu_253_p1),
    .din1(bitcast_ln46_2_fu_365_p1),
    .opcode(5'd2),
    .dout(tmp_13_fu_143_p2)
);

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U92(
    .din0(select_ln51_2_fu_867_p3),
    .din1(bitcast_ln45_2_fu_309_p1),
    .opcode(5'd4),
    .dout(tmp_16_fu_147_p2)
);

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U93(
    .din0(bitcast_ln44_3_fu_258_p1),
    .din1(bitcast_ln46_3_fu_370_p1),
    .opcode(5'd2),
    .dout(tmp_19_fu_151_p2)
);

pl_kernel_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U94(
    .din0(select_ln51_3_fu_1074_p3),
    .din1(bitcast_ln45_3_fu_314_p1),
    .opcode(5'd4),
    .dout(tmp_22_fu_155_p2)
);

pl_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln42_fu_183_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_92 <= add_ln42_fu_189_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_92 <= 30'd0;
        end
    end
end

always @ (*) begin
    if (((icmp_ln42_fu_183_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 30'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_92;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lb_s_i_blk_n = lb_s_i_empty_n;
    end else begin
        lb_s_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lb_s_i_read_local = 1'b1;
    end else begin
        lb_s_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_blk_n = temp_empty_n;
    end else begin
        temp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_read_local = 1'b1;
    end else begin
        temp_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ub_s_i_blk_n = ub_s_i_empty_n;
    end else begin
        ub_s_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ub_s_i_read_local = 1'b1;
    end else begin
        ub_s_i_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xupdate_i_blk_n = xupdate_i_full_n;
    end else begin
        xupdate_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xupdate_i_write_local = 1'b1;
    end else begin
        xupdate_i_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln42_fu_189_p2 = (ap_sig_allocacmp_i_load + 30'd1);

assign and_ln51_1_fu_453_p2 = (tmp_2_fu_127_p2 & and_ln51_fu_439_p2);

assign and_ln51_2_fu_640_p2 = (or_ln51_3_fu_634_p2 & or_ln51_2_fu_616_p2);

assign and_ln51_3_fu_654_p2 = (tmp_8_fu_135_p2 & and_ln51_2_fu_640_p2);

assign and_ln51_4_fu_847_p2 = (or_ln51_5_fu_841_p2 & or_ln51_4_fu_823_p2);

assign and_ln51_5_fu_861_p2 = (tmp_13_fu_143_p2 & and_ln51_4_fu_847_p2);

assign and_ln51_6_fu_1054_p2 = (or_ln51_7_fu_1048_p2 & or_ln51_6_fu_1030_p2);

assign and_ln51_7_fu_1068_p2 = (tmp_19_fu_151_p2 & and_ln51_6_fu_1054_p2);

assign and_ln51_fu_439_p2 = (or_ln51_fu_415_p2 & or_ln51_1_fu_433_p2);

assign and_ln52_1_fu_550_p2 = (tmp_5_fu_131_p2 & and_ln52_fu_536_p2);

assign and_ln52_2_fu_743_p2 = (or_ln52_3_fu_737_p2 & or_ln52_2_fu_719_p2);

assign and_ln52_3_fu_757_p2 = (tmp_10_fu_139_p2 & and_ln52_2_fu_743_p2);

assign and_ln52_4_fu_950_p2 = (or_ln52_5_fu_944_p2 & or_ln52_4_fu_926_p2);

assign and_ln52_5_fu_964_p2 = (tmp_16_fu_147_p2 & and_ln52_4_fu_950_p2);

assign and_ln52_6_fu_1157_p2 = (or_ln52_7_fu_1151_p2 & or_ln52_6_fu_1133_p2);

assign and_ln52_7_fu_1171_p2 = (tmp_22_fu_155_p2 & and_ln52_6_fu_1157_p2);

assign and_ln52_fu_536_p2 = (or_ln52_fu_512_p2 & or_ln52_1_fu_530_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((xupdate_i_full_n == 1'b0) | (ub_s_i_empty_n == 1'b0) | (lb_s_i_empty_n == 1'b0) | (temp_empty_n == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln44_1_fu_248_p1 = trunc_ln44_3_fu_213_p4;

assign bitcast_ln44_2_fu_253_p1 = trunc_ln44_4_fu_223_p4;

assign bitcast_ln44_3_fu_258_p1 = trunc_ln44_5_fu_233_p4;

assign bitcast_ln44_fu_243_p1 = trunc_ln44_fu_209_p1;

assign bitcast_ln45_1_fu_304_p1 = trunc_ln45_3_fu_269_p4;

assign bitcast_ln45_2_fu_309_p1 = trunc_ln45_4_fu_279_p4;

assign bitcast_ln45_3_fu_314_p1 = trunc_ln45_5_fu_289_p4;

assign bitcast_ln45_fu_299_p1 = trunc_ln45_fu_265_p1;

assign bitcast_ln46_1_fu_360_p1 = trunc_ln46_3_fu_325_p4;

assign bitcast_ln46_2_fu_365_p1 = trunc_ln46_4_fu_335_p4;

assign bitcast_ln46_3_fu_370_p1 = trunc_ln46_5_fu_345_p4;

assign bitcast_ln46_fu_355_p1 = trunc_ln46_fu_321_p1;

assign bitcast_ln52_1_fu_669_p1 = select_ln51_1_fu_660_p3;

assign bitcast_ln52_2_fu_876_p1 = select_ln51_2_fu_867_p3;

assign bitcast_ln52_3_fu_1083_p1 = select_ln51_3_fu_1074_p3;

assign bitcast_ln52_fu_468_p1 = select_ln51_fu_459_p3;

assign bitcast_ln54_1_fu_1189_p1 = select_ln52_1_fu_763_p3;

assign bitcast_ln54_2_fu_1193_p1 = select_ln52_2_fu_970_p3;

assign bitcast_ln54_3_fu_1197_p1 = select_ln52_3_fu_1177_p3;

assign bitcast_ln54_fu_1185_p1 = select_ln52_fu_556_p3;

assign icmp_ln42_fu_183_p2 = (($signed(zext_ln40_fu_179_p1) < $signed(len)) ? 1'b1 : 1'b0);

assign icmp_ln51_10_fu_829_p2 = ((tmp_12_fu_791_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln51_11_fu_835_p2 = ((trunc_ln51_5_fu_801_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_12_fu_1018_p2 = ((tmp_17_fu_978_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln51_13_fu_1024_p2 = ((trunc_ln51_6_fu_988_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_14_fu_1036_p2 = ((tmp_18_fu_998_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln51_15_fu_1042_p2 = ((trunc_ln51_7_fu_1008_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_409_p2 = ((trunc_ln51_fu_385_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_421_p2 = ((tmp_1_fu_389_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln51_3_fu_427_p2 = ((trunc_ln51_1_fu_399_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_4_fu_604_p2 = ((tmp_6_fu_564_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln51_5_fu_610_p2 = ((trunc_ln51_2_fu_574_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_6_fu_622_p2 = ((tmp_7_fu_584_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln51_7_fu_628_p2 = ((trunc_ln51_3_fu_594_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_8_fu_811_p2 = ((tmp_11_fu_771_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln51_9_fu_817_p2 = ((trunc_ln51_4_fu_781_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_403_p2 = ((tmp_fu_375_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_10_fu_932_p2 = ((tmp_15_fu_894_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_11_fu_938_p2 = ((trunc_ln52_5_fu_904_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_12_fu_1121_p2 = ((tmp_20_fu_1087_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_13_fu_1127_p2 = ((trunc_ln52_6_fu_1097_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_14_fu_1139_p2 = ((tmp_21_fu_1101_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_15_fu_1145_p2 = ((trunc_ln52_7_fu_1111_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_506_p2 = ((trunc_ln52_fu_482_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_2_fu_518_p2 = ((tmp_4_fu_486_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_3_fu_524_p2 = ((trunc_ln52_1_fu_496_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_4_fu_707_p2 = ((tmp_9_fu_673_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_5_fu_713_p2 = ((trunc_ln52_2_fu_683_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_6_fu_725_p2 = ((tmp_s_fu_687_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_7_fu_731_p2 = ((trunc_ln52_3_fu_697_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_8_fu_914_p2 = ((tmp_14_fu_880_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln52_9_fu_920_p2 = ((trunc_ln52_4_fu_890_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_500_p2 = ((tmp_3_fu_472_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign lb_s_i_read = lb_s_i_read_local;

assign or_ln51_1_fu_433_p2 = (icmp_ln51_3_fu_427_p2 | icmp_ln51_2_fu_421_p2);

assign or_ln51_2_fu_616_p2 = (icmp_ln51_5_fu_610_p2 | icmp_ln51_4_fu_604_p2);

assign or_ln51_3_fu_634_p2 = (icmp_ln51_7_fu_628_p2 | icmp_ln51_6_fu_622_p2);

assign or_ln51_4_fu_823_p2 = (icmp_ln51_9_fu_817_p2 | icmp_ln51_8_fu_811_p2);

assign or_ln51_5_fu_841_p2 = (icmp_ln51_11_fu_835_p2 | icmp_ln51_10_fu_829_p2);

assign or_ln51_6_fu_1030_p2 = (icmp_ln51_13_fu_1024_p2 | icmp_ln51_12_fu_1018_p2);

assign or_ln51_7_fu_1048_p2 = (icmp_ln51_15_fu_1042_p2 | icmp_ln51_14_fu_1036_p2);

assign or_ln51_fu_415_p2 = (icmp_ln51_fu_403_p2 | icmp_ln51_1_fu_409_p2);

assign or_ln52_1_fu_530_p2 = (icmp_ln52_3_fu_524_p2 | icmp_ln52_2_fu_518_p2);

assign or_ln52_2_fu_719_p2 = (icmp_ln52_5_fu_713_p2 | icmp_ln52_4_fu_707_p2);

assign or_ln52_3_fu_737_p2 = (icmp_ln52_7_fu_731_p2 | icmp_ln52_6_fu_725_p2);

assign or_ln52_4_fu_926_p2 = (icmp_ln52_9_fu_920_p2 | icmp_ln52_8_fu_914_p2);

assign or_ln52_5_fu_944_p2 = (icmp_ln52_11_fu_938_p2 | icmp_ln52_10_fu_932_p2);

assign or_ln52_6_fu_1133_p2 = (icmp_ln52_13_fu_1127_p2 | icmp_ln52_12_fu_1121_p2);

assign or_ln52_7_fu_1151_p2 = (icmp_ln52_15_fu_1145_p2 | icmp_ln52_14_fu_1139_p2);

assign or_ln52_fu_512_p2 = (icmp_ln52_fu_500_p2 | icmp_ln52_1_fu_506_p2);

assign or_ln54_1_fu_1201_p5 = {{{{bitcast_ln54_3_fu_1197_p1}, {bitcast_ln54_2_fu_1193_p1}}, {bitcast_ln54_1_fu_1189_p1}}, {bitcast_ln54_fu_1185_p1}};

assign select_ln51_1_fu_660_p3 = ((and_ln51_3_fu_654_p2[0:0] == 1'b1) ? bitcast_ln46_1_fu_360_p1 : bitcast_ln44_1_fu_248_p1);

assign select_ln51_2_fu_867_p3 = ((and_ln51_5_fu_861_p2[0:0] == 1'b1) ? bitcast_ln46_2_fu_365_p1 : bitcast_ln44_2_fu_253_p1);

assign select_ln51_3_fu_1074_p3 = ((and_ln51_7_fu_1068_p2[0:0] == 1'b1) ? bitcast_ln46_3_fu_370_p1 : bitcast_ln44_3_fu_258_p1);

assign select_ln51_fu_459_p3 = ((and_ln51_1_fu_453_p2[0:0] == 1'b1) ? bitcast_ln46_fu_355_p1 : bitcast_ln44_fu_243_p1);

assign select_ln52_1_fu_763_p3 = ((and_ln52_3_fu_757_p2[0:0] == 1'b1) ? bitcast_ln45_1_fu_304_p1 : select_ln51_1_fu_660_p3);

assign select_ln52_2_fu_970_p3 = ((and_ln52_5_fu_964_p2[0:0] == 1'b1) ? bitcast_ln45_2_fu_309_p1 : select_ln51_2_fu_867_p3);

assign select_ln52_3_fu_1177_p3 = ((and_ln52_7_fu_1171_p2[0:0] == 1'b1) ? bitcast_ln45_3_fu_314_p1 : select_ln51_3_fu_1074_p3);

assign select_ln52_fu_556_p3 = ((and_ln52_1_fu_550_p2[0:0] == 1'b1) ? bitcast_ln45_fu_299_p1 : select_ln51_fu_459_p3);

assign temp_read = temp_read_local;

assign tmp_11_fu_771_p4 = {{temp_dout[190:180]}};

assign tmp_12_fu_791_p4 = {{ub_s_i_dout[190:180]}};

assign tmp_14_fu_880_p4 = {{bitcast_ln52_2_fu_876_p1[62:52]}};

assign tmp_15_fu_894_p4 = {{lb_s_i_dout[190:180]}};

assign tmp_17_fu_978_p4 = {{temp_dout[254:244]}};

assign tmp_18_fu_998_p4 = {{ub_s_i_dout[254:244]}};

assign tmp_1_fu_389_p4 = {{ub_s_i_dout[62:52]}};

assign tmp_20_fu_1087_p4 = {{bitcast_ln52_3_fu_1083_p1[62:52]}};

assign tmp_21_fu_1101_p4 = {{lb_s_i_dout[254:244]}};

assign tmp_3_fu_472_p4 = {{bitcast_ln52_fu_468_p1[62:52]}};

assign tmp_4_fu_486_p4 = {{lb_s_i_dout[62:52]}};

assign tmp_6_fu_564_p4 = {{temp_dout[126:116]}};

assign tmp_7_fu_584_p4 = {{ub_s_i_dout[126:116]}};

assign tmp_9_fu_673_p4 = {{bitcast_ln52_1_fu_669_p1[62:52]}};

assign tmp_fu_375_p4 = {{temp_dout[62:52]}};

assign tmp_s_fu_687_p4 = {{lb_s_i_dout[126:116]}};

assign trunc_ln44_3_fu_213_p4 = {{temp_dout[127:64]}};

assign trunc_ln44_4_fu_223_p4 = {{temp_dout[191:128]}};

assign trunc_ln44_5_fu_233_p4 = {{temp_dout[255:192]}};

assign trunc_ln44_fu_209_p1 = temp_dout[63:0];

assign trunc_ln45_3_fu_269_p4 = {{lb_s_i_dout[127:64]}};

assign trunc_ln45_4_fu_279_p4 = {{lb_s_i_dout[191:128]}};

assign trunc_ln45_5_fu_289_p4 = {{lb_s_i_dout[255:192]}};

assign trunc_ln45_fu_265_p1 = lb_s_i_dout[63:0];

assign trunc_ln46_3_fu_325_p4 = {{ub_s_i_dout[127:64]}};

assign trunc_ln46_4_fu_335_p4 = {{ub_s_i_dout[191:128]}};

assign trunc_ln46_5_fu_345_p4 = {{ub_s_i_dout[255:192]}};

assign trunc_ln46_fu_321_p1 = ub_s_i_dout[63:0];

assign trunc_ln51_1_fu_399_p1 = ub_s_i_dout[51:0];

assign trunc_ln51_2_fu_574_p4 = {{temp_dout[115:64]}};

assign trunc_ln51_3_fu_594_p4 = {{ub_s_i_dout[115:64]}};

assign trunc_ln51_4_fu_781_p4 = {{temp_dout[179:128]}};

assign trunc_ln51_5_fu_801_p4 = {{ub_s_i_dout[179:128]}};

assign trunc_ln51_6_fu_988_p4 = {{temp_dout[243:192]}};

assign trunc_ln51_7_fu_1008_p4 = {{ub_s_i_dout[243:192]}};

assign trunc_ln51_fu_385_p1 = temp_dout[51:0];

assign trunc_ln52_1_fu_496_p1 = lb_s_i_dout[51:0];

assign trunc_ln52_2_fu_683_p1 = bitcast_ln52_1_fu_669_p1[51:0];

assign trunc_ln52_3_fu_697_p4 = {{lb_s_i_dout[115:64]}};

assign trunc_ln52_4_fu_890_p1 = bitcast_ln52_2_fu_876_p1[51:0];

assign trunc_ln52_5_fu_904_p4 = {{lb_s_i_dout[179:128]}};

assign trunc_ln52_6_fu_1097_p1 = bitcast_ln52_3_fu_1083_p1[51:0];

assign trunc_ln52_7_fu_1111_p4 = {{lb_s_i_dout[243:192]}};

assign trunc_ln52_fu_482_p1 = bitcast_ln52_fu_468_p1[51:0];

assign ub_s_i_read = ub_s_i_read_local;

assign xupdate_i_din = or_ln54_1_fu_1201_p5;

assign xupdate_i_write = xupdate_i_write_local;

assign zext_ln40_fu_179_p1 = ap_sig_allocacmp_i_load;

endmodule //pl_kernel_projlub_Pipeline_VITIS_LOOP_42_1
