$date
2022-09-08T18:48+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module muxLookup $end
 $var wire 1 ! _io_out_T_12 $end
 $var wire 1 " io_in4 $end
 $var wire 1 # io_out $end
 $var wire 1 $ _io_out_T_8 $end
 $var wire 1 % io_in7 $end
 $var wire 1 & _io_out_T_2 $end
 $var wire 1 ' _io_out_T_11 $end
 $var wire 1 ( _io_out_T_5 $end
 $var wire 3 ) io_sel $end
 $var wire 1 * io_in0 $end
 $var wire 1 + io_in3 $end
 $var wire 1 , _io_out_T_4 $end
 $var wire 1 - io_in6 $end
 $var wire 1 . _io_out_T_7 $end
 $var wire 1 / _io_out_T_1 $end
 $var wire 1 0 clock $end
 $var wire 1 1 _io_out_T_10 $end
 $var wire 1 2 io_in5 $end
 $var wire 1 3 _io_out_T_9 $end
 $var wire 1 4 _io_out_T_3 $end
 $var wire 1 5 io_in2 $end
 $var wire 1 6 _io_out_T_6 $end
 $var wire 1 7 _io_out_T $end
 $var wire 1 8 reset $end
 $var wire 1 9 io_in1 $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
04
0&
05
0-
0'
0.
0/
06
0!
00
0(
07
0"
01
08
0#
0*
09
0+
02
0,
b000 )
0$
03
$end
#0
18
#1
10
#6
03
0-
0%
04
0.
05
0'
0(
07
0/
b000 )
00
0"
08
0#
02
09
0+
#11
10
#16
00
