library ieee;
use ieee.std_logic_1164.all;

entity mux is
port(

);
end;

architecture one of mux is
begin

end;