{"Source Block": ["oh/stubs/hdl/OSERDESE2.v@55:62@HdlStmAssign", "   assign OQ=1'b0;\n   assign SHIFTOUT1=1'b0;\n   assign SHIFTOUT2=1'b0;\n   assign TBYTEOUT=1'b0;\n   assign TFB=1'b0;\n   assign TQ=1'b0;\n   \nendmodule // OSERDESE2\n"], "Clone Blocks": [["oh/stubs/hdl/OSERDESE2.v@49:59", "   input  T4;\n   input  TBYTEIN;\n   input  TCE;\n\n\n   assign OFB=1'b0;\n   assign OQ=1'b0;\n   assign SHIFTOUT1=1'b0;\n   assign SHIFTOUT2=1'b0;\n   assign TBYTEOUT=1'b0;\n   assign TFB=1'b0;\n"], ["oh/stubs/hdl/OSERDESE2.v@50:60", "   input  TBYTEIN;\n   input  TCE;\n\n\n   assign OFB=1'b0;\n   assign OQ=1'b0;\n   assign SHIFTOUT1=1'b0;\n   assign SHIFTOUT2=1'b0;\n   assign TBYTEOUT=1'b0;\n   assign TFB=1'b0;\n   assign TQ=1'b0;\n"], ["oh/stubs/hdl/OSERDESE2.v@51:61", "   input  TCE;\n\n\n   assign OFB=1'b0;\n   assign OQ=1'b0;\n   assign SHIFTOUT1=1'b0;\n   assign SHIFTOUT2=1'b0;\n   assign TBYTEOUT=1'b0;\n   assign TFB=1'b0;\n   assign TQ=1'b0;\n   \n"], ["oh/stubs/hdl/OSERDESE2.v@52:62", "\n\n   assign OFB=1'b0;\n   assign OQ=1'b0;\n   assign SHIFTOUT1=1'b0;\n   assign SHIFTOUT2=1'b0;\n   assign TBYTEOUT=1'b0;\n   assign TFB=1'b0;\n   assign TQ=1'b0;\n   \nendmodule // OSERDESE2\n"], ["oh/stubs/hdl/OSERDESE2.v@53:62", "\n   assign OFB=1'b0;\n   assign OQ=1'b0;\n   assign SHIFTOUT1=1'b0;\n   assign SHIFTOUT2=1'b0;\n   assign TBYTEOUT=1'b0;\n   assign TFB=1'b0;\n   assign TQ=1'b0;\n   \nendmodule // OSERDESE2\n"], ["oh/stubs/hdl/ISERDESE2.v@65:73", "   assign Q3=1'b0;\n   assign Q4=1'b0;   \n   assign Q5=1'b0;\n   assign Q6=1'b0;\n   assign Q7=1'b0;\n   assign Q8=1'b0;\n   \t\nendmodule // ISERDESE2\n\n"], ["oh/stubs/hdl/OSERDESE2.v@54:62", "   assign OFB=1'b0;\n   assign OQ=1'b0;\n   assign SHIFTOUT1=1'b0;\n   assign SHIFTOUT2=1'b0;\n   assign TBYTEOUT=1'b0;\n   assign TFB=1'b0;\n   assign TQ=1'b0;\n   \nendmodule // OSERDESE2\n"]], "Diff Content": {"Delete": [[60, "   assign TQ=1'b0;\n"]], "Add": [[60, "   wire      load_parallel = (clkdiv_sample[1:0]==2'b00);\n"], [60, "   always @ (negedge CLK)\n"], [60, "     if(load_parallel)\n"], [60, "       even[3:0]<={buffer[6],buffer[4],buffer[2],buffer[0]};\n"], [60, "     else\n"], [60, "       even[3:0]<={1'b0,even[3:1]};\n"], [60, "   always @ (negedge CLK)\n"], [60, "     if(load_parallel)\n"], [60, "       odd[3:0]<={buffer[7],buffer[5],buffer[3],buffer[1]};\n"], [60, "     else\n"], [60, "       odd[3:0]<={1'b0,odd[3:1]};\n"], [60, "   assign OQ = CLK ? even[0] : odd[0];\n"], [60, "   assign OFB       = 1'b0;\n"], [60, "   assign TQ        = 1'b0;\n"], [60, "   assign TBYTEOUT  = 1'b0;\n"], [60, "   assign SHIFTOUT1 = 1'b0;   \t\t      \n"], [60, "   assign SHIFTOUT2 = 1'b0;   \n"], [60, "   assign TFB       = 1'b0;\n"]]}}