$date
	Thu Jan 21 13:08:27 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module t $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 3 # stopVal [0:2] $end
$var reg 1 $ done $end
$var reg 3 % q [0:2] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
b100 #
0"
0!
$end
#20
0$
b0 %
1"
1!
#40
0"
0!
#60
b1 %
1!
#80
0!
#100
b10 %
1!
#120
0!
#140
b11 %
1!
#160
0!
#180
1$
b100 %
1!
#200
0!
#220
1!
#240
0!
#260
1!
#280
0!
#300
1!
#320
0!
#340
1!
#360
0!
#380
1!
#400
0!
#420
1!
#440
0!
#460
1!
#480
0!
#500
1!
#520
0!
#540
1!
#560
0!
#580
1!
#600
0!
#620
1!
#640
0!
#660
1!
#680
0!
#700
1!
#740
