Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Jun 14 04:49:14 2016
| Host         : DESKTOP-8D0P93F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file block_design1_wrapper_timing_summary_routed.rpt -rpx block_design1_wrapper_timing_summary_routed.rpx
| Design       : block_design1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.114        0.000                      0                23474        0.035        0.000                      0                23474        4.020        0.000                       0                 11532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.114        0.000                      0                23474        0.035        0.000                      0                23474        4.020        0.000                       0                 11532  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 2.535ns (30.418%)  route 5.799ns (69.582%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.696 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/O[3]
                         net (fo=2, routed)           0.664     6.360    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[28]
    SLICE_X91Y70         LUT4 (Prop_lut4_I0_O)        0.306     6.666 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12/O
                         net (fo=1, routed)           1.068     7.734    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12_n_5
    SLICE_X82Y68         LUT4 (Prop_lut4_I3_O)        0.124     7.858 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4/O
                         net (fo=81, routed)          2.477    10.335    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.459 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1/O
                         net (fo=43, routed)          0.940    11.399    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1_n_5
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[0]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X19Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.513    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[0]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 2.535ns (30.418%)  route 5.799ns (69.582%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.696 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/O[3]
                         net (fo=2, routed)           0.664     6.360    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[28]
    SLICE_X91Y70         LUT4 (Prop_lut4_I0_O)        0.306     6.666 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12/O
                         net (fo=1, routed)           1.068     7.734    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12_n_5
    SLICE_X82Y68         LUT4 (Prop_lut4_I3_O)        0.124     7.858 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4/O
                         net (fo=81, routed)          2.477    10.335    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.459 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1/O
                         net (fo=43, routed)          0.940    11.399    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1_n_5
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[1]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X19Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.513    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 2.535ns (30.418%)  route 5.799ns (69.582%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.696 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/O[3]
                         net (fo=2, routed)           0.664     6.360    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[28]
    SLICE_X91Y70         LUT4 (Prop_lut4_I0_O)        0.306     6.666 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12/O
                         net (fo=1, routed)           1.068     7.734    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12_n_5
    SLICE_X82Y68         LUT4 (Prop_lut4_I3_O)        0.124     7.858 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4/O
                         net (fo=81, routed)          2.477    10.335    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.459 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1/O
                         net (fo=43, routed)          0.940    11.399    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1_n_5
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[2]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X19Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.513    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 2.535ns (30.418%)  route 5.799ns (69.582%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.696 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/O[3]
                         net (fo=2, routed)           0.664     6.360    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[28]
    SLICE_X91Y70         LUT4 (Prop_lut4_I0_O)        0.306     6.666 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12/O
                         net (fo=1, routed)           1.068     7.734    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_12_n_5
    SLICE_X82Y68         LUT4 (Prop_lut4_I3_O)        0.124     7.858 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4/O
                         net (fo=81, routed)          2.477    10.335    block_design1_i/freq_serial_0/inst/serialThreeCount_V_43[0]_i_4_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.459 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1/O
                         net (fo=43, routed)          0.940    11.399    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4[0]_i_1_n_5
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X19Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[3]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X19Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.513    block_design1_i/freq_serial_0/inst/serialThreeCount_V_4_reg[3]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 2.747ns (32.834%)  route 5.619ns (67.166%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.497    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19_n_5
    SLICE_X93Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.719 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_17/O[0]
                         net (fo=2, routed)           0.774     6.493    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[29]
    SLICE_X91Y72         LUT4 (Prop_lut4_I0_O)        0.293     6.786 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13/O
                         net (fo=1, routed)           0.450     7.236    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13_n_5
    SLICE_X91Y71         LUT4 (Prop_lut4_I1_O)        0.326     7.562 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5/O
                         net (fo=107, routed)         2.782    10.344    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.468 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1[0]_i_1/O
                         net (fo=43, routed)          0.963    11.431    block_design1_i/freq_serial_0/inst/serialThreeCount_V_10
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[0]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X18Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.549    block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 2.747ns (32.834%)  route 5.619ns (67.166%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.497    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19_n_5
    SLICE_X93Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.719 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_17/O[0]
                         net (fo=2, routed)           0.774     6.493    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[29]
    SLICE_X91Y72         LUT4 (Prop_lut4_I0_O)        0.293     6.786 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13/O
                         net (fo=1, routed)           0.450     7.236    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13_n_5
    SLICE_X91Y71         LUT4 (Prop_lut4_I1_O)        0.326     7.562 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5/O
                         net (fo=107, routed)         2.782    10.344    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.468 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1[0]_i_1/O
                         net (fo=43, routed)          0.963    11.431    block_design1_i/freq_serial_0/inst/serialThreeCount_V_10
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[1]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X18Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.549    block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 2.747ns (32.834%)  route 5.619ns (67.166%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.497    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19_n_5
    SLICE_X93Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.719 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_17/O[0]
                         net (fo=2, routed)           0.774     6.493    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[29]
    SLICE_X91Y72         LUT4 (Prop_lut4_I0_O)        0.293     6.786 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13/O
                         net (fo=1, routed)           0.450     7.236    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13_n_5
    SLICE_X91Y71         LUT4 (Prop_lut4_I1_O)        0.326     7.562 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5/O
                         net (fo=107, routed)         2.782    10.344    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.468 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1[0]_i_1/O
                         net (fo=43, routed)          0.963    11.431    block_design1_i/freq_serial_0/inst/serialThreeCount_V_10
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[2]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X18Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.549    block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 2.747ns (32.834%)  route 5.619ns (67.166%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.771     3.065    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X92Y69         FDRE                                         r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]/Q
                         net (fo=4, routed)           0.641     4.224    block_design1_i/freq_serial_0/inst/enableThreeSerial_fu_702_reg[0]
    SLICE_X93Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.804 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.804    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_10_n_5
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.918 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.918    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_21_n_5
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.032    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_22_n_5
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.146    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_16_n_5
    SLICE_X93Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.260    block_design1_i/freq_serial_0/inst/serialThreeCount_V_76_reg[0]_i_11_n_5
    SLICE_X93Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.009     5.383    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_18_n_5
    SLICE_X93Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.497    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_19_n_5
    SLICE_X93Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.719 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74_reg[0]_i_17/O[0]
                         net (fo=2, routed)           0.774     6.493    block_design1_i/freq_serial_0/inst/enableThreeSerial_1_fu_4515_p2[29]
    SLICE_X91Y72         LUT4 (Prop_lut4_I0_O)        0.293     6.786 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13/O
                         net (fo=1, routed)           0.450     7.236    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_13_n_5
    SLICE_X91Y71         LUT4 (Prop_lut4_I1_O)        0.326     7.562 f  block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5/O
                         net (fo=107, routed)         2.782    10.344    block_design1_i/freq_serial_0/inst/serialThreeCount_V_74[0]_i_5_n_5
    SLICE_X22Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.468 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1[0]_i_1/O
                         net (fo=43, routed)          0.963    11.431    block_design1_i/freq_serial_0/inst/serialThreeCount_V_10
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.578    12.757    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X18Y39         FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[3]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X18Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.549    block_design1_i/freq_serial_0/inst/serialThreeCount_V_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 2.067ns (24.330%)  route 6.429ns (75.670%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.646     2.940    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X46Y85         FDRE                                         r  block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]/Q
                         net (fo=2, routed)           1.226     4.684    block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  block_design1_i/freq_serial_0/inst/freqCount_V_31[0]_i_25/O
                         net (fo=1, routed)           0.000     4.808    block_design1_i/freq_serial_0/inst/freqCount_V_31[0]_i_25_n_5
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.340 r  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.340    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_17_n_5
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.454 r  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.454    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_12_n_5
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.568    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_8_n_5
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.796 f  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_3/CO[2]
                         net (fo=3, routed)           0.564     6.360    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_3_n_6
    SLICE_X49Y92         LUT2 (Prop_lut2_I1_O)        0.313     6.673 r  block_design1_i/freq_serial_0/inst/freqCount_V_31[0]_i_1/O
                         net (fo=1791, routed)        3.464    10.137    block_design1_i/freq_serial_0/inst/p_334_in
    SLICE_X101Y56        LUT6 (Prop_lut6_I1_O)        0.124    10.261 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_107[0]_i_1/O
                         net (fo=43, routed)          1.174    11.436    block_design1_i/freq_serial_0/inst/serialThreeCount_V_1070
    SLICE_X103Y41        FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.624    12.804    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X103Y41        FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[4]/C
                         clock pessimism              0.115    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X103Y41        FDRE (Setup_fdre_C_CE)      -0.205    12.559    block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[4]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 2.067ns (24.330%)  route 6.429ns (75.670%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.646     2.940    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X46Y85         FDRE                                         r  block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]/Q
                         net (fo=2, routed)           1.226     4.684    block_design1_i/freq_serial_0/inst/i_reg_780_reg[2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  block_design1_i/freq_serial_0/inst/freqCount_V_31[0]_i_25/O
                         net (fo=1, routed)           0.000     4.808    block_design1_i/freq_serial_0/inst/freqCount_V_31[0]_i_25_n_5
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.340 r  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.340    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_17_n_5
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.454 r  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.454    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_12_n_5
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.568    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_8_n_5
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.796 f  block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_3/CO[2]
                         net (fo=3, routed)           0.564     6.360    block_design1_i/freq_serial_0/inst/freqCount_V_31_reg[0]_i_3_n_6
    SLICE_X49Y92         LUT2 (Prop_lut2_I1_O)        0.313     6.673 r  block_design1_i/freq_serial_0/inst/freqCount_V_31[0]_i_1/O
                         net (fo=1791, routed)        3.464    10.137    block_design1_i/freq_serial_0/inst/p_334_in
    SLICE_X101Y56        LUT6 (Prop_lut6_I1_O)        0.124    10.261 r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_107[0]_i_1/O
                         net (fo=43, routed)          1.174    11.436    block_design1_i/freq_serial_0/inst/serialThreeCount_V_1070
    SLICE_X103Y41        FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       1.624    12.804    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X103Y41        FDRE                                         r  block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[5]/C
                         clock pessimism              0.115    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X103Y41        FDRE (Setup_fdre_C_CE)      -0.205    12.559    block_design1_i/freq_serial_0/inst/serialThreeCount_V_107_reg[5]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  1.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.268%)  route 0.296ns (67.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.576     0.912    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X29Y93         FDRE                                         r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.296     1.349    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][26]
    SLICE_X30Y102        FDRE                                         r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.931     1.297    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.052     1.314    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.557     0.893    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X44Y99         FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]/Q
                         net (fo=2, routed)           0.134     1.167    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[24]_i_1_n_5
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.382 r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.382    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]_i_1_n_12
    SLICE_X44Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.911     1.277    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X44Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.355ns (72.347%)  route 0.136ns (27.653%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.557     0.893    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X40Y99         FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]/Q
                         net (fo=2, routed)           0.135     1.169    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.329 r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.329    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[20]_i_1_n_5
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.383 r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.383    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]_i_1_n_12
    SLICE_X40Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.911     1.277    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X40Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.355ns (72.225%)  route 0.137ns (27.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.553     0.889    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X52Y99         FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[26]/Q
                         net (fo=2, routed)           0.136     1.165    block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[26]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.325 r  block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.326    block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[24]_i_1_n_5
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.380 r  block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.380    block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[28]_i_1_n_12
    SLICE_X52Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.907     1.273    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X52Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[28]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    block_design1_i/freq_serial_0/inst/freqCount_V_28_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_n_V_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/n_V_read_reg_6919_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.847%)  route 0.175ns (54.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.550     0.886    block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X50Y88         FDRE                                         r  block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_n_V_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_n_V_reg[7]/Q
                         net (fo=3, routed)           0.175     1.208    block_design1_i/freq_serial_0/inst/n_V[7]
    SLICE_X48Y89         FDRE                                         r  block_design1_i/freq_serial_0/inst/n_V_read_reg_6919_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.822     1.188    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X48Y89         FDRE                                         r  block_design1_i/freq_serial_0/inst/n_V_read_reg_6919_reg[7]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.017     1.170    block_design1_i/freq_serial_0/inst/n_V_read_reg_6919_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.580     0.916    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X62Y98         FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[6]/Q
                         net (fo=1, routed)           0.114     1.194    block_design1_i/freq_serial_0/inst/freqCount_V_20_reg_n_5_[6]
    SLICE_X62Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.350 r  block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.350    block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[4]_i_1_n_5
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.390 r  block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.391    block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[8]_i_1_n_5
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.444 r  block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.444    block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[12]_i_1_n_12
    SLICE_X62Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.935     1.301    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X62Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[12]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.400    block_design1_i/freq_serial_0/inst/freqCount_V_20_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.557     0.893    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X44Y99         FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]/Q
                         net (fo=2, routed)           0.134     1.167    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[26]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[24]_i_1_n_5
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.393 r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.393    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[28]_i_1_n_10
    SLICE_X44Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.911     1.277    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X44Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    block_design1_i/freq_serial_0/inst/freqCount_V_0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.577     0.913    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.158    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y97         SRLC32E                                      r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.845     1.211    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.366ns (72.954%)  route 0.136ns (27.046%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.557     0.893    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X40Y99         FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]/Q
                         net (fo=2, routed)           0.135     1.169    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[22]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.329 r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.329    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[20]_i_1_n_5
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.394 r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.394    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[24]_i_1_n_10
    SLICE_X40Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.911     1.277    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X40Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    block_design1_i/freq_serial_0/inst/freqCount_V_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.580     0.916    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X67Y98         FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[11]/Q
                         net (fo=1, routed)           0.108     1.165    block_design1_i/freq_serial_0/inst/freqCount_V_17_reg_n_5_[11]
    SLICE_X67Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.325 r  block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.325    block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[8]_i_1_n_5
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.364 r  block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.364    block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[12]_i_1_n_5
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.418 r  block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.418    block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[16]_i_1_n_12
    SLICE_X67Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11532, routed)       0.935     1.301    block_design1_i/freq_serial_0/inst/ap_clk
    SLICE_X67Y100        FDRE                                         r  block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[16]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    block_design1_i/freq_serial_0/inst/freqCount_V_17_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { block_design1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10    block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_serialThreeStream_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10    block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_serialThreeStream_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13    block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_serialTwoStream_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13    block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_serialTwoStream_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_freqStream_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    block_design1_i/freq_serial_0/inst/freq_serial_FREQ_PERIPH_BUS_s_axi_U/int_freqStream_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  block_design1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X38Y67    block_design1_i/freq_serial_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y68    block_design1_i/freq_serial_0/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y91    block_design1_i/freq_serial_0/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y110   block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y110   block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y110   block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y110   block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y92    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y92    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y92    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    block_design1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



