###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID vip-brg.ece.cornell.edu)
#  Generated on:      Fri Dec  6 23:12:13 2019
#  Design:            NYQ
#  Command:           report_ccopt_clock_trees -filename reports/clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                        274     14939.136       0.640
Inverters                        0         0.000       0.000
Integrated Clock Gates           0         0.000       0.000
Non-Integrated Clock Gates       0         0.000       0.000
Clock Logic                      0         0.000       0.000
All                            274     14939.136       0.640
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     20445.360
Leaf     218153.400
Total    238598.760
--------------------


Clock DAG capacitances:
=======================

-----------------------------------
Type     Gate      Wire      Total
-----------------------------------
Top       0.000     0.000     0.000
Trunk     0.640     2.978     3.618
Leaf     34.261    31.810    66.071
Total    34.901    34.788    69.689
-----------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------------
Count    Total     Average    Std. Dev.    Min      Max
---------------------------------------------------------
24869    34.261     0.001       0.000      0.001    0.001
---------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                   Over Target
-----------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       25      0.158       0.025      0.069    0.197    {1 <= 0.080ns, 15 <= 0.160ns, 9 <= 0.200ns}         -
Leaf        0.200      250      0.179       0.003      0.172    0.195    {250 <= 0.200ns}                                    -
-----------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------
Name        Type      Inst     Inst Area 
                      Count    (um^2)
-----------------------------------------
NBUFFX32    buffer     267     14764.032
NBUFFX16    buffer       6       160.358
NBUFFX8     buffer       1        14.746
-----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire    Gate    Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap     cap     
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)    (pF)    
                                                                                                                                                  (Ohms)                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk_clk       24869        0        0       0           0           0        0      274      0        0         0          18      100     828       4061      14939.136  34.788  34.901  Clk_CI
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire    Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap     cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)    (pF)
                                                                                                                                                          (Ohms)                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  24869        0        0       0           0           0        0      274      0        0         0          18      10.96     100    99.476   828.000    406.100    14939.136  34.788  34.901
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   70.320   186.911  828.000  96.179
Source-sink manhattan distance (um)  69.758   184.365  824.242  93.291
Source-sink resistance (Ohm)         43.002   111.906  406.100  40.172
-----------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
Clk_clk             0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: Clk_clk
==============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   274
# Inverters           :     0
  Total               :   274
Minimum depth         :     5
Maximum depth         :     5
Buffering area (um^2) : 14939.136

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0       24869        0        0       0           0           0
---------------------------------------------------------------------------
Total    0       24869        0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------
Timing Corner       Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                    Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-----------------------------------------------------------------------------------------------------------------------------------
dc_max:hold.early      0.184          0.177         0.195          0.182      ignored             -      ignored             -
dc_max:hold.late       0.195          0.187         0.197          0.184      ignored             -      ignored             -
dc_max:setup.early     0.184          0.177         0.195          0.182      ignored             -      ignored             -
dc_max:setup.late      0.195          0.187         0.197          0.184      auto extracted   0.200     auto extracted   0.200
dc_min:hold.early      0.054          0.053         0.071          0.070      ignored             -      ignored             -
dc_min:hold.late       0.058          0.057         0.073          0.071      ignored             -      ignored             -
dc_typ:hold.early      0.072          0.070         0.084          0.083      ignored             -      ignored             -
dc_typ:hold.late       0.077          0.076         0.086          0.085      ignored             -      ignored             -
dc_typ:setup.early     0.072          0.070         0.084          0.083      ignored             -      ignored             -
dc_typ:setup.late      0.077          0.076         0.086          0.085      ignored             -      ignored             -
-----------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

