--------------- Build Started: 12/05/2016 21:14:56 Project: version_01, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Anders\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj" -d CY8C5868LTI-LP039 -s "C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock_2's accuracy range '8 MHz +/- 1%, (7.92 MHz - 8.08 MHz)' is not within the specified tolerance range '9 MHz +/- 5%, (8.55 MHz - 9.45 MHz)'.).
 * C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_2)
 * C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cydwr (Clock_2)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: SpeedForW(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 12/05/2016 21:15:04 ---------------
