
mesh-drones-FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ab4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08009bc8  08009bc8  0000abc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d5c  08009d5c  0000b094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009d5c  08009d5c  0000b094  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009d5c  08009d5c  0000b094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d5c  08009d5c  0000ad5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d60  08009d60  0000ad60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08009d64  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000417c  20000094  08009df8  0000b094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004210  08009df8  0000b210  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e764  00000000  00000000  0000b0bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fb4  00000000  00000000  00029821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a50  00000000  00000000  0002e7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000140d  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d98c  00000000  00000000  00031635  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bffb  00000000  00000000  0004efc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099c68  00000000  00000000  0006afbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00104c24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007164  00000000  00000000  00104c68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010bdcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000094 	.word	0x20000094
 800012c:	00000000 	.word	0x00000000
 8000130:	08009bac 	.word	0x08009bac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000098 	.word	0x20000098
 800014c:	08009bac 	.word	0x08009bac

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <Command_Queue_init>:
 * command-handling tasks.
 *
 * @return Handle to the created queue, or NULL if creation failed.
 */

QueueHandle_t Command_Queue_init() {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
    current_selected_drone_mutex_handle=xSemaphoreCreateMutex();
 8000940:	2001      	movs	r0, #1
 8000942:	f005 fe2c 	bl	800659e <xQueueCreateMutex>
 8000946:	4603      	mov	r3, r0
 8000948:	4a0e      	ldr	r2, [pc, #56]	@ (8000984 <Command_Queue_init+0x48>)
 800094a:	6013      	str	r3, [r2, #0]
    if (current_selected_drone_mutex_handle==NULL) {
 800094c:	4b0d      	ldr	r3, [pc, #52]	@ (8000984 <Command_Queue_init+0x48>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d101      	bne.n	8000958 <Command_Queue_init+0x1c>
        return NULL;
 8000954:	2300      	movs	r3, #0
 8000956:	e012      	b.n	800097e <Command_Queue_init+0x42>
    }
command_queue = xQueueCreate(5,sizeof(Commands));
 8000958:	2200      	movs	r2, #0
 800095a:	2101      	movs	r1, #1
 800095c:	2005      	movs	r0, #5
 800095e:	f005 fda6 	bl	80064ae <xQueueGenericCreate>
 8000962:	4603      	mov	r3, r0
 8000964:	4a08      	ldr	r2, [pc, #32]	@ (8000988 <Command_Queue_init+0x4c>)
 8000966:	6013      	str	r3, [r2, #0]
    if (command_queue != NULL) {
 8000968:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <Command_Queue_init+0x4c>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d002      	beq.n	8000976 <Command_Queue_init+0x3a>
        return command_queue;
 8000970:	4b05      	ldr	r3, [pc, #20]	@ (8000988 <Command_Queue_init+0x4c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	e003      	b.n	800097e <Command_Queue_init+0x42>
    }else {
        printf("Command_Queue_init failed\n");
 8000976:	4805      	ldr	r0, [pc, #20]	@ (800098c <Command_Queue_init+0x50>)
 8000978:	f008 fd1e 	bl	80093b8 <puts>
        return NULL;
 800097c:	2300      	movs	r3, #0
    }

}
 800097e:	4618      	mov	r0, r3
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	200000b4 	.word	0x200000b4
 8000988:	200000b0 	.word	0x200000b0
 800098c:	08009bc8 	.word	0x08009bc8

08000990 <send_command_fromISR>:
void send_command_fromISR(Commands cmd, BaseType_t *pxHigherPriorityTaskWoken) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b088      	sub	sp, #32
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	6039      	str	r1, [r7, #0]
 800099a:	71fb      	strb	r3, [r7, #7]
    if (cmd!=SWITCH &&current_selected_drone==0xff) { // its a command for me
 800099c:	79fb      	ldrb	r3, [r7, #7]
 800099e:	2b0c      	cmp	r3, #12
 80009a0:	d00c      	beq.n	80009bc <send_command_fromISR+0x2c>
 80009a2:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <send_command_fromISR+0x50>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	2bff      	cmp	r3, #255	@ 0xff
 80009aa:	d107      	bne.n	80009bc <send_command_fromISR+0x2c>
        xQueueSendFromISR(command_queue, &cmd, pxHigherPriorityTaskWoken);
 80009ac:	4b0d      	ldr	r3, [pc, #52]	@ (80009e4 <send_command_fromISR+0x54>)
 80009ae:	6818      	ldr	r0, [r3, #0]
 80009b0:	1df9      	adds	r1, r7, #7
 80009b2:	2300      	movs	r3, #0
 80009b4:	683a      	ldr	r2, [r7, #0]
 80009b6:	f005 ff0d 	bl	80067d4 <xQueueGenericSendFromISR>
 80009ba:	e00c      	b.n	80009d6 <send_command_fromISR+0x46>
    }else { // its a command to forward to another drone or its a switch
        uint8_t byte_array_to_router[sizeof(MeshPacket)];
        byte_array_to_router[0] = MANUAL_COMMAND_IDENTIFIER;
 80009bc:	2300      	movs	r3, #0
 80009be:	723b      	strb	r3, [r7, #8]
        byte_array_to_router[1] = (uint8_t)cmd;
 80009c0:	79fb      	ldrb	r3, [r7, #7]
 80009c2:	727b      	strb	r3, [r7, #9]
        xQueueSendFromISR(rx_queue_handle, &byte_array_to_router, pxHigherPriorityTaskWoken);
 80009c4:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <send_command_fromISR+0x58>)
 80009c6:	6818      	ldr	r0, [r3, #0]
 80009c8:	f107 0108 	add.w	r1, r7, #8
 80009cc:	2300      	movs	r3, #0
 80009ce:	683a      	ldr	r2, [r7, #0]
 80009d0:	f005 ff00 	bl	80067d4 <xQueueGenericSendFromISR>
    }



}
 80009d4:	bf00      	nop
 80009d6:	bf00      	nop
 80009d8:	3720      	adds	r7, #32
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000000 	.word	0x20000000
 80009e4:	200000b0 	.word	0x200000b0
 80009e8:	20000104 	.word	0x20000104

080009ec <Drone_link_init>:

extern UART_HandleTypeDef huart2;
SemaphoreHandle_t dma_mutex_handle;


uint8_t Drone_link_init() {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
dma_mutex_handle = xSemaphoreCreateMutex();
 80009f0:	2001      	movs	r0, #1
 80009f2:	f005 fdd4 	bl	800659e <xQueueCreateMutex>
 80009f6:	4603      	mov	r3, r0
 80009f8:	4a05      	ldr	r2, [pc, #20]	@ (8000a10 <Drone_link_init+0x24>)
 80009fa:	6013      	str	r3, [r2, #0]

    if (dma_mutex_handle == NULL) {
 80009fc:	4b04      	ldr	r3, [pc, #16]	@ (8000a10 <Drone_link_init+0x24>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d101      	bne.n	8000a08 <Drone_link_init+0x1c>
        return 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	e000      	b.n	8000a0a <Drone_link_init+0x1e>
    }




    return 1;
 8000a08:	2301      	movs	r3, #1
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200000b8 	.word	0x200000b8

08000a14 <xDrone_link_task>:
 * from persisting indefinitely.
 *
 * @param args Unused.
 */

void xDrone_link_task(void *args) {
 8000a14:	b5b0      	push	{r4, r5, r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
    Commands current_command = STABLE;
 8000a1c:	230b      	movs	r3, #11
 8000a1e:	73fb      	strb	r3, [r7, #15]
    static uint8_t counter = MAX_COMMAND_TIME_COUNTER;

    for (;;) {
        if (counter==0) {
 8000a20:	4b6b      	ldr	r3, [pc, #428]	@ (8000bd0 <xDrone_link_task+0x1bc>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d104      	bne.n	8000a32 <xDrone_link_task+0x1e>
            current_command = STABLE;
 8000a28:	230b      	movs	r3, #11
 8000a2a:	73fb      	strb	r3, [r7, #15]
            counter = MAX_COMMAND_TIME_COUNTER;
 8000a2c:	4b68      	ldr	r3, [pc, #416]	@ (8000bd0 <xDrone_link_task+0x1bc>)
 8000a2e:	220f      	movs	r2, #15
 8000a30:	701a      	strb	r2, [r3, #0]
        }
       if (xQueueReceive(command_queue, &current_command, pdMS_TO_TICKS(2))) {
 8000a32:	4b68      	ldr	r3, [pc, #416]	@ (8000bd4 <xDrone_link_task+0x1c0>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f107 010f 	add.w	r1, r7, #15
 8000a3a:	2202      	movs	r2, #2
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f005 ff67 	bl	8006910 <xQueueReceive>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d002      	beq.n	8000a4e <xDrone_link_task+0x3a>
           counter= MAX_COMMAND_TIME_COUNTER;
 8000a48:	4b61      	ldr	r3, [pc, #388]	@ (8000bd0 <xDrone_link_task+0x1bc>)
 8000a4a:	220f      	movs	r2, #15
 8000a4c:	701a      	strb	r2, [r3, #0]
       }




        switch (current_command) {
 8000a4e:	7bfb      	ldrb	r3, [r7, #15]
 8000a50:	2b0e      	cmp	r3, #14
 8000a52:	d851      	bhi.n	8000af8 <xDrone_link_task+0xe4>
 8000a54:	a201      	add	r2, pc, #4	@ (adr r2, 8000a5c <xDrone_link_task+0x48>)
 8000a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a5a:	bf00      	nop
 8000a5c:	08000abb 	.word	0x08000abb
 8000a60:	08000af9 	.word	0x08000af9
 8000a64:	08000af9 	.word	0x08000af9
 8000a68:	08000af9 	.word	0x08000af9
 8000a6c:	08000af9 	.word	0x08000af9
 8000a70:	08000af9 	.word	0x08000af9
 8000a74:	08000af9 	.word	0x08000af9
 8000a78:	08000af9 	.word	0x08000af9
 8000a7c:	08000af9 	.word	0x08000af9
 8000a80:	08000af9 	.word	0x08000af9
 8000a84:	08000af9 	.word	0x08000af9
 8000a88:	08000a99 	.word	0x08000a99
 8000a8c:	08000af9 	.word	0x08000af9
 8000a90:	08000add 	.word	0x08000add
 8000a94:	08000aeb 	.word	0x08000aeb
            case STABLE: {
                current_rc_values.pitch = 1500;
 8000a98:	4b4f      	ldr	r3, [pc, #316]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000a9a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000a9e:	801a      	strh	r2, [r3, #0]
                current_rc_values.roll = 1500;
 8000aa0:	4b4d      	ldr	r3, [pc, #308]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000aa2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000aa6:	805a      	strh	r2, [r3, #2]
                current_rc_values.yaw = 1500;
 8000aa8:	4b4b      	ldr	r3, [pc, #300]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000aaa:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000aae:	809a      	strh	r2, [r3, #4]
                current_rc_values.throttle = 1500;
 8000ab0:	4b49      	ldr	r3, [pc, #292]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000ab2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000ab6:	80da      	strh	r2, [r3, #6]
                break;
 8000ab8:	e01e      	b.n	8000af8 <xDrone_link_task+0xe4>
            }
            case MOVE_FORWARD: {
                current_rc_values.pitch = 1600;
 8000aba:	4b47      	ldr	r3, [pc, #284]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000abc:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8000ac0:	801a      	strh	r2, [r3, #0]
                current_rc_values.throttle = 1600;
 8000ac2:	4b45      	ldr	r3, [pc, #276]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000ac4:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8000ac8:	80da      	strh	r2, [r3, #6]
                current_rc_values.roll = 1500;
 8000aca:	4b43      	ldr	r3, [pc, #268]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000acc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000ad0:	805a      	strh	r2, [r3, #2]
                current_rc_values.yaw = 1500;
 8000ad2:	4b41      	ldr	r3, [pc, #260]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000ad4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000ad8:	809a      	strh	r2, [r3, #4]


                break;
 8000ada:	e00d      	b.n	8000af8 <xDrone_link_task+0xe4>
            }
            case PITCH_UP: {
                current_rc_values.pitch+=5;
 8000adc:	4b3e      	ldr	r3, [pc, #248]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000ade:	881b      	ldrh	r3, [r3, #0]
 8000ae0:	3305      	adds	r3, #5
 8000ae2:	b29a      	uxth	r2, r3
 8000ae4:	4b3c      	ldr	r3, [pc, #240]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000ae6:	801a      	strh	r2, [r3, #0]
                break;
 8000ae8:	e006      	b.n	8000af8 <xDrone_link_task+0xe4>
            }
                case PITCH_DOWN: {
                current_rc_values.pitch-=5;
 8000aea:	4b3b      	ldr	r3, [pc, #236]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000aec:	881b      	ldrh	r3, [r3, #0]
 8000aee:	3b05      	subs	r3, #5
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	4b39      	ldr	r3, [pc, #228]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000af4:	801a      	strh	r2, [r3, #0]
                break;
 8000af6:	bf00      	nop
            }

        }


        msp_rc_frame.channels[0]= current_rc_values.roll;
 8000af8:	4b37      	ldr	r3, [pc, #220]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000afa:	885a      	ldrh	r2, [r3, #2]
 8000afc:	4b37      	ldr	r3, [pc, #220]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000afe:	f8a3 2005 	strh.w	r2, [r3, #5]
        msp_rc_frame.channels[1]= current_rc_values.pitch;
 8000b02:	4b35      	ldr	r3, [pc, #212]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000b04:	881a      	ldrh	r2, [r3, #0]
 8000b06:	4b35      	ldr	r3, [pc, #212]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b08:	f8a3 2007 	strh.w	r2, [r3, #7]
        msp_rc_frame.channels[2] = current_rc_values.throttle;
 8000b0c:	4b32      	ldr	r3, [pc, #200]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000b0e:	88da      	ldrh	r2, [r3, #6]
 8000b10:	4b32      	ldr	r3, [pc, #200]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b12:	f8a3 2009 	strh.w	r2, [r3, #9]
        msp_rc_frame.channels[3] = current_rc_values.yaw;
 8000b16:	4b30      	ldr	r3, [pc, #192]	@ (8000bd8 <xDrone_link_task+0x1c4>)
 8000b18:	889a      	ldrh	r2, [r3, #4]
 8000b1a:	4b30      	ldr	r3, [pc, #192]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b1c:	f8a3 200b 	strh.w	r2, [r3, #11]
        msp_rc_frame.channels[4] = 1500;
 8000b20:	4b2e      	ldr	r3, [pc, #184]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	f062 0223 	orn	r2, r2, #35	@ 0x23
 8000b28:	735a      	strb	r2, [r3, #13]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f042 0205 	orr.w	r2, r2, #5
 8000b30:	739a      	strb	r2, [r3, #14]
        uint8_t *raw = (uint8_t *) &msp_rc_frame;
 8000b32:	4b2a      	ldr	r3, [pc, #168]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b34:	613b      	str	r3, [r7, #16]

        uint8_t checksum = 0;
 8000b36:	2300      	movs	r3, #0
 8000b38:	75fb      	strb	r3, [r7, #23]

        // XOR payload_size + command + payload bytes
        for (uint8_t i = 3; i < 5 + msp_rc_frame.payload_size; i++)
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	75bb      	strb	r3, [r7, #22]
 8000b3e:	e009      	b.n	8000b54 <xDrone_link_task+0x140>
            checksum ^= raw[i];
 8000b40:	7dbb      	ldrb	r3, [r7, #22]
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	4413      	add	r3, r2
 8000b46:	781a      	ldrb	r2, [r3, #0]
 8000b48:	7dfb      	ldrb	r3, [r7, #23]
 8000b4a:	4053      	eors	r3, r2
 8000b4c:	75fb      	strb	r3, [r7, #23]
        for (uint8_t i = 3; i < 5 + msp_rc_frame.payload_size; i++)
 8000b4e:	7dbb      	ldrb	r3, [r7, #22]
 8000b50:	3301      	adds	r3, #1
 8000b52:	75bb      	strb	r3, [r7, #22]
 8000b54:	4b21      	ldr	r3, [pc, #132]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b56:	78db      	ldrb	r3, [r3, #3]
 8000b58:	1d1a      	adds	r2, r3, #4
 8000b5a:	7dbb      	ldrb	r3, [r7, #22]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	daef      	bge.n	8000b40 <xDrone_link_task+0x12c>

        msp_rc_frame.checksum = checksum;
 8000b60:	4a1e      	ldr	r2, [pc, #120]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b62:	7dfb      	ldrb	r3, [r7, #23]
 8000b64:	7553      	strb	r3, [r2, #21]

        if (xSemaphoreTake(dma_mutex_handle,0)) {
 8000b66:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <xDrone_link_task+0x1cc>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f005 ffb1 	bl	8006ad4 <xQueueSemaphoreTake>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d027      	beq.n	8000bc8 <xDrone_link_task+0x1b4>

            if (!dma_busy) {
 8000b78:	4b1a      	ldr	r3, [pc, #104]	@ (8000be4 <xDrone_link_task+0x1d0>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	f083 0301 	eor.w	r3, r3, #1
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d018      	beq.n	8000bba <xDrone_link_task+0x1a6>
                static uint8_t buffer[sizeof(MSP_RC_Frame)];
                memcpy(buffer, &msp_rc_frame, sizeof(MSP_RC_Frame));
 8000b88:	4a17      	ldr	r2, [pc, #92]	@ (8000be8 <xDrone_link_task+0x1d4>)
 8000b8a:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <xDrone_link_task+0x1c8>)
 8000b8c:	4614      	mov	r4, r2
 8000b8e:	461d      	mov	r5, r3
 8000b90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b94:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b98:	6020      	str	r0, [r4, #0]
 8000b9a:	3404      	adds	r4, #4
 8000b9c:	8021      	strh	r1, [r4, #0]
                dma_busy = true;
 8000b9e:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <xDrone_link_task+0x1d0>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
                HAL_UART_Transmit_DMA(&huart2, buffer, sizeof(MSP_RC_Frame));
 8000ba4:	2216      	movs	r2, #22
 8000ba6:	4910      	ldr	r1, [pc, #64]	@ (8000be8 <xDrone_link_task+0x1d4>)
 8000ba8:	4810      	ldr	r0, [pc, #64]	@ (8000bec <xDrone_link_task+0x1d8>)
 8000baa:	f004 fb5f 	bl	800526c <HAL_UART_Transmit_DMA>
                counter--;
 8000bae:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <xDrone_link_task+0x1bc>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <xDrone_link_task+0x1bc>)
 8000bb8:	701a      	strb	r2, [r3, #0]
            }




            xSemaphoreGive(dma_mutex_handle);
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <xDrone_link_task+0x1cc>)
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	f005 fd04 	bl	80065d0 <xQueueGenericSend>

        }
        vTaskDelay(pdMS_TO_TICKS(200)); // 200Hz updates
 8000bc8:	20c8      	movs	r0, #200	@ 0xc8
 8000bca:	f006 fc49 	bl	8007460 <vTaskDelay>
    for (;;) {
 8000bce:	e727      	b.n	8000a20 <xDrone_link_task+0xc>
 8000bd0:	20000026 	.word	0x20000026
 8000bd4:	200000b0 	.word	0x200000b0
 8000bd8:	20000004 	.word	0x20000004
 8000bdc:	20000010 	.word	0x20000010
 8000be0:	200000b8 	.word	0x200000b8
 8000be4:	200002ac 	.word	0x200002ac
 8000be8:	200000bc 	.word	0x200000bc
 8000bec:	20000308 	.word	0x20000308

08000bf0 <newLoRa>:
                                          |    spreading factor = 7                    |
                                            |           bandwidth = 125 KHz        |
                                            |           coding rate = 4/5            |
                                            ----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000bf0:	b4b0      	push	{r4, r5, r7}
 8000bf2:	b08f      	sub	sp, #60	@ 0x3c
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
    LoRa new_LoRa;

    new_LoRa.frequency             = 433       ;
 8000bf8:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    new_LoRa.spredingFactor        = SF_7      ;
 8000bfe:	2307      	movs	r3, #7
 8000c00:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    new_LoRa.bandWidth             = BW_125KHz ;
 8000c04:	2307      	movs	r3, #7
 8000c06:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    new_LoRa.crcRate               = CR_4_5    ;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    new_LoRa.power                 = POWER_20db;
 8000c10:	23ff      	movs	r3, #255	@ 0xff
 8000c12:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    new_LoRa.overCurrentProtection = 100       ;
 8000c16:	2364      	movs	r3, #100	@ 0x64
 8000c18:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    new_LoRa.preamble              = 8         ;
 8000c1c:	2308      	movs	r3, #8
 8000c1e:	86bb      	strh	r3, [r7, #52]	@ 0x34

    return new_LoRa;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	461d      	mov	r5, r3
 8000c24:	f107 040c 	add.w	r4, r7, #12
 8000c28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c30:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c34:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	373c      	adds	r7, #60	@ 0x3c
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bcb0      	pop	{r4, r5, r7}
 8000c40:	4770      	bx	lr

08000c42 <LoRa_reset>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6898      	ldr	r0, [r3, #8]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	899b      	ldrh	r3, [r3, #12]
 8000c52:	2200      	movs	r2, #0
 8000c54:	4619      	mov	r1, r3
 8000c56:	f002 fe67 	bl	8003928 <HAL_GPIO_WritePin>
    short_delay_ms(1);
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	f000 fb9e 	bl	800139c <short_delay_ms>
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6898      	ldr	r0, [r3, #8]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	899b      	ldrh	r3, [r3, #12]
 8000c68:	2201      	movs	r2, #1
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f002 fe5c 	bl	8003928 <HAL_GPIO_WritePin>
    short_delay_ms(100);
 8000c70:	2064      	movs	r0, #100	@ 0x64
 8000c72:	f000 fb93 	bl	800139c <short_delay_ms>
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <LoRa_gotoMode>:
            LoRa* LoRa    --> LoRa object handler
            mode            --> select from defined modes

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b084      	sub	sp, #16
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	6078      	str	r0, [r7, #4]
 8000c86:	6039      	str	r1, [r7, #0]
    uint8_t    read;
    uint8_t    data;

    read = LoRa_read(_LoRa, RegOpMode);
 8000c88:	2101      	movs	r1, #1
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f000 fa3a 	bl	8001104 <LoRa_read>
 8000c90:	4603      	mov	r3, r0
 8000c92:	73bb      	strb	r3, [r7, #14]
    data = read;
 8000c94:	7bbb      	ldrb	r3, [r7, #14]
 8000c96:	73fb      	strb	r3, [r7, #15]

    if(mode == SLEEP_MODE){
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d107      	bne.n	8000cae <LoRa_gotoMode+0x30>
        data = (read & 0xF8) | 0x00;
 8000c9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ca0:	f023 0307 	bic.w	r3, r3, #7
 8000ca4:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = SLEEP_MODE;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	61da      	str	r2, [r3, #28]
 8000cac:	e03e      	b.n	8000d2c <LoRa_gotoMode+0xae>
    }else if (mode == STNBY_MODE){
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d10c      	bne.n	8000cce <LoRa_gotoMode+0x50>
        data = (read & 0xF8) | 0x01;
 8000cb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cb8:	f023 0307 	bic.w	r3, r3, #7
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = STNBY_MODE;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2201      	movs	r2, #1
 8000cca:	61da      	str	r2, [r3, #28]
 8000ccc:	e02e      	b.n	8000d2c <LoRa_gotoMode+0xae>
    }else if (mode == TRANSMIT_MODE){
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	2b03      	cmp	r3, #3
 8000cd2:	d10c      	bne.n	8000cee <LoRa_gotoMode+0x70>
        data = (read & 0xF8) | 0x03;
 8000cd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cd8:	f023 0307 	bic.w	r3, r3, #7
 8000cdc:	b25b      	sxtb	r3, r3
 8000cde:	f043 0303 	orr.w	r3, r3, #3
 8000ce2:	b25b      	sxtb	r3, r3
 8000ce4:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = TRANSMIT_MODE;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2203      	movs	r2, #3
 8000cea:	61da      	str	r2, [r3, #28]
 8000cec:	e01e      	b.n	8000d2c <LoRa_gotoMode+0xae>
    }else if (mode == RXCONTIN_MODE){
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	2b05      	cmp	r3, #5
 8000cf2:	d10c      	bne.n	8000d0e <LoRa_gotoMode+0x90>
        data = (read & 0xF8) | 0x05;
 8000cf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cf8:	f023 0307 	bic.w	r3, r3, #7
 8000cfc:	b25b      	sxtb	r3, r3
 8000cfe:	f043 0305 	orr.w	r3, r3, #5
 8000d02:	b25b      	sxtb	r3, r3
 8000d04:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXCONTIN_MODE;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2205      	movs	r2, #5
 8000d0a:	61da      	str	r2, [r3, #28]
 8000d0c:	e00e      	b.n	8000d2c <LoRa_gotoMode+0xae>
    }else if (mode == RXSINGLE_MODE){
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	2b06      	cmp	r3, #6
 8000d12:	d10b      	bne.n	8000d2c <LoRa_gotoMode+0xae>
        data = (read & 0xF8) | 0x06;
 8000d14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d18:	f023 0307 	bic.w	r3, r3, #7
 8000d1c:	b25b      	sxtb	r3, r3
 8000d1e:	f043 0306 	orr.w	r3, r3, #6
 8000d22:	b25b      	sxtb	r3, r3
 8000d24:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXSINGLE_MODE;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2206      	movs	r2, #6
 8000d2a:	61da      	str	r2, [r3, #28]
    }

    LoRa_write(_LoRa, RegOpMode, data);
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	2101      	movs	r1, #1
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f000 fa00 	bl	8001138 <LoRa_write>
    //HAL_Delay(10);
}
 8000d38:	bf00      	nop
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <LoRa_readReg>:
            uint8_t* output     --> pointer to the beginning of output array
            uint16_t w_length   --> detemines number of bytes that you want to read

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	603b      	str	r3, [r7, #0]
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	6818      	ldr	r0, [r3, #0]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	889b      	ldrh	r3, [r3, #4]
 8000d58:	2200      	movs	r2, #0
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	f002 fde4 	bl	8003928 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	6998      	ldr	r0, [r3, #24]
 8000d64:	88fa      	ldrh	r2, [r7, #6]
 8000d66:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d6a:	68b9      	ldr	r1, [r7, #8]
 8000d6c:	f003 fad0 	bl	8004310 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d70:	bf00      	nop
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f003 fed0 	bl	8004b1c <HAL_SPI_GetState>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d1f7      	bne.n	8000d72 <LoRa_readReg+0x32>
        ;
    HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6998      	ldr	r0, [r3, #24]
 8000d86:	8b3a      	ldrh	r2, [r7, #24]
 8000d88:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d8c:	6839      	ldr	r1, [r7, #0]
 8000d8e:	f003 fc03 	bl	8004598 <HAL_SPI_Receive>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d92:	bf00      	nop
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f003 febf 	bl	8004b1c <HAL_SPI_GetState>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d1f7      	bne.n	8000d94 <LoRa_readReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	6818      	ldr	r0, [r3, #0]
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	889b      	ldrh	r3, [r3, #4]
 8000dac:	2201      	movs	r2, #1
 8000dae:	4619      	mov	r1, r3
 8000db0:	f002 fdba 	bl	8003928 <HAL_GPIO_WritePin>
}
 8000db4:	bf00      	nop
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <LoRa_writeReg>:
            uint8_t* output     --> pointer to the beginning of values array
            uint16_t w_length   --> detemines number of bytes that you want to send

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	6818      	ldr	r0, [r3, #0]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	889b      	ldrh	r3, [r3, #4]
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f002 fda6 	bl	8003928 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	6998      	ldr	r0, [r3, #24]
 8000de0:	88fa      	ldrh	r2, [r7, #6]
 8000de2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000de6:	68b9      	ldr	r1, [r7, #8]
 8000de8:	f003 fa92 	bl	8004310 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000dec:	bf00      	nop
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	699b      	ldr	r3, [r3, #24]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 fe92 	bl	8004b1c <HAL_SPI_GetState>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d1f7      	bne.n	8000dee <LoRa_writeReg+0x32>
        ;
    HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	6998      	ldr	r0, [r3, #24]
 8000e02:	8b3a      	ldrh	r2, [r7, #24]
 8000e04:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e08:	6839      	ldr	r1, [r7, #0]
 8000e0a:	f003 fa81 	bl	8004310 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000e0e:	bf00      	nop
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f003 fe81 	bl	8004b1c <HAL_SPI_GetState>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d1f7      	bne.n	8000e10 <LoRa_writeReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	6818      	ldr	r0, [r3, #0]
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	889b      	ldrh	r3, [r3, #4]
 8000e28:	2201      	movs	r2, #1
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f002 fd7c 	bl	8003928 <HAL_GPIO_WritePin>
}
 8000e30:	bf00      	nop
 8000e32:	3710      	adds	r7, #16
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <LoRa_setLowDaraRateOptimization>:
            LoRa*   LoRa         --> LoRa object handler
            uint8_t value        --> 0 to disable, otherwise to enable

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    uint8_t read;

    read = LoRa_read(_LoRa, RegModemConfig3);
 8000e44:	2126      	movs	r1, #38	@ 0x26
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f000 f95c 	bl	8001104 <LoRa_read>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	73bb      	strb	r3, [r7, #14]

    if(value)
 8000e50:	78fb      	ldrb	r3, [r7, #3]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d004      	beq.n	8000e60 <LoRa_setLowDaraRateOptimization+0x28>
        data = read | 0x08;
 8000e56:	7bbb      	ldrb	r3, [r7, #14]
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	73fb      	strb	r3, [r7, #15]
 8000e5e:	e003      	b.n	8000e68 <LoRa_setLowDaraRateOptimization+0x30>
    else
        data = read & 0xF7;
 8000e60:	7bbb      	ldrb	r3, [r7, #14]
 8000e62:	f023 0308 	bic.w	r3, r3, #8
 8000e66:	73fb      	strb	r3, [r7, #15]

    LoRa_write(_LoRa, RegModemConfig3, data);
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	2126      	movs	r1, #38	@ 0x26
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f000 f962 	bl	8001138 <LoRa_write>
    // HAL_Delay(10);
}
 8000e74:	bf00      	nop
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <LoRa_setAutoLDO>:
        arguments   :
            LoRa*   LoRa         --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b096      	sub	sp, #88	@ 0x58
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
    double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000e84:	4a17      	ldr	r2, [pc, #92]	@ (8000ee4 <LoRa_setAutoLDO+0x68>)
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	2250      	movs	r2, #80	@ 0x50
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f008 fc4b 	bl	800972a <memcpy>

    LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	4093      	lsls	r3, r2
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff faa7 	bl	80003f4 <__aeabi_i2d>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000eac:	00db      	lsls	r3, r3, #3
 8000eae:	3358      	adds	r3, #88	@ 0x58
 8000eb0:	443b      	add	r3, r7
 8000eb2:	3b50      	subs	r3, #80	@ 0x50
 8000eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb8:	f7ff fc30 	bl	800071c <__aeabi_ddiv>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	f7ff fd12 	bl	80008ec <__aeabi_d2iz>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b10      	cmp	r3, #16
 8000ecc:	bfcc      	ite	gt
 8000ece:	2301      	movgt	r3, #1
 8000ed0:	2300      	movle	r3, #0
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff ffae 	bl	8000e38 <LoRa_setLowDaraRateOptimization>
}
 8000edc:	bf00      	nop
 8000ede:	3758      	adds	r7, #88	@ 0x58
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	08009be8 	.word	0x08009be8

08000ee8 <LoRa_setFrequency>:
//    data = F >> 0;
//    LoRa_write(_LoRa, RegFrLsb, data);
//    HAL_Delay(5);
//}

void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b088      	sub	sp, #32
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint32_t F = (freq * 524288) >> 5;
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	04db      	lsls	r3, r3, #19
 8000ef6:	115b      	asrs	r3, r3, #5
 8000ef8:	61fb      	str	r3, [r7, #28]

    // Write MSB
    data = F >> 16;
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	0c1b      	lsrs	r3, r3, #16
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6818      	ldr	r0, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	889b      	ldrh	r3, [r3, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f002 fd0b 	bl	8003928 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6998      	ldr	r0, [r3, #24]
 8000f16:	f107 011b 	add.w	r1, r7, #27
 8000f1a:	2364      	movs	r3, #100	@ 0x64
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	f003 f9f7 	bl	8004310 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6818      	ldr	r0, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	889b      	ldrh	r3, [r3, #4]
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	f002 fcfb 	bl	8003928 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++); // ~5 ms crude delay
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
 8000f36:	e002      	b.n	8000f3e <LoRa_setFrequency+0x56>
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000f44:	dbf8      	blt.n	8000f38 <LoRa_setFrequency+0x50>

    // Write MID
    data = F >> 8;
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	0a1b      	lsrs	r3, r3, #8
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6818      	ldr	r0, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	889b      	ldrh	r3, [r3, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f002 fce5 	bl	8003928 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6998      	ldr	r0, [r3, #24]
 8000f62:	f107 011b 	add.w	r1, r7, #27
 8000f66:	2364      	movs	r3, #100	@ 0x64
 8000f68:	2201      	movs	r2, #1
 8000f6a:	f003 f9d1 	bl	8004310 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6818      	ldr	r0, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	889b      	ldrh	r3, [r3, #4]
 8000f76:	2201      	movs	r2, #1
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f002 fcd5 	bl	8003928 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
 8000f82:	e002      	b.n	8000f8a <LoRa_setFrequency+0xa2>
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	3301      	adds	r3, #1
 8000f88:	613b      	str	r3, [r7, #16]
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000f90:	dbf8      	blt.n	8000f84 <LoRa_setFrequency+0x9c>

    // Write LSB
    data = F >> 0;
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6818      	ldr	r0, [r3, #0]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	889b      	ldrh	r3, [r3, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f002 fcc0 	bl	8003928 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6998      	ldr	r0, [r3, #24]
 8000fac:	f107 011b 	add.w	r1, r7, #27
 8000fb0:	2364      	movs	r3, #100	@ 0x64
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	f003 f9ac 	bl	8004310 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	889b      	ldrh	r3, [r3, #4]
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f002 fcb0 	bl	8003928 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	e002      	b.n	8000fd4 <LoRa_setFrequency+0xec>
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000fda:	dbf8      	blt.n	8000fce <LoRa_setFrequency+0xe6>
}
 8000fdc:	bf00      	nop
 8000fde:	bf00      	nop
 8000fe0:	3720      	adds	r7, #32
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <LoRa_setSpreadingFactor>:
            LoRa* LoRa        --> LoRa object handler
            int   SP          --> desired spreading factor e.g 7

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b084      	sub	sp, #16
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint8_t read;

    if(SF>12)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	2b0c      	cmp	r3, #12
 8000ff4:	dd01      	ble.n	8000ffa <LoRa_setSpreadingFactor+0x14>
        SF = 12;
 8000ff6:	230c      	movs	r3, #12
 8000ff8:	603b      	str	r3, [r7, #0]
    if(SF<7)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	2b06      	cmp	r3, #6
 8000ffe:	dc01      	bgt.n	8001004 <LoRa_setSpreadingFactor+0x1e>
        SF = 7;
 8001000:	2307      	movs	r3, #7
 8001002:	603b      	str	r3, [r7, #0]

    read = LoRa_read(_LoRa, RegModemConfig2);
 8001004:	211e      	movs	r1, #30
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f87c 	bl	8001104 <LoRa_read>
 800100c:	4603      	mov	r3, r0
 800100e:	73fb      	strb	r3, [r7, #15]
    // HAL_Delay(10);

    data = (SF << 4) + (read & 0x0F);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	b2db      	uxtb	r3, r3
 8001014:	011b      	lsls	r3, r3, #4
 8001016:	b2da      	uxtb	r2, r3
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	f003 030f 	and.w	r3, r3, #15
 800101e:	b2db      	uxtb	r3, r3
 8001020:	4413      	add	r3, r2
 8001022:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);
 8001024:	7bbb      	ldrb	r3, [r7, #14]
 8001026:	461a      	mov	r2, r3
 8001028:	211e      	movs	r1, #30
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f000 f884 	bl	8001138 <LoRa_write>
    // HAL_Delay(10);

    LoRa_setAutoLDO(_LoRa);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ff23 	bl	8000e7c <LoRa_setAutoLDO>
}
 8001036:	bf00      	nop
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <LoRa_setPower>:
            LoRa* LoRa        --> LoRa object handler
            int   power       --> desired power like POWER_17db

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
 8001046:	460b      	mov	r3, r1
 8001048:	70fb      	strb	r3, [r7, #3]
    LoRa_write(_LoRa, RegPaConfig, power);
 800104a:	78fb      	ldrb	r3, [r7, #3]
 800104c:	461a      	mov	r2, r3
 800104e:	2109      	movs	r1, #9
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f000 f871 	bl	8001138 <LoRa_write>
    // HAL_Delay(10);
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <LoRa_setOCP>:
            LoRa* LoRa        --> LoRa object handler
            int   current     --> desired max currnet in mA, e.g 120

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	70fb      	strb	r3, [r7, #3]
    uint8_t OcpTrim = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]

    if(current<45)
 8001070:	78fb      	ldrb	r3, [r7, #3]
 8001072:	2b2c      	cmp	r3, #44	@ 0x2c
 8001074:	d801      	bhi.n	800107a <LoRa_setOCP+0x1a>
        current = 45;
 8001076:	232d      	movs	r3, #45	@ 0x2d
 8001078:	70fb      	strb	r3, [r7, #3]
    if(current>240)
 800107a:	78fb      	ldrb	r3, [r7, #3]
 800107c:	2bf0      	cmp	r3, #240	@ 0xf0
 800107e:	d901      	bls.n	8001084 <LoRa_setOCP+0x24>
        current = 240;
 8001080:	23f0      	movs	r3, #240	@ 0xf0
 8001082:	70fb      	strb	r3, [r7, #3]

    if(current <= 120)
 8001084:	78fb      	ldrb	r3, [r7, #3]
 8001086:	2b78      	cmp	r3, #120	@ 0x78
 8001088:	d809      	bhi.n	800109e <LoRa_setOCP+0x3e>
        OcpTrim = (current - 45)/5;
 800108a:	78fb      	ldrb	r3, [r7, #3]
 800108c:	3b2d      	subs	r3, #45	@ 0x2d
 800108e:	4a10      	ldr	r2, [pc, #64]	@ (80010d0 <LoRa_setOCP+0x70>)
 8001090:	fb82 1203 	smull	r1, r2, r2, r3
 8001094:	1052      	asrs	r2, r2, #1
 8001096:	17db      	asrs	r3, r3, #31
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	e00b      	b.n	80010b6 <LoRa_setOCP+0x56>
    else if(current <= 240)
 800109e:	78fb      	ldrb	r3, [r7, #3]
 80010a0:	2bf0      	cmp	r3, #240	@ 0xf0
 80010a2:	d808      	bhi.n	80010b6 <LoRa_setOCP+0x56>
        OcpTrim = (current + 30)/10;
 80010a4:	78fb      	ldrb	r3, [r7, #3]
 80010a6:	331e      	adds	r3, #30
 80010a8:	4a09      	ldr	r2, [pc, #36]	@ (80010d0 <LoRa_setOCP+0x70>)
 80010aa:	fb82 1203 	smull	r1, r2, r2, r3
 80010ae:	1092      	asrs	r2, r2, #2
 80010b0:	17db      	asrs	r3, r3, #31
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	73fb      	strb	r3, [r7, #15]

    OcpTrim = OcpTrim + (1 << 5);
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	3320      	adds	r3, #32
 80010ba:	73fb      	strb	r3, [r7, #15]
    LoRa_write(_LoRa, RegOcp, OcpTrim);
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	461a      	mov	r2, r3
 80010c0:	210b      	movs	r1, #11
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f000 f838 	bl	8001138 <LoRa_write>
    // HAL_Delay(10);
}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	66666667 	.word	0x66666667

080010d4 <LoRa_setTOMsb_setCRCon>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
    uint8_t read, data;

    read = LoRa_read(_LoRa, RegModemConfig2);
 80010dc:	211e      	movs	r1, #30
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f000 f810 	bl	8001104 <LoRa_read>
 80010e4:	4603      	mov	r3, r0
 80010e6:	73fb      	strb	r3, [r7, #15]

    data = read | 0x07;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	f043 0307 	orr.w	r3, r3, #7
 80010ee:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);\
 80010f0:	7bbb      	ldrb	r3, [r7, #14]
 80010f2:	461a      	mov	r2, r3
 80010f4:	211e      	movs	r1, #30
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f000 f81e 	bl	8001138 <LoRa_write>
    // HAL_Delay(10);
}
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <LoRa_read>:
            LoRa*   LoRa        --> LoRa object handler
            uint8_t address     --> address of the register e.g 0x1D

        returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af02      	add	r7, sp, #8
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	460b      	mov	r3, r1
 800110e:	70fb      	strb	r3, [r7, #3]
    uint8_t read_data;
    uint8_t data_addr;

    data_addr = address & 0x7F;
 8001110:	78fb      	ldrb	r3, [r7, #3]
 8001112:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001116:	b2db      	uxtb	r3, r3
 8001118:	73bb      	strb	r3, [r7, #14]
    LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 800111a:	f107 030f 	add.w	r3, r7, #15
 800111e:	f107 010e 	add.w	r1, r7, #14
 8001122:	2201      	movs	r2, #1
 8001124:	9200      	str	r2, [sp, #0]
 8001126:	2201      	movs	r2, #1
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff fe09 	bl	8000d40 <LoRa_readReg>
    //HAL_Delay(5);

    return read_data;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <LoRa_write>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t value       --> value that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af02      	add	r7, sp, #8
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	70fb      	strb	r3, [r7, #3]
 8001144:	4613      	mov	r3, r2
 8001146:	70bb      	strb	r3, [r7, #2]
    uint8_t data;
    uint8_t addr;

    addr = address | 0x80;
 8001148:	78fb      	ldrb	r3, [r7, #3]
 800114a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800114e:	b2db      	uxtb	r3, r3
 8001150:	73bb      	strb	r3, [r7, #14]
    data = value;
 8001152:	78bb      	ldrb	r3, [r7, #2]
 8001154:	73fb      	strb	r3, [r7, #15]
    LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001156:	f107 030f 	add.w	r3, r7, #15
 800115a:	f107 010e 	add.w	r1, r7, #14
 800115e:	2201      	movs	r2, #1
 8001160:	9200      	str	r2, [sp, #0]
 8001162:	2201      	movs	r2, #1
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff fe29 	bl	8000dbc <LoRa_writeReg>
    //HAL_Delay(5);
}
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <LoRa_BurstWrite>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t *value      --> address of values that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001172:	b580      	push	{r7, lr}
 8001174:	b086      	sub	sp, #24
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	607a      	str	r2, [r7, #4]
 800117c:	461a      	mov	r2, r3
 800117e:	460b      	mov	r3, r1
 8001180:	72fb      	strb	r3, [r7, #11]
 8001182:	4613      	mov	r3, r2
 8001184:	72bb      	strb	r3, [r7, #10]
    uint8_t addr;
    addr = address | 0x80;
 8001186:	7afb      	ldrb	r3, [r7, #11]
 8001188:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800118c:	b2db      	uxtb	r3, r3
 800118e:	75fb      	strb	r3, [r7, #23]

    //NSS = 1
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	6818      	ldr	r0, [r3, #0]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	889b      	ldrh	r3, [r3, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	4619      	mov	r1, r3
 800119c:	f002 fbc4 	bl	8003928 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	6998      	ldr	r0, [r3, #24]
 80011a4:	f107 0117 	add.w	r1, r7, #23
 80011a8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011ac:	2201      	movs	r2, #1
 80011ae:	f003 f8af 	bl	8004310 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011b2:	bf00      	nop
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f003 fcaf 	bl	8004b1c <HAL_SPI_GetState>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d1f7      	bne.n	80011b4 <LoRa_BurstWrite+0x42>
        ;
    //Write data in FiFo
    HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6998      	ldr	r0, [r3, #24]
 80011c8:	7abb      	ldrb	r3, [r7, #10]
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011d0:	6879      	ldr	r1, [r7, #4]
 80011d2:	f003 f89d 	bl	8004310 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011d6:	bf00      	nop
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	4618      	mov	r0, r3
 80011de:	f003 fc9d 	bl	8004b1c <HAL_SPI_GetState>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d1f7      	bne.n	80011d8 <LoRa_BurstWrite+0x66>
        ;
    //NSS = 0
    //HAL_Delay(5);
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	6818      	ldr	r0, [r3, #0]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	889b      	ldrh	r3, [r3, #4]
 80011f0:	2201      	movs	r2, #1
 80011f2:	4619      	mov	r1, r3
 80011f4:	f002 fb98 	bl	8003928 <HAL_GPIO_WritePin>
}
 80011f8:	bf00      	nop
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <LoRa_isvalid>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

    return 1;
 8001208:	2301      	movs	r3, #1
}
 800120a:	4618      	mov	r0, r3
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr

08001214 <LoRa_transmit>:
            uint8_t  data           --> A pointer to the data you wanna send
            uint8_t  length   --> Size of your data in Bytes
            uint16_t timeOut    --> Timeout in milliseconds
        returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	4611      	mov	r1, r2
 8001220:	461a      	mov	r2, r3
 8001222:	460b      	mov	r3, r1
 8001224:	71fb      	strb	r3, [r7, #7]
 8001226:	4613      	mov	r3, r2
 8001228:	80bb      	strh	r3, [r7, #4]
    uint8_t read;

    int mode = _LoRa->current_mode;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	617b      	str	r3, [r7, #20]
    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001230:	2101      	movs	r1, #1
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	f7ff fd23 	bl	8000c7e <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001238:	210e      	movs	r1, #14
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	f7ff ff62 	bl	8001104 <LoRa_read>
 8001240:	4603      	mov	r3, r0
 8001242:	74fb      	strb	r3, [r7, #19]
    LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001244:	7cfb      	ldrb	r3, [r7, #19]
 8001246:	461a      	mov	r2, r3
 8001248:	210d      	movs	r1, #13
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f7ff ff74 	bl	8001138 <LoRa_write>
    LoRa_write(_LoRa, RegPayloadLength, length);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	461a      	mov	r2, r3
 8001254:	2122      	movs	r1, #34	@ 0x22
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	f7ff ff6e 	bl	8001138 <LoRa_write>
    LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	2100      	movs	r1, #0
 8001262:	68f8      	ldr	r0, [r7, #12]
 8001264:	f7ff ff85 	bl	8001172 <LoRa_BurstWrite>
    LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001268:	2103      	movs	r1, #3
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f7ff fd07 	bl	8000c7e <LoRa_gotoMode>
    while(1){
        read = LoRa_read(_LoRa, RegIrqFlags);
 8001270:	2112      	movs	r1, #18
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	f7ff ff46 	bl	8001104 <LoRa_read>
 8001278:	4603      	mov	r3, r0
 800127a:	74fb      	strb	r3, [r7, #19]
        if((read & 0x08)!=0){
 800127c:	7cfb      	ldrb	r3, [r7, #19]
 800127e:	f003 0308 	and.w	r3, r3, #8
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00a      	beq.n	800129c <LoRa_transmit+0x88>
            LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001286:	22ff      	movs	r2, #255	@ 0xff
 8001288:	2112      	movs	r1, #18
 800128a:	68f8      	ldr	r0, [r7, #12]
 800128c:	f7ff ff54 	bl	8001138 <LoRa_write>
            LoRa_gotoMode(_LoRa, mode);
 8001290:	6979      	ldr	r1, [r7, #20]
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f7ff fcf3 	bl	8000c7e <LoRa_gotoMode>
            return 1;
 8001298:	2301      	movs	r3, #1
 800129a:	e00f      	b.n	80012bc <LoRa_transmit+0xa8>
        }
        else{
            if(--timeout==0){
 800129c:	88bb      	ldrh	r3, [r7, #4]
 800129e:	3b01      	subs	r3, #1
 80012a0:	80bb      	strh	r3, [r7, #4]
 80012a2:	88bb      	ldrh	r3, [r7, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d105      	bne.n	80012b4 <LoRa_transmit+0xa0>
                LoRa_gotoMode(_LoRa, mode);
 80012a8:	6979      	ldr	r1, [r7, #20]
 80012aa:	68f8      	ldr	r0, [r7, #12]
 80012ac:	f7ff fce7 	bl	8000c7e <LoRa_gotoMode>
                return 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e003      	b.n	80012bc <LoRa_transmit+0xa8>
            }
        }
        HAL_Delay(1);
 80012b4:	2001      	movs	r0, #1
 80012b6:	f001 fe0d 	bl	8002ed4 <HAL_Delay>
        read = LoRa_read(_LoRa, RegIrqFlags);
 80012ba:	e7d9      	b.n	8001270 <LoRa_transmit+0x5c>
    }
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <LoRa_startReceiving>:
        arguments   :
            LoRa*    LoRa     --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80012cc:	2105      	movs	r1, #5
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff fcd5 	bl	8000c7e <LoRa_gotoMode>
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <LoRa_receive>:
            uint8_t  data           --> A pointer to the array that you want to write bytes in it
            uint8_t  length   --> Determines how many bytes you want to read

        returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	4613      	mov	r3, r2
 80012e8:	71fb      	strb	r3, [r7, #7]
    uint8_t read;
    uint8_t number_of_bytes;
    uint8_t min = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	77fb      	strb	r3, [r7, #31]

    for(int i=0; i<length; i++)
 80012ee:	2300      	movs	r3, #0
 80012f0:	61bb      	str	r3, [r7, #24]
 80012f2:	e007      	b.n	8001304 <LoRa_receive+0x28>
        data[i]=0;
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	4413      	add	r3, r2
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<length; i++)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	3301      	adds	r3, #1
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	429a      	cmp	r2, r3
 800130a:	dbf3      	blt.n	80012f4 <LoRa_receive+0x18>

    LoRa_gotoMode(_LoRa, STNBY_MODE);
 800130c:	2101      	movs	r1, #1
 800130e:	68f8      	ldr	r0, [r7, #12]
 8001310:	f7ff fcb5 	bl	8000c7e <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegIrqFlags);
 8001314:	2112      	movs	r1, #18
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f7ff fef4 	bl	8001104 <LoRa_read>
 800131c:	4603      	mov	r3, r0
 800131e:	74fb      	strb	r3, [r7, #19]
    if((read & 0x40) != 0){
 8001320:	7cfb      	ldrb	r3, [r7, #19]
 8001322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001326:	2b00      	cmp	r3, #0
 8001328:	d02f      	beq.n	800138a <LoRa_receive+0xae>
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800132a:	22ff      	movs	r2, #255	@ 0xff
 800132c:	2112      	movs	r1, #18
 800132e:	68f8      	ldr	r0, [r7, #12]
 8001330:	f7ff ff02 	bl	8001138 <LoRa_write>
        number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001334:	2113      	movs	r1, #19
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f7ff fee4 	bl	8001104 <LoRa_read>
 800133c:	4603      	mov	r3, r0
 800133e:	74bb      	strb	r3, [r7, #18]
        read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001340:	2110      	movs	r1, #16
 8001342:	68f8      	ldr	r0, [r7, #12]
 8001344:	f7ff fede 	bl	8001104 <LoRa_read>
 8001348:	4603      	mov	r3, r0
 800134a:	74fb      	strb	r3, [r7, #19]
        LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800134c:	7cfb      	ldrb	r3, [r7, #19]
 800134e:	461a      	mov	r2, r3
 8001350:	210d      	movs	r1, #13
 8001352:	68f8      	ldr	r0, [r7, #12]
 8001354:	f7ff fef0 	bl	8001138 <LoRa_write>
        min = length >= number_of_bytes ? number_of_bytes : length;
 8001358:	7cba      	ldrb	r2, [r7, #18]
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	4293      	cmp	r3, r2
 800135e:	bf28      	it	cs
 8001360:	4613      	movcs	r3, r2
 8001362:	77fb      	strb	r3, [r7, #31]
        for(int i=0; i<min; i++)
 8001364:	2300      	movs	r3, #0
 8001366:	617b      	str	r3, [r7, #20]
 8001368:	e00b      	b.n	8001382 <LoRa_receive+0xa6>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	68ba      	ldr	r2, [r7, #8]
 800136e:	18d4      	adds	r4, r2, r3
 8001370:	2100      	movs	r1, #0
 8001372:	68f8      	ldr	r0, [r7, #12]
 8001374:	f7ff fec6 	bl	8001104 <LoRa_read>
 8001378:	4603      	mov	r3, r0
 800137a:	7023      	strb	r3, [r4, #0]
        for(int i=0; i<min; i++)
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	3301      	adds	r3, #1
 8001380:	617b      	str	r3, [r7, #20]
 8001382:	7ffb      	ldrb	r3, [r7, #31]
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	429a      	cmp	r2, r3
 8001388:	dbef      	blt.n	800136a <LoRa_receive+0x8e>
    }
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 800138a:	2105      	movs	r1, #5
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	f7ff fc76 	bl	8000c7e <LoRa_gotoMode>
    return min;
 8001392:	7ffb      	ldrb	r3, [r7, #31]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3724      	adds	r7, #36	@ 0x24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}

0800139c <short_delay_ms>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void short_delay_ms(uint32_t ms) {
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
    volatile uint32_t count;
    while (ms--) {
 80013a4:	e008      	b.n	80013b8 <short_delay_ms+0x1c>
        count = 8000; // tweak for ~1 ms
 80013a6:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80013aa:	60fb      	str	r3, [r7, #12]
        while (count--);
 80013ac:	bf00      	nop
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	1e5a      	subs	r2, r3, #1
 80013b2:	60fa      	str	r2, [r7, #12]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1fa      	bne.n	80013ae <short_delay_ms+0x12>
    while (ms--) {
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	1e5a      	subs	r2, r3, #1
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d1f1      	bne.n	80013a6 <short_delay_ms+0xa>
    }
}
 80013c2:	bf00      	nop
 80013c4:	bf00      	nop
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr

080013ce <LoRa_init>:

uint16_t LoRa_init(LoRa* _LoRa){
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b084      	sub	sp, #16
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
    uint8_t    data;
    uint8_t    read;

    if(LoRa_isvalid(_LoRa)){
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f7ff ff12 	bl	8001200 <LoRa_isvalid>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f000 808b 	beq.w	80014fa <LoRa_init+0x12c>
        // goto sleep mode:
            LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80013e4:	2100      	movs	r1, #0
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff fc49 	bl	8000c7e <LoRa_gotoMode>
            // HAL_Delay(10);
        short_delay_ms(10);
 80013ec:	200a      	movs	r0, #10
 80013ee:	f7ff ffd5 	bl	800139c <short_delay_ms>

        // turn on LoRa mode:
            read = LoRa_read(_LoRa, RegOpMode);
 80013f2:	2101      	movs	r1, #1
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff fe85 	bl	8001104 <LoRa_read>
 80013fa:	4603      	mov	r3, r0
 80013fc:	73fb      	strb	r3, [r7, #15]
            // HAL_Delay(10);
        short_delay_ms(10);
 80013fe:	200a      	movs	r0, #10
 8001400:	f7ff ffcc 	bl	800139c <short_delay_ms>

            data = read | 0x80;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800140a:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegOpMode, data);
 800140c:	7bbb      	ldrb	r3, [r7, #14]
 800140e:	461a      	mov	r2, r3
 8001410:	2101      	movs	r1, #1
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff fe90 	bl	8001138 <LoRa_write>
            // HAL_Delay(100);
        short_delay_ms(100);
 8001418:	2064      	movs	r0, #100	@ 0x64
 800141a:	f7ff ffbf 	bl	800139c <short_delay_ms>

        // set frequency:
            LoRa_setFrequency(_LoRa, _LoRa->frequency);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	4619      	mov	r1, r3
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff fd5f 	bl	8000ee8 <LoRa_setFrequency>

        // set output power gain:
            LoRa_setPower(_LoRa, _LoRa->power);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001430:	4619      	mov	r1, r3
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff fe03 	bl	800103e <LoRa_setPower>

        // set over current protection:
            LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800143e:	4619      	mov	r1, r3
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff fe0d 	bl	8001060 <LoRa_setOCP>

        // set LNA gain:
            LoRa_write(_LoRa, RegLna, 0x23);
 8001446:	2223      	movs	r2, #35	@ 0x23
 8001448:	210c      	movs	r1, #12
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff fe74 	bl	8001138 <LoRa_write>

        // set spreading factor, CRC on, and Timeout Msb:
            LoRa_setTOMsb_setCRCon(_LoRa);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7ff fe3f 	bl	80010d4 <LoRa_setTOMsb_setCRCon>
            LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800145c:	4619      	mov	r1, r3
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff fdc1 	bl	8000fe6 <LoRa_setSpreadingFactor>

        // set Timeout Lsb:
            LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001464:	22ff      	movs	r2, #255	@ 0xff
 8001466:	211f      	movs	r1, #31
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff fe65 	bl	8001138 <LoRa_write>

        // set bandwidth, coding rate and expilicit mode:
            // 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
            //       bits represent --> |   bandwidth   |     CR    |I/E|
            data = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	73bb      	strb	r3, [r7, #14]
            data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	b2da      	uxtb	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4413      	add	r3, r2
 8001488:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegModemConfig1, data);
 800148a:	7bbb      	ldrb	r3, [r7, #14]
 800148c:	461a      	mov	r2, r3
 800148e:	211d      	movs	r1, #29
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff fe51 	bl	8001138 <LoRa_write>
            LoRa_setAutoLDO(_LoRa);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff fcf0 	bl	8000e7c <LoRa_setAutoLDO>

        // set preamble:
            LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014a0:	0a1b      	lsrs	r3, r3, #8
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	461a      	mov	r2, r3
 80014a8:	2120      	movs	r1, #32
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff fe44 	bl	8001138 <LoRa_write>
            LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	461a      	mov	r2, r3
 80014b8:	2121      	movs	r1, #33	@ 0x21
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff fe3c 	bl	8001138 <LoRa_write>
        //     data = read | 0x3F;
        //     LoRa_write(_LoRa, RegDioMapping1, data);
        // // LoRa_write(_LoRa, RegDioMapping1, 0x00);


        LoRa_write(_LoRa, RegDioMapping1, 0x00); // DIO0DIO3 = RxDone
 80014c0:	2200      	movs	r2, #0
 80014c2:	2140      	movs	r1, #64	@ 0x40
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff fe37 	bl	8001138 <LoRa_write>



        // goto standby mode:
            LoRa_gotoMode(_LoRa, STNBY_MODE);
 80014ca:	2101      	movs	r1, #1
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fbd6 	bl	8000c7e <LoRa_gotoMode>
            _LoRa->current_mode = STNBY_MODE;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2201      	movs	r2, #1
 80014d6:	61da      	str	r2, [r3, #28]
            // HAL_Delay(10);
        short_delay_ms(10);
 80014d8:	200a      	movs	r0, #10
 80014da:	f7ff ff5f 	bl	800139c <short_delay_ms>

            read = LoRa_read(_LoRa, RegVersion);
 80014de:	2142      	movs	r1, #66	@ 0x42
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff fe0f 	bl	8001104 <LoRa_read>
 80014e6:	4603      	mov	r3, r0
 80014e8:	73fb      	strb	r3, [r7, #15]
            if(read == 0x12)
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	2b12      	cmp	r3, #18
 80014ee:	d101      	bne.n	80014f4 <LoRa_init+0x126>
                return LORA_OK;
 80014f0:	23c8      	movs	r3, #200	@ 0xc8
 80014f2:	e004      	b.n	80014fe <LoRa_init+0x130>
            else
                return LORA_NOT_FOUND;
 80014f4:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80014f8:	e001      	b.n	80014fe <LoRa_init+0x130>
    }
    else {
        return LORA_UNAVAILABLE;
 80014fa:	f240 13f7 	movw	r3, #503	@ 0x1f7
    }
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <LoRa_Startup>:
 * resets and initializes the LoRa module, and starts continuous reception.
 *
 * @return 1 if initialization succeeds, 0 if it fails.
 */

uint8_t LoRa_Startup() {
 8001508:	b5b0      	push	{r4, r5, r7, lr}
 800150a:	b08c      	sub	sp, #48	@ 0x30
 800150c:	af00      	add	r7, sp, #0

    myLoRa = newLoRa();
 800150e:	4c22      	ldr	r4, [pc, #136]	@ (8001598 <LoRa_Startup+0x90>)
 8001510:	463b      	mov	r3, r7
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff fb6c 	bl	8000bf0 <newLoRa>
 8001518:	4625      	mov	r5, r4
 800151a:	463c      	mov	r4, r7
 800151c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800151e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001520:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001522:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001524:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001528:	e885 0007 	stmia.w	r5, {r0, r1, r2}


    lora_mutex_handle = xSemaphoreCreateMutex();
 800152c:	2001      	movs	r0, #1
 800152e:	f005 f836 	bl	800659e <xQueueCreateMutex>
 8001532:	4603      	mov	r3, r0
 8001534:	4a19      	ldr	r2, [pc, #100]	@ (800159c <LoRa_Startup+0x94>)
 8001536:	6013      	str	r3, [r2, #0]


    myLoRa.CS_port = NSS_GPIO_Port;
 8001538:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <LoRa_Startup+0x90>)
 800153a:	4a19      	ldr	r2, [pc, #100]	@ (80015a0 <LoRa_Startup+0x98>)
 800153c:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin = NSS_Pin;
 800153e:	4b16      	ldr	r3, [pc, #88]	@ (8001598 <LoRa_Startup+0x90>)
 8001540:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001544:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 8001546:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <LoRa_Startup+0x90>)
 8001548:	4a16      	ldr	r2, [pc, #88]	@ (80015a4 <LoRa_Startup+0x9c>)
 800154a:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin = RESET_Pin;
 800154c:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <LoRa_Startup+0x90>)
 800154e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001552:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port = DID0_GPIO_Port;
 8001554:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <LoRa_Startup+0x90>)
 8001556:	4a13      	ldr	r2, [pc, #76]	@ (80015a4 <LoRa_Startup+0x9c>)
 8001558:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin = DID0_Pin;
 800155a:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <LoRa_Startup+0x90>)
 800155c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001560:	829a      	strh	r2, [r3, #20]
    myLoRa.power = POWER_17db;
 8001562:	4b0d      	ldr	r3, [pc, #52]	@ (8001598 <LoRa_Startup+0x90>)
 8001564:	22fc      	movs	r2, #252	@ 0xfc
 8001566:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    myLoRa.hSPIx = &hspi2;
 800156a:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <LoRa_Startup+0x90>)
 800156c:	4a0e      	ldr	r2, [pc, #56]	@ (80015a8 <LoRa_Startup+0xa0>)
 800156e:	619a      	str	r2, [r3, #24]
    LoRa_reset(&myLoRa);
 8001570:	4809      	ldr	r0, [pc, #36]	@ (8001598 <LoRa_Startup+0x90>)
 8001572:	f7ff fb66 	bl	8000c42 <LoRa_reset>

    if (LoRa_init(&myLoRa) !=200) {
 8001576:	4808      	ldr	r0, [pc, #32]	@ (8001598 <LoRa_Startup+0x90>)
 8001578:	f7ff ff29 	bl	80013ce <LoRa_init>
 800157c:	4603      	mov	r3, r0
 800157e:	2bc8      	cmp	r3, #200	@ 0xc8
 8001580:	d001      	beq.n	8001586 <LoRa_Startup+0x7e>
        return 0;
 8001582:	2300      	movs	r3, #0
 8001584:	e003      	b.n	800158e <LoRa_Startup+0x86>
    }

    LoRa_startReceiving(&myLoRa);
 8001586:	4804      	ldr	r0, [pc, #16]	@ (8001598 <LoRa_Startup+0x90>)
 8001588:	f7ff fe9c 	bl	80012c4 <LoRa_startReceiving>





    return 1;
 800158c:	2301      	movs	r3, #1
}
 800158e:	4618      	mov	r0, r3
 8001590:	3730      	adds	r7, #48	@ 0x30
 8001592:	46bd      	mov	sp, r7
 8001594:	bdb0      	pop	{r4, r5, r7, pc}
 8001596:	bf00      	nop
 8001598:	200000d4 	.word	0x200000d4
 800159c:	20000100 	.word	0x20000100
 80015a0:	40010c00 	.word	0x40010c00
 80015a4:	40010800 	.word	0x40010800
 80015a8:	200002b0 	.word	0x200002b0

080015ac <mesh_crc>:
 * @param len Number of bytes to include in the CRC computation.
 *
 * @return Computed 8-bit CRC value.
 */

uint8_t mesh_crc(const uint8_t *data, uint8_t len) {
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 80015b8:	2300      	movs	r3, #0
 80015ba:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 80015bc:	2300      	movs	r3, #0
 80015be:	73bb      	strb	r3, [r7, #14]
 80015c0:	e022      	b.n	8001608 <mesh_crc+0x5c>
        crc ^= data[i];
 80015c2:	7bbb      	ldrb	r3, [r7, #14]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	4413      	add	r3, r2
 80015c8:	781a      	ldrb	r2, [r3, #0]
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	4053      	eors	r3, r2
 80015ce:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 80015d0:	2300      	movs	r3, #0
 80015d2:	737b      	strb	r3, [r7, #13]
 80015d4:	e012      	b.n	80015fc <mesh_crc+0x50>
            if (crc & 0x80)
 80015d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	da08      	bge.n	80015f0 <mesh_crc+0x44>
                crc = (crc << 1) ^ 0x07;
 80015de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	f083 0307 	eor.w	r3, r3, #7
 80015ea:	b25b      	sxtb	r3, r3
 80015ec:	73fb      	strb	r3, [r7, #15]
 80015ee:	e002      	b.n	80015f6 <mesh_crc+0x4a>
            else
                crc <<= 1;
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 80015f6:	7b7b      	ldrb	r3, [r7, #13]
 80015f8:	3301      	adds	r3, #1
 80015fa:	737b      	strb	r3, [r7, #13]
 80015fc:	7b7b      	ldrb	r3, [r7, #13]
 80015fe:	2b07      	cmp	r3, #7
 8001600:	d9e9      	bls.n	80015d6 <mesh_crc+0x2a>
    for (uint8_t i = 0; i < len; i++) {
 8001602:	7bbb      	ldrb	r3, [r7, #14]
 8001604:	3301      	adds	r3, #1
 8001606:	73bb      	strb	r3, [r7, #14]
 8001608:	7bba      	ldrb	r2, [r7, #14]
 800160a:	78fb      	ldrb	r3, [r7, #3]
 800160c:	429a      	cmp	r2, r3
 800160e:	d3d8      	bcc.n	80015c2 <mesh_crc+0x16>
        }
    }
    return crc;
 8001610:	7bfb      	ldrb	r3, [r7, #15]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <mesh_build_packet>:
 *
 * @return true (non-zero) if packet was successfully built and validated, false (0) otherwise.
 */

int mesh_build_packet(MeshPacket *pkt, uint8_t src, uint8_t dst, uint8_t flags, uint8_t msg_id, const uint8_t *payload,
                       uint8_t length) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	4608      	mov	r0, r1
 8001626:	4611      	mov	r1, r2
 8001628:	461a      	mov	r2, r3
 800162a:	4603      	mov	r3, r0
 800162c:	70fb      	strb	r3, [r7, #3]
 800162e:	460b      	mov	r3, r1
 8001630:	70bb      	strb	r3, [r7, #2]
 8001632:	4613      	mov	r3, r2
 8001634:	707b      	strb	r3, [r7, #1]
    if (!pkt || !payload || length > MESH_MAX_PAYLOAD) return false;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d006      	beq.n	800164a <mesh_build_packet+0x2e>
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <mesh_build_packet+0x2e>
 8001642:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001646:	2b0a      	cmp	r3, #10
 8001648:	d901      	bls.n	800164e <mesh_build_packet+0x32>
 800164a:	2300      	movs	r3, #0
 800164c:	e060      	b.n	8001710 <mesh_build_packet+0xf4>

    pkt->preamble = MESH_PREAMBLE;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	22aa      	movs	r2, #170	@ 0xaa
 8001652:	701a      	strb	r2, [r3, #0]
    pkt->version = MESH_VERSION;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	705a      	strb	r2, [r3, #1]
    pkt->flags     = flags;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	787a      	ldrb	r2, [r7, #1]
 800165e:	709a      	strb	r2, [r3, #2]
    pkt->src_id    = src;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	78fa      	ldrb	r2, [r7, #3]
 8001664:	70da      	strb	r2, [r3, #3]
    pkt->dst_id    = dst;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	78ba      	ldrb	r2, [r7, #2]
 800166a:	711a      	strb	r2, [r3, #4]
    pkt->hop_count = 0;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	715a      	strb	r2, [r3, #5]
    pkt->max_hops  = 10;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	220a      	movs	r2, #10
 8001676:	719a      	strb	r2, [r3, #6]
    pkt->msg_id    = msg_id;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	7e3a      	ldrb	r2, [r7, #24]
 800167c:	71da      	strb	r2, [r3, #7]
    pkt->length    = length;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001684:	721a      	strb	r2, [r3, #8]
    if (payload && length > 0) {
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00b      	beq.n	80016a4 <mesh_build_packet+0x88>
 800168c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d007      	beq.n	80016a4 <mesh_build_packet+0x88>
        memcpy(pkt->payload, payload, length);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3309      	adds	r3, #9
 8001698:	f897 2020 	ldrb.w	r2, [r7, #32]
 800169c:	69f9      	ldr	r1, [r7, #28]
 800169e:	4618      	mov	r0, r3
 80016a0:	f008 f843 	bl	800972a <memcpy>
    }

    uint8_t *data = (uint8_t *)pkt;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	60fb      	str	r3, [r7, #12]
    pkt->crc = mesh_crc(data, offsetof(MeshPacket, crc));
 80016a8:	2113      	movs	r1, #19
 80016aa:	68f8      	ldr	r0, [r7, #12]
 80016ac:	f7ff ff7e 	bl	80015ac <mesh_crc>
 80016b0:	4603      	mov	r3, r0
 80016b2:	461a      	mov	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	74da      	strb	r2, [r3, #19]

    uint8_t computed_crc = mesh_crc((uint8_t*)pkt, offsetof(MeshPacket, crc));
 80016b8:	2113      	movs	r1, #19
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ff76 	bl	80015ac <mesh_crc>
 80016c0:	4603      	mov	r3, r0
 80016c2:	72fb      	strb	r3, [r7, #11]
    if (computed_crc != pkt->crc)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	7cdb      	ldrb	r3, [r3, #19]
 80016c8:	7afa      	ldrb	r2, [r7, #11]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d001      	beq.n	80016d2 <mesh_build_packet+0xb6>
        return false;
 80016ce:	2300      	movs	r3, #0
 80016d0:	e01e      	b.n	8001710 <mesh_build_packet+0xf4>

    // 2 Check all fields are logically valid
    if (pkt->preamble != 0xAA || pkt->version != 1)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2baa      	cmp	r3, #170	@ 0xaa
 80016d8:	d103      	bne.n	80016e2 <mesh_build_packet+0xc6>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	785b      	ldrb	r3, [r3, #1]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d001      	beq.n	80016e6 <mesh_build_packet+0xca>
        return false;
 80016e2:	2300      	movs	r3, #0
 80016e4:	e014      	b.n	8001710 <mesh_build_packet+0xf4>
    if (pkt->length != length)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	7a1b      	ldrb	r3, [r3, #8]
 80016ea:	f897 2020 	ldrb.w	r2, [r7, #32]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d001      	beq.n	80016f6 <mesh_build_packet+0xda>
        return false;
 80016f2:	2300      	movs	r3, #0
 80016f4:	e00c      	b.n	8001710 <mesh_build_packet+0xf4>
    if (pkt->src_id != src || pkt->dst_id != dst)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	78db      	ldrb	r3, [r3, #3]
 80016fa:	78fa      	ldrb	r2, [r7, #3]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d104      	bne.n	800170a <mesh_build_packet+0xee>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	791b      	ldrb	r3, [r3, #4]
 8001704:	78ba      	ldrb	r2, [r7, #2]
 8001706:	429a      	cmp	r2, r3
 8001708:	d001      	beq.n	800170e <mesh_build_packet+0xf2>
        return false;
 800170a:	2300      	movs	r3, #0
 800170c:	e000      	b.n	8001710 <mesh_build_packet+0xf4>

    // Everything OK
    return true;
 800170e:	2301      	movs	r3, #1

}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <xPing_task>:
 * the TX queue for transmission.
 *
 * @param args Pointer to Ping_task_args (unused in current implementation).
 */

void xPing_task(void *args) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b092      	sub	sp, #72	@ 0x48
 800171c:	af04      	add	r7, sp, #16
 800171e:	6078      	str	r0, [r7, #4]
    Ping_task_args *ping_args = (Ping_task_args *)args;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	633b      	str	r3, [r7, #48]	@ 0x30
    const TickType_t timeout_ticks = pdMS_TO_TICKS(MAX_NODE_TIMEOUT);
 8001724:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001728:	62fb      	str	r3, [r7, #44]	@ 0x2c
    MeshPacket packet = {0};
 800172a:	f107 030c 	add.w	r3, r7, #12
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]
 800173a:	751a      	strb	r2, [r3, #20]
  uint8_t payload[1]={PING_COMMAND};
 800173c:	2309      	movs	r3, #9
 800173e:	723b      	strb	r3, [r7, #8]
    mesh_build_packet(&packet,(uint8_t )mesh_id,BROADCAST_ADDRESS,0,0,payload,1);
 8001740:	4b3f      	ldr	r3, [pc, #252]	@ (8001840 <xPing_task+0x128>)
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	b2d9      	uxtb	r1, r3
 8001746:	f107 000c 	add.w	r0, r7, #12
 800174a:	2301      	movs	r3, #1
 800174c:	9302      	str	r3, [sp, #8]
 800174e:	f107 0308 	add.w	r3, r7, #8
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	2300      	movs	r3, #0
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	2300      	movs	r3, #0
 800175a:	22ff      	movs	r2, #255	@ 0xff
 800175c:	f7ff ff5e 	bl	800161c <mesh_build_packet>
    for (;;) {
        vTaskDelay(pdMS_TO_TICKS(PING_TIMING_INTERVAL_MS));
 8001760:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001764:	f005 fe7c 	bl	8007460 <vTaskDelay>

        TickType_t now = xTaskGetTickCount();
 8001768:	f005 ffcc 	bl	8007704 <xTaskGetTickCount>
 800176c:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (xSemaphoreTake(network_data_mutex_handle, pdMS_TO_TICKS(100)) == pdTRUE) {
 800176e:	4b35      	ldr	r3, [pc, #212]	@ (8001844 <xPing_task+0x12c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2164      	movs	r1, #100	@ 0x64
 8001774:	4618      	mov	r0, r3
 8001776:	f005 f9ad 	bl	8006ad4 <xQueueSemaphoreTake>
 800177a:	4603      	mov	r3, r0
 800177c:	2b01      	cmp	r3, #1
 800177e:	d14e      	bne.n	800181e <xPing_task+0x106>
            for (int i = 0; i < MAX_NODES; ++i) {
 8001780:	2300      	movs	r3, #0
 8001782:	637b      	str	r3, [r7, #52]	@ 0x34
 8001784:	e041      	b.n	800180a <xPing_task+0xf2>
                if (connected_nodes[i].id != 0 &&
 8001786:	4930      	ldr	r1, [pc, #192]	@ (8001848 <xPing_task+0x130>)
 8001788:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800178a:	4613      	mov	r3, r2
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	4413      	add	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	440b      	add	r3, r1
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d034      	beq.n	8001804 <xPing_task+0xec>
                    (now - connected_nodes[i].last_seen > timeout_ticks)) {
 800179a:	492b      	ldr	r1, [pc, #172]	@ (8001848 <xPing_task+0x130>)
 800179c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800179e:	4613      	mov	r3, r2
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	4413      	add	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	440b      	add	r3, r1
 80017a8:	3308      	adds	r3, #8
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017ae:	1ad3      	subs	r3, r2, r3
                if (connected_nodes[i].id != 0 &&
 80017b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d226      	bcs.n	8001804 <xPing_task+0xec>
                    // Node timed out
                    connected_nodes[i].id = 0;
 80017b6:	4924      	ldr	r1, [pc, #144]	@ (8001848 <xPing_task+0x130>)
 80017b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017ba:	4613      	mov	r3, r2
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	4413      	add	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	440b      	add	r3, r1
 80017c4:	2200      	movs	r2, #0
 80017c6:	701a      	strb	r2, [r3, #0]
                    connected_nodes[i].rssi = 0;
 80017c8:	491f      	ldr	r1, [pc, #124]	@ (8001848 <xPing_task+0x130>)
 80017ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017cc:	4613      	mov	r3, r2
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	4413      	add	r3, r2
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	440b      	add	r3, r1
 80017d6:	3304      	adds	r3, #4
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
                    connected_nodes[i].type = 0;
 80017dc:	491a      	ldr	r1, [pc, #104]	@ (8001848 <xPing_task+0x130>)
 80017de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017e0:	4613      	mov	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	440b      	add	r3, r1
 80017ea:	3301      	adds	r3, #1
 80017ec:	2200      	movs	r2, #0
 80017ee:	701a      	strb	r2, [r3, #0]
                    connected_nodes[i].last_seen = 0;
 80017f0:	4915      	ldr	r1, [pc, #84]	@ (8001848 <xPing_task+0x130>)
 80017f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017f4:	4613      	mov	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	4413      	add	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	440b      	add	r3, r1
 80017fe:	3308      	adds	r3, #8
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < MAX_NODES; ++i) {
 8001804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001806:	3301      	adds	r3, #1
 8001808:	637b      	str	r3, [r7, #52]	@ 0x34
 800180a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800180c:	2b09      	cmp	r3, #9
 800180e:	ddba      	ble.n	8001786 <xPing_task+0x6e>
                    }
            }
            xSemaphoreGive(network_data_mutex_handle);
 8001810:	4b0c      	ldr	r3, [pc, #48]	@ (8001844 <xPing_task+0x12c>)
 8001812:	6818      	ldr	r0, [r3, #0]
 8001814:	2300      	movs	r3, #0
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	f004 fed9 	bl	80065d0 <xQueueGenericSend>
        }

        BaseType_t sent = xQueueSend(tx_Queue_handle, &packet, portMAX_DELAY);
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <xPing_task+0x134>)
 8001820:	6818      	ldr	r0, [r3, #0]
 8001822:	f107 010c 	add.w	r1, r7, #12
 8001826:	2300      	movs	r3, #0
 8001828:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800182c:	f004 fed0 	bl	80065d0 <xQueueGenericSend>
 8001830:	6278      	str	r0, [r7, #36]	@ 0x24
        if (sent != pdTRUE) {
 8001832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001834:	2b01      	cmp	r3, #1
 8001836:	d093      	beq.n	8001760 <xPing_task+0x48>
            printf("Ping task: Failed to send packet to TX queue!\n");
 8001838:	4805      	ldr	r0, [pc, #20]	@ (8001850 <xPing_task+0x138>)
 800183a:	f007 fdbd 	bl	80093b8 <puts>
    for (;;) {
 800183e:	e78f      	b.n	8001760 <xPing_task+0x48>
 8001840:	200002ae 	.word	0x200002ae
 8001844:	20000298 	.word	0x20000298
 8001848:	20000118 	.word	0x20000118
 800184c:	200002a0 	.word	0x200002a0
 8001850:	08009c38 	.word	0x08009c38

08001854 <RX_Queue_init>:
#include "queue.h"
#include "stdio.h"

QueueHandle_t rx_queue_handle = NULL;

QueueHandle_t RX_Queue_init() {
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
    rx_queue_handle = xQueueCreate(RX_QUEUE_LENGTH, RX_ITEM_SIZE);
 8001858:	2200      	movs	r2, #0
 800185a:	2115      	movs	r1, #21
 800185c:	2005      	movs	r0, #5
 800185e:	f004 fe26 	bl	80064ae <xQueueGenericCreate>
 8001862:	4603      	mov	r3, r0
 8001864:	4a07      	ldr	r2, [pc, #28]	@ (8001884 <RX_Queue_init+0x30>)
 8001866:	6013      	str	r3, [r2, #0]
    if (rx_queue_handle != NULL) {
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <RX_Queue_init+0x30>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d002      	beq.n	8001876 <RX_Queue_init+0x22>
        return rx_queue_handle;
 8001870:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <RX_Queue_init+0x30>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	e003      	b.n	800187e <RX_Queue_init+0x2a>
    }else {
        printf("RX Queue creation failed : NO MEMORY \n");
 8001876:	4804      	ldr	r0, [pc, #16]	@ (8001888 <RX_Queue_init+0x34>)
 8001878:	f007 fd9e 	bl	80093b8 <puts>
        return NULL;
 800187c:	2300      	movs	r3, #0





 800187e:	4618      	mov	r0, r3
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000104 	.word	0x20000104
 8001888:	08009c68 	.word	0x08009c68

0800188c <LoRa_receive_safe>:
 * @param lora_mutex_handle Mutex protecting LoRa access.
 *
 * @return Number of bytes received.
 */

uint8_t LoRa_receive_safe(LoRa *lora, uint8_t *data, uint8_t length, SemaphoreHandle_t lora_mutex_handle) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	603b      	str	r3, [r7, #0]
 8001898:	4613      	mov	r3, r2
 800189a:	71fb      	strb	r3, [r7, #7]
    uint8_t bytes = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	75fb      	strb	r3, [r7, #23]
    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018a4:	6838      	ldr	r0, [r7, #0]
 80018a6:	f005 f915 	bl	8006ad4 <xQueueSemaphoreTake>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d10d      	bne.n	80018cc <LoRa_receive_safe+0x40>
        bytes = LoRa_receive(lora, data, length);
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	461a      	mov	r2, r3
 80018b4:	68b9      	ldr	r1, [r7, #8]
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f7ff fd10 	bl	80012dc <LoRa_receive>
 80018bc:	4603      	mov	r3, r0
 80018be:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 80018c0:	2300      	movs	r3, #0
 80018c2:	2200      	movs	r2, #0
 80018c4:	2100      	movs	r1, #0
 80018c6:	6838      	ldr	r0, [r7, #0]
 80018c8:	f004 fe82 	bl	80065d0 <xQueueGenericSend>
    }
    return bytes;
 80018cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <xRX_Task>:
 * the RX queue for further processing.
 *
 * @param args Unused.
 */

void xRX_Task(void *args) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
    uint8_t received_bytes_array[sizeof(MeshPacket)];

    for (;;) {
        uint8_t notified = ulTaskNotifyTake(pdTRUE,portMAX_DELAY);
 80018e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018e4:	2001      	movs	r0, #1
 80018e6:	f006 fbdf 	bl	80080a8 <ulTaskNotifyTake>
 80018ea:	4603      	mov	r3, r0
 80018ec:	77fb      	strb	r3, [r7, #31]

        if (notified) {
 80018ee:	7ffb      	ldrb	r3, [r7, #31]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d0f5      	beq.n	80018e0 <xRX_Task+0x8>
            if (LoRa_receive_safe(&myLoRa,
 80018f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <xRX_Task+0x48>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f107 0108 	add.w	r1, r7, #8
 80018fc:	2215      	movs	r2, #21
 80018fe:	4809      	ldr	r0, [pc, #36]	@ (8001924 <xRX_Task+0x4c>)
 8001900:	f7ff ffc4 	bl	800188c <LoRa_receive_safe>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0ea      	beq.n	80018e0 <xRX_Task+0x8>
                received_bytes_array,
                sizeof(received_bytes_array),
                lora_mutex_handle)) {
                if (xQueueSend(rx_queue_handle,received_bytes_array,pdMS_TO_TICKS(2000))==pdTRUE) {
 800190a:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <xRX_Task+0x50>)
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	f107 0108 	add.w	r1, r7, #8
 8001912:	2300      	movs	r3, #0
 8001914:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001918:	f004 fe5a 	bl	80065d0 <xQueueGenericSend>
    for (;;) {
 800191c:	e7e0      	b.n	80018e0 <xRX_Task+0x8>
 800191e:	bf00      	nop
 8001920:	20000100 	.word	0x20000100
 8001924:	200000d4 	.word	0x200000d4
 8001928:	20000104 	.word	0x20000104

0800192c <send_connection_made_to_node>:
#include "queue.h"


//I turned it into a task because i dont want it to block the "packet pipeline"

uint8_t send_connection_made_to_node(uint8_t node_id,QueueHandle_t tx_queue) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b08e      	sub	sp, #56	@ 0x38
 8001930:	af04      	add	r7, sp, #16
 8001932:	4603      	mov	r3, r0
 8001934:	6039      	str	r1, [r7, #0]
 8001936:	71fb      	strb	r3, [r7, #7]
    // Connect_to_node_args *connect_to_node_args = (Connect_to_node_args *) args;
    MeshPacket packet;
    memset(&packet, 0, sizeof(packet));
 8001938:	f107 0310 	add.w	r3, r7, #16
 800193c:	2215      	movs	r2, #21
 800193e:	2100      	movs	r1, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f007 fe19 	bl	8009578 <memset>
    uint8_t payload[1] = {CONNECTION_MADE};
 8001946:	2308      	movs	r3, #8
 8001948:	733b      	strb	r3, [r7, #12]
    mesh_build_packet(&packet, mesh_id,node_id,0,0,payload,1);
 800194a:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <send_connection_made_to_node+0x64>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	b2d9      	uxtb	r1, r3
 8001950:	79fa      	ldrb	r2, [r7, #7]
 8001952:	f107 0010 	add.w	r0, r7, #16
 8001956:	2301      	movs	r3, #1
 8001958:	9302      	str	r3, [sp, #8]
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	9301      	str	r3, [sp, #4]
 8001960:	2300      	movs	r3, #0
 8001962:	9300      	str	r3, [sp, #0]
 8001964:	2300      	movs	r3, #0
 8001966:	f7ff fe59 	bl	800161c <mesh_build_packet>

    if (xQueueSend(tx_queue,&packet,portMAX_DELAY)==pdTRUE) {
 800196a:	f107 0110 	add.w	r1, r7, #16
 800196e:	2300      	movs	r3, #0
 8001970:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001974:	6838      	ldr	r0, [r7, #0]
 8001976:	f004 fe2b 	bl	80065d0 <xQueueGenericSend>
 800197a:	4603      	mov	r3, r0
 800197c:	2b01      	cmp	r3, #1
 800197e:	d101      	bne.n	8001984 <send_connection_made_to_node+0x58>
        return 1;
 8001980:	2301      	movs	r3, #1
 8001982:	e000      	b.n	8001986 <send_connection_made_to_node+0x5a>

    }
return 0;
 8001984:	2300      	movs	r3, #0


}
 8001986:	4618      	mov	r0, r3
 8001988:	3728      	adds	r7, #40	@ 0x28
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200002ae 	.word	0x200002ae

08001994 <network_data_init>:





uint8_t network_data_init(void) {
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
    network_data_mutex_handle= xSemaphoreCreateMutex();
 8001998:	2001      	movs	r0, #1
 800199a:	f004 fe00 	bl	800659e <xQueueCreateMutex>
 800199e:	4603      	mov	r3, r0
 80019a0:	4a02      	ldr	r2, [pc, #8]	@ (80019ac <network_data_init+0x18>)
 80019a2:	6013      	str	r3, [r2, #0]
    return 1;
 80019a4:	2301      	movs	r3, #1
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20000298 	.word	0x20000298

080019b0 <add_connection_request>:

int add_connection_request(uint8_t value, SemaphoreHandle_t network_data_mutex) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	6039      	str	r1, [r7, #0]
 80019ba:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 80019bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019c0:	6838      	ldr	r0, [r7, #0]
 80019c2:	f005 f887 	bl	8006ad4 <xQueueSemaphoreTake>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d124      	bne.n	8001a16 <add_connection_request+0x66>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 80019cc:	2300      	movs	r3, #0
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	e015      	b.n	80019fe <add_connection_request+0x4e>
            if (connection_requests[i] == 0) {
 80019d2:	4a14      	ldr	r2, [pc, #80]	@ (8001a24 <add_connection_request+0x74>)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4413      	add	r3, r2
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10c      	bne.n	80019f8 <add_connection_request+0x48>
                // first empty slot
                connection_requests[i] = value;
 80019de:	4a11      	ldr	r2, [pc, #68]	@ (8001a24 <add_connection_request+0x74>)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4413      	add	r3, r2
 80019e4:	79fa      	ldrb	r2, [r7, #7]
 80019e6:	701a      	strb	r2, [r3, #0]
                xSemaphoreGive(network_data_mutex);
 80019e8:	2300      	movs	r3, #0
 80019ea:	2200      	movs	r2, #0
 80019ec:	2100      	movs	r1, #0
 80019ee:	6838      	ldr	r0, [r7, #0]
 80019f0:	f004 fdee 	bl	80065d0 <xQueueGenericSend>

                return i; // return index where added
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	e010      	b.n	8001a1a <add_connection_request+0x6a>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	3301      	adds	r3, #1
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2b09      	cmp	r3, #9
 8001a02:	dde6      	ble.n	80019d2 <add_connection_request+0x22>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001a04:	2300      	movs	r3, #0
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	6838      	ldr	r0, [r7, #0]
 8001a0c:	f004 fde0 	bl	80065d0 <xQueueGenericSend>
        return -1; // array full
 8001a10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a14:	e001      	b.n	8001a1a <add_connection_request+0x6a>
    }
    return -1;
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	2000010c 	.word	0x2000010c

08001a28 <remove_connection_request>:


int remove_connection_request(uint8_t value, SemaphoreHandle_t network_data_mutex) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	6039      	str	r1, [r7, #0]
 8001a32:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a38:	6838      	ldr	r0, [r7, #0]
 8001a3a:	f005 f84b 	bl	8006ad4 <xQueueSemaphoreTake>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d125      	bne.n	8001a90 <remove_connection_request+0x68>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 8001a44:	2300      	movs	r3, #0
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	e016      	b.n	8001a78 <remove_connection_request+0x50>
            if (connection_requests[i] == value) {
 8001a4a:	4a14      	ldr	r2, [pc, #80]	@ (8001a9c <remove_connection_request+0x74>)
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	4413      	add	r3, r2
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	79fa      	ldrb	r2, [r7, #7]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d10c      	bne.n	8001a72 <remove_connection_request+0x4a>
                connection_requests[i] = 0;
 8001a58:	4a10      	ldr	r2, [pc, #64]	@ (8001a9c <remove_connection_request+0x74>)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
                xSemaphoreGive(network_data_mutex);
 8001a62:	2300      	movs	r3, #0
 8001a64:	2200      	movs	r2, #0
 8001a66:	2100      	movs	r1, #0
 8001a68:	6838      	ldr	r0, [r7, #0]
 8001a6a:	f004 fdb1 	bl	80065d0 <xQueueGenericSend>
                return i;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	e010      	b.n	8001a94 <remove_connection_request+0x6c>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	3301      	adds	r3, #1
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b09      	cmp	r3, #9
 8001a7c:	dde5      	ble.n	8001a4a <remove_connection_request+0x22>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2200      	movs	r2, #0
 8001a82:	2100      	movs	r1, #0
 8001a84:	6838      	ldr	r0, [r7, #0]
 8001a86:	f004 fda3 	bl	80065d0 <xQueueGenericSend>
        return -1; // not found
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a8e:	e001      	b.n	8001a94 <remove_connection_request+0x6c>
    }
    return -1;
 8001a90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	2000010c 	.word	0x2000010c

08001aa0 <is_connection_request_exist>:

int is_connection_request_exist(uint8_t value, SemaphoreHandle_t network_data_mutex) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ab0:	6838      	ldr	r0, [r7, #0]
 8001ab2:	f005 f80f 	bl	8006ad4 <xQueueSemaphoreTake>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d11f      	bne.n	8001afc <is_connection_request_exist+0x5c>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	e011      	b.n	8001ae6 <is_connection_request_exist+0x46>
            if (connection_requests[i] == value) {
 8001ac2:	4a11      	ldr	r2, [pc, #68]	@ (8001b08 <is_connection_request_exist+0x68>)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	79fa      	ldrb	r2, [r7, #7]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d107      	bne.n	8001ae0 <is_connection_request_exist+0x40>
                xSemaphoreGive(network_data_mutex);
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	6838      	ldr	r0, [r7, #0]
 8001ad8:	f004 fd7a 	bl	80065d0 <xQueueGenericSend>
                return 1; // exists
 8001adc:	2301      	movs	r3, #1
 8001ade:	e00f      	b.n	8001b00 <is_connection_request_exist+0x60>
        for (int i = 0; i < MAX_CONNECTIONS_REQUESTS; i++) {
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	2b09      	cmp	r3, #9
 8001aea:	ddea      	ble.n	8001ac2 <is_connection_request_exist+0x22>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001aec:	2300      	movs	r3, #0
 8001aee:	2200      	movs	r2, #0
 8001af0:	2100      	movs	r1, #0
 8001af2:	6838      	ldr	r0, [r7, #0]
 8001af4:	f004 fd6c 	bl	80065d0 <xQueueGenericSend>

        return 0; // does not exist
 8001af8:	2300      	movs	r3, #0
 8001afa:	e001      	b.n	8001b00 <is_connection_request_exist+0x60>
    }
    return -1; //i couldnt get the mutex ;
 8001afc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3710      	adds	r7, #16
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	2000010c 	.word	0x2000010c

08001b0c <add_connected_node>:


int add_connected_node(uint8_t id, uint8_t type, int rssi, SemaphoreHandle_t network_data_mutex) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60ba      	str	r2, [r7, #8]
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	4603      	mov	r3, r0
 8001b18:	73fb      	strb	r3, [r7, #15]
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	73bb      	strb	r3, [r7, #14]
    // Already exists? Update it


    if (xSemaphoreTake(network_data_mutex, portMAX_DELAY) == pdTRUE) {
 8001b1e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f004 ffd6 	bl	8006ad4 <xQueueSemaphoreTake>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d179      	bne.n	8001c22 <add_connected_node+0x116>
        int idx = find_node(id);
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f000 f87f 	bl	8001c34 <find_node>
 8001b36:	6138      	str	r0, [r7, #16]


        if (idx >= 0) {
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	db27      	blt.n	8001b8e <add_connected_node+0x82>
            connected_nodes[idx].last_seen = xTaskGetTickCount();
 8001b3e:	f005 fde1 	bl	8007704 <xTaskGetTickCount>
 8001b42:	4601      	mov	r1, r0
 8001b44:	483a      	ldr	r0, [pc, #232]	@ (8001c30 <add_connected_node+0x124>)
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	4413      	add	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4403      	add	r3, r0
 8001b52:	3308      	adds	r3, #8
 8001b54:	6019      	str	r1, [r3, #0]
            connected_nodes[idx].type = type;
 8001b56:	4936      	ldr	r1, [pc, #216]	@ (8001c30 <add_connected_node+0x124>)
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4413      	add	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	440b      	add	r3, r1
 8001b64:	3301      	adds	r3, #1
 8001b66:	7bba      	ldrb	r2, [r7, #14]
 8001b68:	701a      	strb	r2, [r3, #0]
            connected_nodes[idx].rssi = rssi;
 8001b6a:	4931      	ldr	r1, [pc, #196]	@ (8001c30 <add_connected_node+0x124>)
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	4413      	add	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	3304      	adds	r3, #4
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	601a      	str	r2, [r3, #0]
            xSemaphoreGive(network_data_mutex);
 8001b7e:	2300      	movs	r3, #0
 8001b80:	2200      	movs	r2, #0
 8001b82:	2100      	movs	r1, #0
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f004 fd23 	bl	80065d0 <xQueueGenericSend>
            return idx;
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	e04b      	b.n	8001c26 <add_connected_node+0x11a>
        }

        // Find first empty slot
        for (int i = 0; i < MAX_NODES; i++) {
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	e03d      	b.n	8001c10 <add_connected_node+0x104>
            if (connected_nodes[i].id == 0) {
 8001b94:	4926      	ldr	r1, [pc, #152]	@ (8001c30 <add_connected_node+0x124>)
 8001b96:	697a      	ldr	r2, [r7, #20]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	4413      	add	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d130      	bne.n	8001c0a <add_connected_node+0xfe>
                // empty slot
                connected_nodes[i].last_seen = xTaskGetTickCount();
 8001ba8:	f005 fdac 	bl	8007704 <xTaskGetTickCount>
 8001bac:	4601      	mov	r1, r0
 8001bae:	4820      	ldr	r0, [pc, #128]	@ (8001c30 <add_connected_node+0x124>)
 8001bb0:	697a      	ldr	r2, [r7, #20]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4413      	add	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4403      	add	r3, r0
 8001bbc:	3308      	adds	r3, #8
 8001bbe:	6019      	str	r1, [r3, #0]
                connected_nodes[i].id = id;
 8001bc0:	491b      	ldr	r1, [pc, #108]	@ (8001c30 <add_connected_node+0x124>)
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	440b      	add	r3, r1
 8001bce:	7bfa      	ldrb	r2, [r7, #15]
 8001bd0:	701a      	strb	r2, [r3, #0]
                connected_nodes[i].type = type;
 8001bd2:	4917      	ldr	r1, [pc, #92]	@ (8001c30 <add_connected_node+0x124>)
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	4413      	add	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	440b      	add	r3, r1
 8001be0:	3301      	adds	r3, #1
 8001be2:	7bba      	ldrb	r2, [r7, #14]
 8001be4:	701a      	strb	r2, [r3, #0]
                connected_nodes[i].rssi = rssi;
 8001be6:	4912      	ldr	r1, [pc, #72]	@ (8001c30 <add_connected_node+0x124>)
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	4613      	mov	r3, r2
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	4413      	add	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	601a      	str	r2, [r3, #0]
                xSemaphoreGive(network_data_mutex);
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2100      	movs	r1, #0
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f004 fce5 	bl	80065d0 <xQueueGenericSend>
                return i;
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	e00d      	b.n	8001c26 <add_connected_node+0x11a>
        for (int i = 0; i < MAX_NODES; i++) {
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	2b09      	cmp	r3, #9
 8001c14:	ddbe      	ble.n	8001b94 <add_connected_node+0x88>
            }
        }
        xSemaphoreGive(network_data_mutex);
 8001c16:	2300      	movs	r3, #0
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f004 fcd7 	bl	80065d0 <xQueueGenericSend>
    }


    return -1; // no empty slot
 8001c22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000118 	.word	0x20000118

08001c34 <find_node>:
    }

    return -2;
}

int find_node(uint8_t id) {
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < MAX_NODES; i++) {
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	e00f      	b.n	8001c64 <find_node+0x30>
        if (connected_nodes[i].id == id) {
 8001c44:	490c      	ldr	r1, [pc, #48]	@ (8001c78 <find_node+0x44>)
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	79fa      	ldrb	r2, [r7, #7]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d101      	bne.n	8001c5e <find_node+0x2a>
            return i;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	e007      	b.n	8001c6e <find_node+0x3a>
    for (int i = 0; i < MAX_NODES; i++) {
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	3301      	adds	r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b09      	cmp	r3, #9
 8001c68:	ddec      	ble.n	8001c44 <find_node+0x10>
        }
    }
    return -1;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3714      	adds	r7, #20
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr
 8001c78:	20000118 	.word	0x20000118

08001c7c <compute_key>:
    connected_nodes[idx].rssi = 0;

    return idx;
}

inline uint8_t compute_key(uint8_t dst_id, uint8_t msg_id) {
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	460a      	mov	r2, r1
 8001c86:	71fb      	strb	r3, [r7, #7]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	71bb      	strb	r3, [r7, #6]
    return dst_id ^ msg_id;
 8001c8c:	79fa      	ldrb	r2, [r7, #7]
 8001c8e:	79bb      	ldrb	r3, [r7, #6]
 8001c90:	4053      	eors	r3, r2
 8001c92:	b2db      	uxtb	r3, r3
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
	...

08001ca0 <find_in_last_packets>:

int find_in_last_packets(uint8_t dst_id, uint8_t msg_id) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	460a      	mov	r2, r1
 8001caa:	71fb      	strb	r3, [r7, #7]
 8001cac:	4613      	mov	r3, r2
 8001cae:	71bb      	strb	r3, [r7, #6]
    uint8_t key = compute_key(dst_id, msg_id);
 8001cb0:	79ba      	ldrb	r2, [r7, #6]
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	4611      	mov	r1, r2
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff ffe0 	bl	8001c7c <compute_key>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	72fb      	strb	r3, [r7, #11]

    for (int i = 0; i < 10; i++) {
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	e01c      	b.n	8001d00 <find_in_last_packets+0x60>
        if ((last_received_packets[i].dst_id ^ last_received_packets[i].msg_id) == key) {
 8001cc6:	4913      	ldr	r1, [pc, #76]	@ (8001d14 <find_in_last_packets+0x74>)
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	440b      	add	r3, r1
 8001cd6:	7819      	ldrb	r1, [r3, #0]
 8001cd8:	480e      	ldr	r0, [pc, #56]	@ (8001d14 <find_in_last_packets+0x74>)
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	4413      	add	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	4403      	add	r3, r0
 8001ce8:	3302      	adds	r3, #2
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	404b      	eors	r3, r1
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	7afa      	ldrb	r2, [r7, #11]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d101      	bne.n	8001cfa <find_in_last_packets+0x5a>
            return i; // return index
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	e007      	b.n	8001d0a <find_in_last_packets+0x6a>
    for (int i = 0; i < 10; i++) {
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2b09      	cmp	r3, #9
 8001d04:	dddf      	ble.n	8001cc6 <find_in_last_packets+0x26>
        }
    }

    return -1; // not found
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000190 	.word	0x20000190

08001d18 <get_global_msg_id>:
    // Clear entry
    memset(&last_received_packets[index], 0, sizeof(CompressedPacket));
}


uint8_t get_global_msg_id() {
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
    return ++global_msg_id;
 8001d1c:	4b05      	ldr	r3, [pc, #20]	@ (8001d34 <get_global_msg_id+0x1c>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	3301      	adds	r3, #1
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	4b03      	ldr	r3, [pc, #12]	@ (8001d34 <get_global_msg_id+0x1c>)
 8001d26:	701a      	strb	r2, [r3, #0]
 8001d28:	4b02      	ldr	r3, [pc, #8]	@ (8001d34 <get_global_msg_id+0x1c>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr
 8001d34:	20000108 	.word	0x20000108

08001d38 <add_received_packet>:

void add_received_packet(CompressedPacket *pkt) {
 8001d38:	b490      	push	{r4, r7}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 10; i++) {
 8001d40:	2300      	movs	r3, #0
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	e01f      	b.n	8001d86 <add_received_packet+0x4e>
        if (last_received_packets[i].dst_id == 0) {
 8001d46:	4918      	ldr	r1, [pc, #96]	@ (8001da8 <add_received_packet+0x70>)
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	4413      	add	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4413      	add	r3, r2
 8001d54:	440b      	add	r3, r1
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d111      	bne.n	8001d80 <add_received_packet+0x48>
            last_received_packets[i] = *pkt;
 8001d5c:	4912      	ldr	r1, [pc, #72]	@ (8001da8 <add_received_packet+0x70>)
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	4613      	mov	r3, r2
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	4413      	add	r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	4413      	add	r3, r2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	6814      	ldr	r4, [r2, #0]
 8001d70:	6850      	ldr	r0, [r2, #4]
 8001d72:	6891      	ldr	r1, [r2, #8]
 8001d74:	601c      	str	r4, [r3, #0]
 8001d76:	6058      	str	r0, [r3, #4]
 8001d78:	6099      	str	r1, [r3, #8]
 8001d7a:	7b12      	ldrb	r2, [r2, #12]
 8001d7c:	731a      	strb	r2, [r3, #12]
            return;
 8001d7e:	e00e      	b.n	8001d9e <add_received_packet+0x66>
    for (int i = 0; i < 10; i++) {
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	3301      	adds	r3, #1
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2b09      	cmp	r3, #9
 8001d8a:	dddc      	ble.n	8001d46 <add_received_packet+0xe>
        }
    }

    // Table full  overwrite slot 0
    last_received_packets[0] = *pkt;
 8001d8c:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <add_received_packet+0x70>)
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	4614      	mov	r4, r2
 8001d92:	6820      	ldr	r0, [r4, #0]
 8001d94:	6861      	ldr	r1, [r4, #4]
 8001d96:	68a2      	ldr	r2, [r4, #8]
 8001d98:	c307      	stmia	r3!, {r0, r1, r2}
 8001d9a:	7b22      	ldrb	r2, [r4, #12]
 8001d9c:	701a      	strb	r2, [r3, #0]
}
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc90      	pop	{r4, r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	20000190 	.word	0x20000190

08001dac <packet_key>:

static uint8_t fifo_start_sent = 0;
static uint8_t fifo_count_sent = 0;

// Compute key
static inline uint8_t packet_key(const CompressedPacket* pkt) {
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
    return pkt->dst_id ^ pkt->msg_id;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	781a      	ldrb	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	789b      	ldrb	r3, [r3, #2]
 8001dbc:	4053      	eors	r3, r2
 8001dbe:	b2db      	uxtb	r3, r3
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
	...

08001dcc <last_packets_sent_add>:

// Add a packet (FIFO, overwrite oldest if full)
void last_packets_sent_add(const CompressedPacket* pkt) {
 8001dcc:	b490      	push	{r4, r7}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
    if (fifo_count_sent < LAST_PACKETS_SENT_MAX) {
 8001dd4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e84 <last_packets_sent_add+0xb8>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b09      	cmp	r3, #9
 8001dda:	d82a      	bhi.n	8001e32 <last_packets_sent_add+0x66>
        uint8_t end = (fifo_start_sent + fifo_count_sent) % LAST_PACKETS_SENT_MAX;
 8001ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <last_packets_sent_add+0xbc>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	461a      	mov	r2, r3
 8001de2:	4b28      	ldr	r3, [pc, #160]	@ (8001e84 <last_packets_sent_add+0xb8>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	441a      	add	r2, r3
 8001de8:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <last_packets_sent_add+0xc0>)
 8001dea:	fb83 1302 	smull	r1, r3, r3, r2
 8001dee:	1099      	asrs	r1, r3, #2
 8001df0:	17d3      	asrs	r3, r2, #31
 8001df2:	1ac9      	subs	r1, r1, r3
 8001df4:	460b      	mov	r3, r1
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	440b      	add	r3, r1
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	1ad1      	subs	r1, r2, r3
 8001dfe:	460b      	mov	r3, r1
 8001e00:	73fb      	strb	r3, [r7, #15]
        last_packets_sent[end] = *pkt;
 8001e02:	7bfa      	ldrb	r2, [r7, #15]
 8001e04:	4922      	ldr	r1, [pc, #136]	@ (8001e90 <last_packets_sent_add+0xc4>)
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	440b      	add	r3, r1
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6814      	ldr	r4, [r2, #0]
 8001e16:	6850      	ldr	r0, [r2, #4]
 8001e18:	6891      	ldr	r1, [r2, #8]
 8001e1a:	601c      	str	r4, [r3, #0]
 8001e1c:	6058      	str	r0, [r3, #4]
 8001e1e:	6099      	str	r1, [r3, #8]
 8001e20:	7b12      	ldrb	r2, [r2, #12]
 8001e22:	731a      	strb	r2, [r3, #12]
        fifo_count_sent++;
 8001e24:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <last_packets_sent_add+0xb8>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	b2da      	uxtb	r2, r3
 8001e2c:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <last_packets_sent_add+0xb8>)
 8001e2e:	701a      	strb	r2, [r3, #0]
    } else {
        // FIFO full  overwrite oldest
        last_packets_sent[fifo_start_sent] = *pkt;
        fifo_start_sent = (fifo_start_sent + 1) % LAST_PACKETS_SENT_MAX;
    }
}
 8001e30:	e023      	b.n	8001e7a <last_packets_sent_add+0xae>
        last_packets_sent[fifo_start_sent] = *pkt;
 8001e32:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <last_packets_sent_add+0xbc>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	461a      	mov	r2, r3
 8001e38:	4915      	ldr	r1, [pc, #84]	@ (8001e90 <last_packets_sent_add+0xc4>)
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	4413      	add	r3, r2
 8001e44:	440b      	add	r3, r1
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6814      	ldr	r4, [r2, #0]
 8001e4a:	6850      	ldr	r0, [r2, #4]
 8001e4c:	6891      	ldr	r1, [r2, #8]
 8001e4e:	601c      	str	r4, [r3, #0]
 8001e50:	6058      	str	r0, [r3, #4]
 8001e52:	6099      	str	r1, [r3, #8]
 8001e54:	7b12      	ldrb	r2, [r2, #12]
 8001e56:	731a      	strb	r2, [r3, #12]
        fifo_start_sent = (fifo_start_sent + 1) % LAST_PACKETS_SENT_MAX;
 8001e58:	4b0b      	ldr	r3, [pc, #44]	@ (8001e88 <last_packets_sent_add+0xbc>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <last_packets_sent_add+0xc0>)
 8001e60:	fb83 1302 	smull	r1, r3, r3, r2
 8001e64:	1099      	asrs	r1, r3, #2
 8001e66:	17d3      	asrs	r3, r2, #31
 8001e68:	1ac9      	subs	r1, r1, r3
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	440b      	add	r3, r1
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	1ad1      	subs	r1, r2, r3
 8001e74:	b2ca      	uxtb	r2, r1
 8001e76:	4b04      	ldr	r3, [pc, #16]	@ (8001e88 <last_packets_sent_add+0xbc>)
 8001e78:	701a      	strb	r2, [r3, #0]
}
 8001e7a:	bf00      	nop
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc90      	pop	{r4, r7}
 8001e82:	4770      	bx	lr
 8001e84:	2000029d 	.word	0x2000029d
 8001e88:	2000029c 	.word	0x2000029c
 8001e8c:	66666667 	.word	0x66666667
 8001e90:	20000214 	.word	0x20000214

08001e94 <last_packets_sent_remove>:
    }
    return NULL; // not found
}

// Remove a packet by key (dst_id ^ msg_id)
bool last_packets_sent_remove(uint8_t dst_id, uint8_t msg_id) {
 8001e94:	b590      	push	{r4, r7, lr}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	460a      	mov	r2, r1
 8001e9e:	71fb      	strb	r3, [r7, #7]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	71bb      	strb	r3, [r7, #6]
    uint8_t key = dst_id ^ msg_id;
 8001ea4:	79fa      	ldrb	r2, [r7, #7]
 8001ea6:	79bb      	ldrb	r3, [r7, #6]
 8001ea8:	4053      	eors	r3, r2
 8001eaa:	737b      	strb	r3, [r7, #13]
    for (uint8_t i = 0; i < fifo_count_sent; i++) {
 8001eac:	2300      	movs	r3, #0
 8001eae:	73fb      	strb	r3, [r7, #15]
 8001eb0:	e076      	b.n	8001fa0 <last_packets_sent_remove+0x10c>
        uint8_t idx = (fifo_start_sent + i) % LAST_PACKETS_SENT_MAX;
 8001eb2:	4b40      	ldr	r3, [pc, #256]	@ (8001fb4 <last_packets_sent_remove+0x120>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	441a      	add	r2, r3
 8001ebc:	4b3e      	ldr	r3, [pc, #248]	@ (8001fb8 <last_packets_sent_remove+0x124>)
 8001ebe:	fb83 1302 	smull	r1, r3, r3, r2
 8001ec2:	1099      	asrs	r1, r3, #2
 8001ec4:	17d3      	asrs	r3, r2, #31
 8001ec6:	1ac9      	subs	r1, r1, r3
 8001ec8:	460b      	mov	r3, r1
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	1ad1      	subs	r1, r2, r3
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	733b      	strb	r3, [r7, #12]
        if (packet_key(&last_packets_sent[idx]) == key) {
 8001ed6:	7b3a      	ldrb	r2, [r7, #12]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	4413      	add	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	4a36      	ldr	r2, [pc, #216]	@ (8001fbc <last_packets_sent_remove+0x128>)
 8001ee4:	4413      	add	r3, r2
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff ff60 	bl	8001dac <packet_key>
 8001eec:	4603      	mov	r3, r0
 8001eee:	461a      	mov	r2, r3
 8001ef0:	7b7b      	ldrb	r3, [r7, #13]
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d151      	bne.n	8001f9a <last_packets_sent_remove+0x106>
            // shift everything after it left
            for (uint8_t j = i; j < fifo_count_sent - 1; j++) {
 8001ef6:	7bfb      	ldrb	r3, [r7, #15]
 8001ef8:	73bb      	strb	r3, [r7, #14]
 8001efa:	e040      	b.n	8001f7e <last_packets_sent_remove+0xea>
                uint8_t from = (fifo_start_sent + j + 1) % LAST_PACKETS_SENT_MAX;
 8001efc:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb4 <last_packets_sent_remove+0x120>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	461a      	mov	r2, r3
 8001f02:	7bbb      	ldrb	r3, [r7, #14]
 8001f04:	4413      	add	r3, r2
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	4b2b      	ldr	r3, [pc, #172]	@ (8001fb8 <last_packets_sent_remove+0x124>)
 8001f0a:	fb83 1302 	smull	r1, r3, r3, r2
 8001f0e:	1099      	asrs	r1, r3, #2
 8001f10:	17d3      	asrs	r3, r2, #31
 8001f12:	1ac9      	subs	r1, r1, r3
 8001f14:	460b      	mov	r3, r1
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	1ad1      	subs	r1, r2, r3
 8001f1e:	460b      	mov	r3, r1
 8001f20:	72fb      	strb	r3, [r7, #11]
                uint8_t to   = (fifo_start_sent + j) % LAST_PACKETS_SENT_MAX;
 8001f22:	4b24      	ldr	r3, [pc, #144]	@ (8001fb4 <last_packets_sent_remove+0x120>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	7bbb      	ldrb	r3, [r7, #14]
 8001f2a:	441a      	add	r2, r3
 8001f2c:	4b22      	ldr	r3, [pc, #136]	@ (8001fb8 <last_packets_sent_remove+0x124>)
 8001f2e:	fb83 1302 	smull	r1, r3, r3, r2
 8001f32:	1099      	asrs	r1, r3, #2
 8001f34:	17d3      	asrs	r3, r2, #31
 8001f36:	1ac9      	subs	r1, r1, r3
 8001f38:	460b      	mov	r3, r1
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	1ad1      	subs	r1, r2, r3
 8001f42:	460b      	mov	r3, r1
 8001f44:	72bb      	strb	r3, [r7, #10]
                last_packets_sent[to] = last_packets_sent[from];
 8001f46:	7afa      	ldrb	r2, [r7, #11]
 8001f48:	7ab9      	ldrb	r1, [r7, #10]
 8001f4a:	481c      	ldr	r0, [pc, #112]	@ (8001fbc <last_packets_sent_remove+0x128>)
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	440b      	add	r3, r1
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	440b      	add	r3, r1
 8001f56:	4418      	add	r0, r3
 8001f58:	4918      	ldr	r1, [pc, #96]	@ (8001fbc <last_packets_sent_remove+0x128>)
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4413      	add	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	18ca      	adds	r2, r1, r3
 8001f66:	4603      	mov	r3, r0
 8001f68:	6814      	ldr	r4, [r2, #0]
 8001f6a:	6850      	ldr	r0, [r2, #4]
 8001f6c:	6891      	ldr	r1, [r2, #8]
 8001f6e:	601c      	str	r4, [r3, #0]
 8001f70:	6058      	str	r0, [r3, #4]
 8001f72:	6099      	str	r1, [r3, #8]
 8001f74:	7b12      	ldrb	r2, [r2, #12]
 8001f76:	731a      	strb	r2, [r3, #12]
            for (uint8_t j = i; j < fifo_count_sent - 1; j++) {
 8001f78:	7bbb      	ldrb	r3, [r7, #14]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	73bb      	strb	r3, [r7, #14]
 8001f7e:	7bba      	ldrb	r2, [r7, #14]
 8001f80:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc0 <last_packets_sent_remove+0x12c>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	3b01      	subs	r3, #1
 8001f86:	429a      	cmp	r2, r3
 8001f88:	dbb8      	blt.n	8001efc <last_packets_sent_remove+0x68>
            }
            fifo_count_sent--;
 8001f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc0 <last_packets_sent_remove+0x12c>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc0 <last_packets_sent_remove+0x12c>)
 8001f94:	701a      	strb	r2, [r3, #0]
            return true;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e008      	b.n	8001fac <last_packets_sent_remove+0x118>
    for (uint8_t i = 0; i < fifo_count_sent; i++) {
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	73fb      	strb	r3, [r7, #15]
 8001fa0:	4b07      	ldr	r3, [pc, #28]	@ (8001fc0 <last_packets_sent_remove+0x12c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	7bfa      	ldrb	r2, [r7, #15]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d383      	bcc.n	8001eb2 <last_packets_sent_remove+0x1e>
        }
    }
    return false;
 8001faa:	2300      	movs	r3, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd90      	pop	{r4, r7, pc}
 8001fb4:	2000029c 	.word	0x2000029c
 8001fb8:	66666667 	.word	0x66666667
 8001fbc:	20000214 	.word	0x20000214
 8001fc0:	2000029d 	.word	0x2000029d

08001fc4 <routing_task>:
 *
 * Ensures safe access to shared network data and reliable delivery (ACK + history tracking).
 *
 * @param args Unused.
 */
void routing_task(void *args) {
 8001fc4:	b5b0      	push	{r4, r5, r7, lr}
 8001fc6:	b09e      	sub	sp, #120	@ 0x78
 8001fc8:	af04      	add	r7, sp, #16
 8001fca:	6078      	str	r0, [r7, #4]
    uint8_t received_byte_array[sizeof(MeshPacket)];
    MeshPacket pkt;
    CompressedPacket compressed_packet;
    MeshPacket packet_to_send;
    for (;;) {
        if (xQueueReceive(rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 8001fcc:	4b99      	ldr	r3, [pc, #612]	@ (8002234 <routing_task+0x270>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001fd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f004 fc99 	bl	8006910 <xQueueReceive>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d1f3      	bne.n	8001fcc <routing_task+0x8>
            if (received_byte_array[0]==MANUAL_COMMAND_IDENTIFIER) {
 8001fe4:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d143      	bne.n	8002074 <routing_task+0xb0>
                Commands cmd = received_byte_array[1];
 8001fec:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001ff0:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                switch (cmd) {
 8001ff4:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8001ff8:	2b0c      	cmp	r3, #12
 8001ffa:	d139      	bne.n	8002070 <routing_task+0xac>
                    case SWITCH : {
                        if (current_selected_drone==0xff) {
 8001ffc:	4b8e      	ldr	r3, [pc, #568]	@ (8002238 <routing_task+0x274>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2bff      	cmp	r3, #255	@ 0xff
 8002004:	d103      	bne.n	800200e <routing_task+0x4a>
                            current_selected_drone=0;
 8002006:	4b8c      	ldr	r3, [pc, #560]	@ (8002238 <routing_task+0x274>)
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
                            continue;
 800200c:	e111      	b.n	8002232 <routing_task+0x26e>
                        }
                        if (xSemaphoreTake(network_data_mutex_handle,10)==pdPASS) {
 800200e:	4b8b      	ldr	r3, [pc, #556]	@ (800223c <routing_task+0x278>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	210a      	movs	r1, #10
 8002014:	4618      	mov	r0, r3
 8002016:	f004 fd5d 	bl	8006ad4 <xQueueSemaphoreTake>
 800201a:	4603      	mov	r3, r0
 800201c:	2b01      	cmp	r3, #1
 800201e:	d127      	bne.n	8002070 <routing_task+0xac>

                            for (int i = current_selected_drone; i < MAX_NODES; ++i) {
 8002020:	4b85      	ldr	r3, [pc, #532]	@ (8002238 <routing_task+0x274>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	b2db      	uxtb	r3, r3
 8002026:	667b      	str	r3, [r7, #100]	@ 0x64
 8002028:	e014      	b.n	8002054 <routing_task+0x90>
                                if (connected_nodes[current_selected_drone].id!=0) {
 800202a:	4b83      	ldr	r3, [pc, #524]	@ (8002238 <routing_task+0x274>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	b2db      	uxtb	r3, r3
 8002030:	4619      	mov	r1, r3
 8002032:	4a83      	ldr	r2, [pc, #524]	@ (8002240 <routing_task+0x27c>)
 8002034:	460b      	mov	r3, r1
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	440b      	add	r3, r1
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	4413      	add	r3, r2
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d004      	beq.n	800204e <routing_task+0x8a>
                                    current_selected_drone=i;
 8002044:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002046:	b2da      	uxtb	r2, r3
 8002048:	4b7b      	ldr	r3, [pc, #492]	@ (8002238 <routing_task+0x274>)
 800204a:	701a      	strb	r2, [r3, #0]
                                    break;
 800204c:	e005      	b.n	800205a <routing_task+0x96>
                            for (int i = current_selected_drone; i < MAX_NODES; ++i) {
 800204e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002050:	3301      	adds	r3, #1
 8002052:	667b      	str	r3, [r7, #100]	@ 0x64
 8002054:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002056:	2b09      	cmp	r3, #9
 8002058:	dde7      	ble.n	800202a <routing_task+0x66>
                                }
                            }
                            current_selected_drone=0xff;
 800205a:	4b77      	ldr	r3, [pc, #476]	@ (8002238 <routing_task+0x274>)
 800205c:	22ff      	movs	r2, #255	@ 0xff
 800205e:	701a      	strb	r2, [r3, #0]
                            xSemaphoreGive(network_data_mutex_handle);
 8002060:	4b76      	ldr	r3, [pc, #472]	@ (800223c <routing_task+0x278>)
 8002062:	6818      	ldr	r0, [r3, #0]
 8002064:	2300      	movs	r3, #0
 8002066:	2200      	movs	r2, #0
 8002068:	2100      	movs	r1, #0
 800206a:	f004 fab1 	bl	80065d0 <xQueueGenericSend>


                            continue;
 800206e:	e0e0      	b.n	8002232 <routing_task+0x26e>





                    default: break;
 8002070:	bf00      	nop
                }


                continue;
 8002072:	e0de      	b.n	8002232 <routing_task+0x26e>
            }
            memcpy(&pkt, received_byte_array, sizeof(MeshPacket));
 8002074:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8002078:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 800207c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800207e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002080:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002084:	6020      	str	r0, [r4, #0]
 8002086:	3404      	adds	r4, #4
 8002088:	7021      	strb	r1, [r4, #0]
            Commands command = (Commands) pkt.payload[0];
 800208a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800208e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63


            if (pkt.dst_id == mesh_id) {
 8002092:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002096:	461a      	mov	r2, r3
 8002098:	4b6a      	ldr	r3, [pc, #424]	@ (8002244 <routing_task+0x280>)
 800209a:	881b      	ldrh	r3, [r3, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	d14f      	bne.n	8002140 <routing_task+0x17c>
                switch (command) {
 80020a0:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80020a4:	2b07      	cmp	r3, #7
 80020a6:	d002      	beq.n	80020ae <routing_task+0xea>
 80020a8:	2b0a      	cmp	r3, #10
 80020aa:	d019      	beq.n	80020e0 <routing_task+0x11c>
 80020ac:	e021      	b.n	80020f2 <routing_task+0x12e>
                    case CONNECTION_ACK: {
                        remove_connection_request(pkt.src_id,network_data_mutex_handle);
 80020ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80020b2:	4a62      	ldr	r2, [pc, #392]	@ (800223c <routing_task+0x278>)
 80020b4:	6812      	ldr	r2, [r2, #0]
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff fcb5 	bl	8001a28 <remove_connection_request>
                        add_connected_node(pkt.src_id, 0, 0, network_data_mutex_handle);
 80020be:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80020c2:	4b5e      	ldr	r3, [pc, #376]	@ (800223c <routing_task+0x278>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2200      	movs	r2, #0
 80020c8:	2100      	movs	r1, #0
 80020ca:	f7ff fd1f 	bl	8001b0c <add_connected_node>
                        last_packets_sent_remove(pkt.src_id, pkt.msg_id);
 80020ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80020d2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80020d6:	4611      	mov	r1, r2
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff fedb 	bl	8001e94 <last_packets_sent_remove>


                        continue;
 80020de:	e0a8      	b.n	8002232 <routing_task+0x26e>
                    }


                    case ACKNOWLEDGE: {
                        last_packets_sent_remove(pkt.src_id, pkt.msg_id);
 80020e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80020e4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80020e8:	4611      	mov	r1, r2
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff fed2 	bl	8001e94 <last_packets_sent_remove>
                        continue;
 80020f0:	e09f      	b.n	8002232 <routing_task+0x26e>
                    }
                }
          

                Commands cmd_to_queue = command;
 80020f2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80020f6:	72fb      	strb	r3, [r7, #11]
                xQueueSend(command_queue, &cmd_to_queue, pdMS_TO_TICKS(20));
 80020f8:	4b53      	ldr	r3, [pc, #332]	@ (8002248 <routing_task+0x284>)
 80020fa:	6818      	ldr	r0, [r3, #0]
 80020fc:	f107 010b 	add.w	r1, r7, #11
 8002100:	2300      	movs	r3, #0
 8002102:	2214      	movs	r2, #20
 8002104:	f004 fa64 	bl	80065d0 <xQueueGenericSend>

                uint8_t ack_payload[1] = {ACKNOWLEDGE};
 8002108:	230a      	movs	r3, #10
 800210a:	723b      	strb	r3, [r7, #8]
                mesh_build_packet(&packet_to_send, mesh_id, pkt.src_id, 0, 0, ack_payload, sizeof(ack_payload));
 800210c:	4b4d      	ldr	r3, [pc, #308]	@ (8002244 <routing_task+0x280>)
 800210e:	881b      	ldrh	r3, [r3, #0]
 8002110:	b2d9      	uxtb	r1, r3
 8002112:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002116:	f107 000c 	add.w	r0, r7, #12
 800211a:	2301      	movs	r3, #1
 800211c:	9302      	str	r3, [sp, #8]
 800211e:	f107 0308 	add.w	r3, r7, #8
 8002122:	9301      	str	r3, [sp, #4]
 8002124:	2300      	movs	r3, #0
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	2300      	movs	r3, #0
 800212a:	f7ff fa77 	bl	800161c <mesh_build_packet>

                xQueueSend(tx_Queue_handle, &packet_to_send, pdMS_TO_TICKS(100));
 800212e:	4b47      	ldr	r3, [pc, #284]	@ (800224c <routing_task+0x288>)
 8002130:	6818      	ldr	r0, [r3, #0]
 8002132:	f107 010c 	add.w	r1, r7, #12
 8002136:	2300      	movs	r3, #0
 8002138:	2264      	movs	r2, #100	@ 0x64
 800213a:	f004 fa49 	bl	80065d0 <xQueueGenericSend>





                continue;
 800213e:	e078      	b.n	8002232 <routing_task+0x26e>
            }


            if (pkt.dst_id == BROADCAST_ADDRESS) {
 8002140:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002144:	2bff      	cmp	r3, #255	@ 0xff
 8002146:	d133      	bne.n	80021b0 <routing_task+0x1ec>
                switch (command) {
 8002148:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800214c:	2b06      	cmp	r3, #6
 800214e:	d002      	beq.n	8002156 <routing_task+0x192>
 8002150:	2b09      	cmp	r3, #9
 8002152:	d024      	beq.n	800219e <routing_task+0x1da>
                        add_connected_node(pkt.src_id, 0, 0, network_data_mutex_handle);
                        continue;
                    }


                    default: continue;
 8002154:	e06d      	b.n	8002232 <routing_task+0x26e>
                        if (!is_connection_request_exist(pkt.src_id, network_data_mutex_handle)) {
 8002156:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800215a:	4a38      	ldr	r2, [pc, #224]	@ (800223c <routing_task+0x278>)
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	4611      	mov	r1, r2
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff fc9d 	bl	8001aa0 <is_connection_request_exist>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d15f      	bne.n	800222c <routing_task+0x268>
                            add_connection_request(pkt.src_id, network_data_mutex_handle);
 800216c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002170:	4a32      	ldr	r2, [pc, #200]	@ (800223c <routing_task+0x278>)
 8002172:	6812      	ldr	r2, [r2, #0]
 8002174:	4611      	mov	r1, r2
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff fc1a 	bl	80019b0 <add_connection_request>
                            add_connected_node(pkt.src_id, 0, 0, network_data_mutex_handle);
 800217c:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8002180:	4b2e      	ldr	r3, [pc, #184]	@ (800223c <routing_task+0x278>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2200      	movs	r2, #0
 8002186:	2100      	movs	r1, #0
 8002188:	f7ff fcc0 	bl	8001b0c <add_connected_node>
                            send_connection_made_to_node(pkt.src_id, tx_Queue_handle);
 800218c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002190:	4a2e      	ldr	r2, [pc, #184]	@ (800224c <routing_task+0x288>)
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	4611      	mov	r1, r2
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fbc8 	bl	800192c <send_connection_made_to_node>
                        continue;
 800219c:	e049      	b.n	8002232 <routing_task+0x26e>
                        add_connected_node(pkt.src_id, 0, 0, network_data_mutex_handle);
 800219e:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80021a2:	4b26      	ldr	r3, [pc, #152]	@ (800223c <routing_task+0x278>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2200      	movs	r2, #0
 80021a8:	2100      	movs	r1, #0
 80021aa:	f7ff fcaf 	bl	8001b0c <add_connected_node>
                        continue;
 80021ae:	e040      	b.n	8002232 <routing_task+0x26e>
                }
            }

            if (pkt.dst_id != mesh_id && pkt.dst_id != BROADCAST_ADDRESS) {
 80021b0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b23      	ldr	r3, [pc, #140]	@ (8002244 <routing_task+0x280>)
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	f43f af06 	beq.w	8001fcc <routing_task+0x8>
 80021c0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021c4:	2bff      	cmp	r3, #255	@ 0xff
 80021c6:	f43f af01 	beq.w	8001fcc <routing_task+0x8>
                // i need to forward this packet
                if (!find_in_last_packets(pkt.dst_id, pkt.msg_id)) {// i check if i didnt already got this packet
 80021ca:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021ce:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff fd63 	bl	8001ca0 <find_in_last_packets>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d127      	bne.n	8002230 <routing_task+0x26c>
                    compressed_packet.dst_id = pkt.dst_id;
 80021e0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021e4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                    compressed_packet.msg_id = pkt.msg_id;
 80021e8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80021ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                    memcpy(&compressed_packet.payload, pkt.payload, sizeof(pkt.payload));
 80021f0:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80021f4:	f107 023d 	add.w	r2, r7, #61	@ 0x3d
 80021f8:	6810      	ldr	r0, [r2, #0]
 80021fa:	6851      	ldr	r1, [r2, #4]
 80021fc:	6018      	str	r0, [r3, #0]
 80021fe:	6059      	str	r1, [r3, #4]
 8002200:	8912      	ldrh	r2, [r2, #8]
 8002202:	811a      	strh	r2, [r3, #8]


                    add_received_packet(&compressed_packet);
 8002204:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff fd95 	bl	8001d38 <add_received_packet>
                    pkt.max_hops--;
 800220e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002212:	3b01      	subs	r3, #1
 8002214:	b2db      	uxtb	r3, r3
 8002216:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
                    xQueueSend(tx_Queue_handle, &pkt, pdMS_TO_TICKS(100)); //forwarding
 800221a:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <routing_task+0x288>)
 800221c:	6818      	ldr	r0, [r3, #0]
 800221e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8002222:	2300      	movs	r3, #0
 8002224:	2264      	movs	r2, #100	@ 0x64
 8002226:	f004 f9d3 	bl	80065d0 <xQueueGenericSend>
                } else {
                    continue;
                }


                continue;
 800222a:	e002      	b.n	8002232 <routing_task+0x26e>
                            continue;
 800222c:	bf00      	nop
 800222e:	e6cd      	b.n	8001fcc <routing_task+0x8>
                    continue;
 8002230:	bf00      	nop
        if (xQueueReceive(rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 8002232:	e6cb      	b.n	8001fcc <routing_task+0x8>
 8002234:	20000104 	.word	0x20000104
 8002238:	20000000 	.word	0x20000000
 800223c:	20000298 	.word	0x20000298
 8002240:	20000118 	.word	0x20000118
 8002244:	200002ae 	.word	0x200002ae
 8002248:	200000b0 	.word	0x200000b0
 800224c:	200002a0 	.word	0x200002a0

08002250 <TX_Queue_init>:
 * The queue is used by tasks to enqueue packets for transmission over LoRa.
 *
 * @return Handle to the created queue, or NULL if creation failed.
 */

QueueHandle_t TX_Queue_init(void) {
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
    tx_Queue_handle = xQueueCreate(10, sizeof(MeshPacket));
 8002254:	2200      	movs	r2, #0
 8002256:	2115      	movs	r1, #21
 8002258:	200a      	movs	r0, #10
 800225a:	f004 f928 	bl	80064ae <xQueueGenericCreate>
 800225e:	4603      	mov	r3, r0
 8002260:	4a06      	ldr	r2, [pc, #24]	@ (800227c <TX_Queue_init+0x2c>)
 8002262:	6013      	str	r3, [r2, #0]
    if (!tx_Queue_handle) {
 8002264:	4b05      	ldr	r3, [pc, #20]	@ (800227c <TX_Queue_init+0x2c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d102      	bne.n	8002272 <TX_Queue_init+0x22>
        printf("TX Queue creation failed\n");
 800226c:	4804      	ldr	r0, [pc, #16]	@ (8002280 <TX_Queue_init+0x30>)
 800226e:	f007 f8a3 	bl	80093b8 <puts>
    }
    return tx_Queue_handle;
 8002272:	4b02      	ldr	r3, [pc, #8]	@ (800227c <TX_Queue_init+0x2c>)
 8002274:	681b      	ldr	r3, [r3, #0]
}
 8002276:	4618      	mov	r0, r3
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	200002a0 	.word	0x200002a0
 8002280:	08009c90 	.word	0x08009c90

08002284 <LoRa_transmit_safe>:
 * @param lora_mutex_handle Mutex protecting LoRa access.
 *
 * @return Transmission status (non-zero on success).
 */

uint8_t LoRa_transmit_safe(LoRa *lora, uint8_t *data, uint8_t length, uint16_t timeout, SemaphoreHandle_t lora_mutex_handle) {
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	4611      	mov	r1, r2
 8002290:	461a      	mov	r2, r3
 8002292:	460b      	mov	r3, r1
 8002294:	71fb      	strb	r3, [r7, #7]
 8002296:	4613      	mov	r3, r2
 8002298:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 800229a:	2300      	movs	r3, #0
 800229c:	75fb      	strb	r3, [r7, #23]


    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 800229e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022a2:	6a38      	ldr	r0, [r7, #32]
 80022a4:	f004 fc16 	bl	8006ad4 <xQueueSemaphoreTake>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d10d      	bne.n	80022ca <LoRa_transmit_safe+0x46>
        status = LoRa_transmit(lora, data, length, timeout);
 80022ae:	88bb      	ldrh	r3, [r7, #4]
 80022b0:	79fa      	ldrb	r2, [r7, #7]
 80022b2:	68b9      	ldr	r1, [r7, #8]
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f7fe ffad 	bl	8001214 <LoRa_transmit>
 80022ba:	4603      	mov	r3, r0
 80022bc:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 80022be:	2300      	movs	r3, #0
 80022c0:	2200      	movs	r2, #0
 80022c2:	2100      	movs	r1, #0
 80022c4:	6a38      	ldr	r0, [r7, #32]
 80022c6:	f004 f983 	bl	80065d0 <xQueueGenericSend>
    }

    return status;
 80022ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3718      	adds	r7, #24
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <xTX_task>:
 * acknowledgment tracking and deduplication.
 *
 * @param args Unused.
 */

void xTX_task(void *args) {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08e      	sub	sp, #56	@ 0x38
 80022d8:	af02      	add	r7, sp, #8
 80022da:	6078      	str	r0, [r7, #4]
    MeshPacket packet_from_queue;
    CompressedPacket compressed_packet_from_queue;

    for (;;) {
        if (xQueueReceive(tx_Queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 80022dc:	4b19      	ldr	r3, [pc, #100]	@ (8002344 <xTX_task+0x70>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f107 0118 	add.w	r1, r7, #24
 80022e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022e8:	4618      	mov	r0, r3
 80022ea:	f004 fb11 	bl	8006910 <xQueueReceive>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d1f3      	bne.n	80022dc <xTX_task+0x8>
            packet_from_queue.msg_id=get_global_msg_id();
 80022f4:	f7ff fd10 	bl	8001d18 <get_global_msg_id>
 80022f8:	4603      	mov	r3, r0
 80022fa:	77fb      	strb	r3, [r7, #31]

            if (LoRa_transmit_safe(
 80022fc:	4b12      	ldr	r3, [pc, #72]	@ (8002348 <xTX_task+0x74>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f107 0118 	add.w	r1, r7, #24
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800230a:	2215      	movs	r2, #21
 800230c:	480f      	ldr	r0, [pc, #60]	@ (800234c <xTX_task+0x78>)
 800230e:	f7ff ffb9 	bl	8002284 <LoRa_transmit_safe>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d0e1      	beq.n	80022dc <xTX_task+0x8>
            2000,
            lora_mutex_handle


            )) {
                compressed_packet_from_queue.msg_id=packet_from_queue.msg_id;
 8002318:	7ffb      	ldrb	r3, [r7, #31]
 800231a:	72bb      	strb	r3, [r7, #10]
                compressed_packet_from_queue.dst_id=packet_from_queue.dst_id;
 800231c:	7f3b      	ldrb	r3, [r7, #28]
 800231e:	723b      	strb	r3, [r7, #8]
                compressed_packet_from_queue.flags=packet_from_queue.flags;
 8002320:	7ebb      	ldrb	r3, [r7, #26]
 8002322:	727b      	strb	r3, [r7, #9]
                memcpy(compressed_packet_from_queue.payload,packet_from_queue.payload,sizeof(packet_from_queue.payload));
 8002324:	f107 030b 	add.w	r3, r7, #11
 8002328:	f107 0221 	add.w	r2, r7, #33	@ 0x21
 800232c:	6810      	ldr	r0, [r2, #0]
 800232e:	6851      	ldr	r1, [r2, #4]
 8002330:	6018      	str	r0, [r3, #0]
 8002332:	6059      	str	r1, [r3, #4]
 8002334:	8912      	ldrh	r2, [r2, #8]
 8002336:	811a      	strh	r2, [r3, #8]

                last_packets_sent_add(&compressed_packet_from_queue);
 8002338:	f107 0308 	add.w	r3, r7, #8
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff fd45 	bl	8001dcc <last_packets_sent_add>
        if (xQueueReceive(tx_Queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 8002342:	e7cb      	b.n	80022dc <xTX_task+0x8>
 8002344:	200002a0 	.word	0x200002a0
 8002348:	20000100 	.word	0x20000100
 800234c:	200000d4 	.word	0x200000d4

08002350 <flags_init>:
SemaphoreHandle_t get_flags_mutex(void) {
    return flags_mutex;
}

// Initialize the flags system
void flags_init(void) {
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
    // Create mutex
    flags_mutex = xSemaphoreCreateMutex();
 8002354:	2001      	movs	r0, #1
 8002356:	f004 f922 	bl	800659e <xQueueCreateMutex>
 800235a:	4603      	mov	r3, r0
 800235c:	4a06      	ldr	r2, [pc, #24]	@ (8002378 <flags_init+0x28>)
 800235e:	6013      	str	r3, [r2, #0]
        // Handle failure (out of memory)
        // Could assert or halt
    }

    // Initialize all flags to false
    flags_instance.broadcasting = false;
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <flags_init+0x2c>)
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
    flags_instance.connected = false;
 8002366:	4b05      	ldr	r3, [pc, #20]	@ (800237c <flags_init+0x2c>)
 8002368:	2200      	movs	r2, #0
 800236a:	705a      	strb	r2, [r3, #1]
    flags_instance.reply_pending = false;
 800236c:	4b03      	ldr	r3, [pc, #12]	@ (800237c <flags_init+0x2c>)
 800236e:	2200      	movs	r2, #0
 8002370:	709a      	strb	r2, [r3, #2]
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	200002a8 	.word	0x200002a8
 800237c:	200002a4 	.word	0x200002a4

08002380 <get_unique_id_part>:
//
// Created by royivri on 11/8/25.
//

#include "id.h"
inline uint32_t get_unique_id_part(uint8_t index) {
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
    return *((uint32_t *)(UNIQUE_ID_BASE + (index * 4)));
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002392:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 8002396:	681b      	ldr	r3, [r3, #0]

}
 8002398:	4618      	mov	r0, r3
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	bc80      	pop	{r7}
 80023a0:	4770      	bx	lr
	...

080023a4 <node_id_init>:



uint16_t mesh_id;

void node_id_init(void) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
    uint32_t id0 = get_unique_id_part(0);
 80023aa:	2000      	movs	r0, #0
 80023ac:	f7ff ffe8 	bl	8002380 <get_unique_id_part>
 80023b0:	60f8      	str	r0, [r7, #12]
    uint32_t id1 = get_unique_id_part(1);
 80023b2:	2001      	movs	r0, #1
 80023b4:	f7ff ffe4 	bl	8002380 <get_unique_id_part>
 80023b8:	60b8      	str	r0, [r7, #8]
    uint32_t id2 = get_unique_id_part(2);
 80023ba:	2002      	movs	r0, #2
 80023bc:	f7ff ffe0 	bl	8002380 <get_unique_id_part>
 80023c0:	6078      	str	r0, [r7, #4]

    mesh_id = (uint16_t)((id0 ^ id1 ^ id2) & 0xFFFF);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	4053      	eors	r3, r2
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	4053      	eors	r3, r2
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	4b03      	ldr	r3, [pc, #12]	@ (80023e4 <node_id_init+0x40>)
 80023d8:	801a      	strh	r2, [r3, #0]
 80023da:	bf00      	nop
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	200002ae 	.word	0x200002ae

080023e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023ee:	f000 fd3f 	bl	8002e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023f2:	f000 f89f 	bl	8002534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023f6:	f000 f957 	bl	80026a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80023fa:	f000 f937 	bl	800266c <MX_DMA_Init>
  MX_SPI2_Init();
 80023fe:	f000 f8d5 	bl	80025ac <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8002402:	f000 f909 	bl	8002618 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


    flags_init();
 8002406:	f7ff ffa3 	bl	8002350 <flags_init>
    node_id_init();
 800240a:	f7ff ffcb 	bl	80023a4 <node_id_init>
    RX_Queue_init();
 800240e:	f7ff fa21 	bl	8001854 <RX_Queue_init>
    TX_Queue_init();
 8002412:	f7ff ff1d 	bl	8002250 <TX_Queue_init>
    Command_Queue_init();
 8002416:	f7fe fa91 	bl	800093c <Command_Queue_init>
    LoRa_Startup();
 800241a:	f7ff f875 	bl	8001508 <LoRa_Startup>
    network_data_init();
 800241e:	f7ff fab9 	bl	8001994 <network_data_init>
    Drone_link_init();
 8002422:	f7fe fae3 	bl	80009ec <Drone_link_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002426:	f003 fd83 	bl	8005f30 <osKernelInitialize>
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800242a:	4a30      	ldr	r2, [pc, #192]	@ (80024ec <main+0x104>)
 800242c:	2100      	movs	r1, #0
 800242e:	4830      	ldr	r0, [pc, #192]	@ (80024f0 <main+0x108>)
 8002430:	f003 fdc6 	bl	8005fc0 <osThreadNew>
 8002434:	4603      	mov	r3, r0
 8002436:	4a2f      	ldr	r2, [pc, #188]	@ (80024f4 <main+0x10c>)
 8002438:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */


        bool tasks_created_successfully =false;
 800243a:	2300      	movs	r3, #0
 800243c:	71fb      	strb	r3, [r7, #7]

        tasks_created_successfully = xTaskCreate(xRX_Task, "RX_Task", configMINIMAL_STACK_SIZE, 0, 6, &rxTaskHandle);
 800243e:	4b2e      	ldr	r3, [pc, #184]	@ (80024f8 <main+0x110>)
 8002440:	9301      	str	r3, [sp, #4]
 8002442:	2306      	movs	r3, #6
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	2300      	movs	r3, #0
 8002448:	2280      	movs	r2, #128	@ 0x80
 800244a:	492c      	ldr	r1, [pc, #176]	@ (80024fc <main+0x114>)
 800244c:	482c      	ldr	r0, [pc, #176]	@ (8002500 <main+0x118>)
 800244e:	f004 fe35 	bl	80070bc <xTaskCreate>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	bf14      	ite	ne
 8002458:	2301      	movne	r3, #1
 800245a:	2300      	moveq	r3, #0
 800245c:	71fb      	strb	r3, [r7, #7]
        tasks_created_successfully = xTaskCreate(routing_task, "Routing_Task", configMINIMAL_STACK_SIZE, 0, 5,
 800245e:	4b29      	ldr	r3, [pc, #164]	@ (8002504 <main+0x11c>)
 8002460:	9301      	str	r3, [sp, #4]
 8002462:	2305      	movs	r3, #5
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	2300      	movs	r3, #0
 8002468:	2280      	movs	r2, #128	@ 0x80
 800246a:	4927      	ldr	r1, [pc, #156]	@ (8002508 <main+0x120>)
 800246c:	4827      	ldr	r0, [pc, #156]	@ (800250c <main+0x124>)
 800246e:	f004 fe25 	bl	80070bc <xTaskCreate>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf14      	ite	ne
 8002478:	2301      	movne	r3, #1
 800247a:	2300      	moveq	r3, #0
 800247c:	71fb      	strb	r3, [r7, #7]
                                                    &routingTaskHandle);
        tasks_created_successfully = xTaskCreate(xPing_task, "Ping Task", 500, 0, 5, &pingTaskHandle);
 800247e:	4b24      	ldr	r3, [pc, #144]	@ (8002510 <main+0x128>)
 8002480:	9301      	str	r3, [sp, #4]
 8002482:	2305      	movs	r3, #5
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	2300      	movs	r3, #0
 8002488:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800248c:	4921      	ldr	r1, [pc, #132]	@ (8002514 <main+0x12c>)
 800248e:	4822      	ldr	r0, [pc, #136]	@ (8002518 <main+0x130>)
 8002490:	f004 fe14 	bl	80070bc <xTaskCreate>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	bf14      	ite	ne
 800249a:	2301      	movne	r3, #1
 800249c:	2300      	moveq	r3, #0
 800249e:	71fb      	strb	r3, [r7, #7]
        tasks_created_successfully = xTaskCreate(xTX_task, "TX_Task", 500, 0, 5, &txTaskHandle);
 80024a0:	4b1e      	ldr	r3, [pc, #120]	@ (800251c <main+0x134>)
 80024a2:	9301      	str	r3, [sp, #4]
 80024a4:	2305      	movs	r3, #5
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	2300      	movs	r3, #0
 80024aa:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80024ae:	491c      	ldr	r1, [pc, #112]	@ (8002520 <main+0x138>)
 80024b0:	481c      	ldr	r0, [pc, #112]	@ (8002524 <main+0x13c>)
 80024b2:	f004 fe03 	bl	80070bc <xTaskCreate>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	bf14      	ite	ne
 80024bc:	2301      	movne	r3, #1
 80024be:	2300      	moveq	r3, #0
 80024c0:	71fb      	strb	r3, [r7, #7]
        tasks_created_successfully = xTaskCreate(xDrone_link_task, "Drone_Link_Task", 300, 0, 5, &drone_linkTaskHandle);
 80024c2:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <main+0x140>)
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	2305      	movs	r3, #5
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2300      	movs	r3, #0
 80024cc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80024d0:	4916      	ldr	r1, [pc, #88]	@ (800252c <main+0x144>)
 80024d2:	4817      	ldr	r0, [pc, #92]	@ (8002530 <main+0x148>)
 80024d4:	f004 fdf2 	bl	80070bc <xTaskCreate>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	bf14      	ite	ne
 80024de:	2301      	movne	r3, #1
 80024e0:	2300      	moveq	r3, #0
 80024e2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80024e4:	f003 fd46 	bl	8005f74 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    while (1) {
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <main+0x100>
 80024ec:	08009d0c 	.word	0x08009d0c
 80024f0:	080028e5 	.word	0x080028e5
 80024f4:	20000394 	.word	0x20000394
 80024f8:	20000398 	.word	0x20000398
 80024fc:	08009cb8 	.word	0x08009cb8
 8002500:	080018d9 	.word	0x080018d9
 8002504:	200003a0 	.word	0x200003a0
 8002508:	08009cc0 	.word	0x08009cc0
 800250c:	08001fc5 	.word	0x08001fc5
 8002510:	200003a4 	.word	0x200003a4
 8002514:	08009cd0 	.word	0x08009cd0
 8002518:	08001719 	.word	0x08001719
 800251c:	2000039c 	.word	0x2000039c
 8002520:	08009cdc 	.word	0x08009cdc
 8002524:	080022d5 	.word	0x080022d5
 8002528:	200003a8 	.word	0x200003a8
 800252c:	08009ce4 	.word	0x08009ce4
 8002530:	08000a15 	.word	0x08000a15

08002534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b090      	sub	sp, #64	@ 0x40
 8002538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800253a:	f107 0318 	add.w	r3, r7, #24
 800253e:	2228      	movs	r2, #40	@ 0x28
 8002540:	2100      	movs	r1, #0
 8002542:	4618      	mov	r0, r3
 8002544:	f007 f818 	bl	8009578 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	60da      	str	r2, [r3, #12]
 8002554:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002556:	2302      	movs	r3, #2
 8002558:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800255a:	2301      	movs	r3, #1
 800255c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800255e:	2310      	movs	r3, #16
 8002560:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002562:	2300      	movs	r3, #0
 8002564:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002566:	f107 0318 	add.w	r3, r7, #24
 800256a:	4618      	mov	r0, r3
 800256c:	f001 fa0c 	bl	8003988 <HAL_RCC_OscConfig>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8002576:	f000 f9d7 	bl	8002928 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800257a:	230f      	movs	r3, #15
 800257c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800257e:	2300      	movs	r3, #0
 8002580:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002582:	2300      	movs	r3, #0
 8002584:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002586:	2300      	movs	r3, #0
 8002588:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800258e:	1d3b      	adds	r3, r7, #4
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f001 fc7a 	bl	8003e8c <HAL_RCC_ClockConfig>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800259e:	f000 f9c3 	bl	8002928 <Error_Handler>
  }
}
 80025a2:	bf00      	nop
 80025a4:	3740      	adds	r7, #64	@ 0x40
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80025b0:	4b17      	ldr	r3, [pc, #92]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025b2:	4a18      	ldr	r2, [pc, #96]	@ (8002614 <MX_SPI2_Init+0x68>)
 80025b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80025b6:	4b16      	ldr	r3, [pc, #88]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80025be:	4b14      	ldr	r3, [pc, #80]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80025c4:	4b12      	ldr	r3, [pc, #72]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025ca:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80025d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025dc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80025de:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025e0:	2220      	movs	r2, #32
 80025e2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ea:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025f0:	4b07      	ldr	r3, [pc, #28]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80025f6:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025f8:	220a      	movs	r2, #10
 80025fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80025fc:	4804      	ldr	r0, [pc, #16]	@ (8002610 <MX_SPI2_Init+0x64>)
 80025fe:	f001 fe03 	bl	8004208 <HAL_SPI_Init>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002608:	f000 f98e 	bl	8002928 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800260c:	bf00      	nop
 800260e:	bd80      	pop	{r7, pc}
 8002610:	200002b0 	.word	0x200002b0
 8002614:	40003800 	.word	0x40003800

08002618 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800261c:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800261e:	4a12      	ldr	r2, [pc, #72]	@ (8002668 <MX_USART2_UART_Init+0x50>)
 8002620:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002622:	4b10      	ldr	r3, [pc, #64]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002624:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002628:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800262a:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002630:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002632:	2200      	movs	r2, #0
 8002634:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002636:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002638:	2200      	movs	r2, #0
 800263a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800263c:	4b09      	ldr	r3, [pc, #36]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800263e:	220c      	movs	r2, #12
 8002640:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002642:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002644:	2200      	movs	r2, #0
 8002646:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 800264a:	2200      	movs	r2, #0
 800264c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800264e:	4805      	ldr	r0, [pc, #20]	@ (8002664 <MX_USART2_UART_Init+0x4c>)
 8002650:	f002 fdbc 	bl	80051cc <HAL_UART_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800265a:	f000 f965 	bl	8002928 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000308 	.word	0x20000308
 8002668:	40004400 	.word	0x40004400

0800266c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002672:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <MX_DMA_Init+0x38>)
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	4a0b      	ldr	r2, [pc, #44]	@ (80026a4 <MX_DMA_Init+0x38>)
 8002678:	f043 0301 	orr.w	r3, r3, #1
 800267c:	6153      	str	r3, [r2, #20]
 800267e:	4b09      	ldr	r3, [pc, #36]	@ (80026a4 <MX_DMA_Init+0x38>)
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	607b      	str	r3, [r7, #4]
 8002688:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800268a:	2200      	movs	r2, #0
 800268c:	2105      	movs	r1, #5
 800268e:	2011      	movs	r0, #17
 8002690:	f000 fcf9 	bl	8003086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002694:	2011      	movs	r0, #17
 8002696:	f000 fd12 	bl	80030be <HAL_NVIC_EnableIRQ>

}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000

080026a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b088      	sub	sp, #32
 80026ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ae:	f107 0310 	add.w	r3, r7, #16
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026bc:	4b52      	ldr	r3, [pc, #328]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	4a51      	ldr	r2, [pc, #324]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026c2:	f043 0320 	orr.w	r3, r3, #32
 80026c6:	6193      	str	r3, [r2, #24]
 80026c8:	4b4f      	ldr	r3, [pc, #316]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	f003 0320 	and.w	r3, r3, #32
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d4:	4b4c      	ldr	r3, [pc, #304]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	4a4b      	ldr	r2, [pc, #300]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026da:	f043 0304 	orr.w	r3, r3, #4
 80026de:	6193      	str	r3, [r2, #24]
 80026e0:	4b49      	ldr	r3, [pc, #292]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ec:	4b46      	ldr	r3, [pc, #280]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	4a45      	ldr	r2, [pc, #276]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026f2:	f043 0308 	orr.w	r3, r3, #8
 80026f6:	6193      	str	r3, [r2, #24]
 80026f8:	4b43      	ldr	r3, [pc, #268]	@ (8002808 <MX_GPIO_Init+0x160>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8002704:	2201      	movs	r2, #1
 8002706:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800270a:	4840      	ldr	r0, [pc, #256]	@ (800280c <MX_GPIO_Init+0x164>)
 800270c:	f001 f90c 	bl	8003928 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8002710:	2201      	movs	r2, #1
 8002712:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002716:	483e      	ldr	r0, [pc, #248]	@ (8002810 <MX_GPIO_Init+0x168>)
 8002718:	f001 f906 	bl	8003928 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin, GPIO_PIN_RESET);
 800271c:	2200      	movs	r2, #0
 800271e:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8002722:	483a      	ldr	r0, [pc, #232]	@ (800280c <MX_GPIO_Init+0x164>)
 8002724:	f001 f900 	bl	8003928 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PITCH_UP_BUTTON_Pin PITCH_DOWN_BUTTON_Pin */
  GPIO_InitStruct.Pin = PITCH_UP_BUTTON_Pin|PITCH_DOWN_BUTTON_Pin;
 8002728:	2360      	movs	r3, #96	@ 0x60
 800272a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800272c:	4b39      	ldr	r3, [pc, #228]	@ (8002814 <MX_GPIO_Init+0x16c>)
 800272e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002730:	2302      	movs	r3, #2
 8002732:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002734:	f107 0310 	add.w	r3, r7, #16
 8002738:	4619      	mov	r1, r3
 800273a:	4835      	ldr	r0, [pc, #212]	@ (8002810 <MX_GPIO_Init+0x168>)
 800273c:	f000 ff70 	bl	8003620 <HAL_GPIO_Init>

  /*Configure GPIO pin : RIGHT_BUTTON_Pin */
  GPIO_InitStruct.Pin = RIGHT_BUTTON_Pin;
 8002740:	2380      	movs	r3, #128	@ 0x80
 8002742:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RIGHT_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800274c:	f107 0310 	add.w	r3, r7, #16
 8002750:	4619      	mov	r1, r3
 8002752:	482f      	ldr	r0, [pc, #188]	@ (8002810 <MX_GPIO_Init+0x168>)
 8002754:	f000 ff64 	bl	8003620 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEFT_BUTTON_Pin */
  GPIO_InitStruct.Pin = LEFT_BUTTON_Pin;
 8002758:	2301      	movs	r3, #1
 800275a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275c:	2300      	movs	r3, #0
 800275e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LEFT_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002764:	f107 0310 	add.w	r3, r7, #16
 8002768:	4619      	mov	r1, r3
 800276a:	4828      	ldr	r0, [pc, #160]	@ (800280c <MX_GPIO_Init+0x164>)
 800276c:	f000 ff58 	bl	8003620 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH_BUTTON_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = SWITCH_BUTTON_Pin|BUTTON_Pin;
 8002770:	2382      	movs	r3, #130	@ 0x82
 8002772:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002774:	4b27      	ldr	r3, [pc, #156]	@ (8002814 <MX_GPIO_Init+0x16c>)
 8002776:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002778:	2302      	movs	r3, #2
 800277a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800277c:	f107 0310 	add.w	r3, r7, #16
 8002780:	4619      	mov	r1, r3
 8002782:	4822      	ldr	r0, [pc, #136]	@ (800280c <MX_GPIO_Init+0x164>)
 8002784:	f000 ff4c 	bl	8003620 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RECEIVING_LED_Pin TRANSMITING_LED_Pin OK_LED_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin;
 8002788:	f44f 539a 	mov.w	r3, #4928	@ 0x1340
 800278c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800278e:	2301      	movs	r3, #1
 8002790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002792:	2300      	movs	r3, #0
 8002794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002796:	2302      	movs	r3, #2
 8002798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800279a:	f107 0310 	add.w	r3, r7, #16
 800279e:	4619      	mov	r1, r3
 80027a0:	481a      	ldr	r0, [pc, #104]	@ (800280c <MX_GPIO_Init+0x164>)
 80027a2:	f000 ff3d 	bl	8003620 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 80027a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ac:	2301      	movs	r3, #1
 80027ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b4:	2302      	movs	r3, #2
 80027b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	4619      	mov	r1, r3
 80027be:	4814      	ldr	r0, [pc, #80]	@ (8002810 <MX_GPIO_Init+0x168>)
 80027c0:	f000 ff2e 	bl	8003620 <HAL_GPIO_Init>

  /*Configure GPIO pin : DID0_Pin */
  GPIO_InitStruct.Pin = DID0_Pin;
 80027c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027ca:	4b12      	ldr	r3, [pc, #72]	@ (8002814 <MX_GPIO_Init+0x16c>)
 80027cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DID0_GPIO_Port, &GPIO_InitStruct);
 80027d2:	f107 0310 	add.w	r3, r7, #16
 80027d6:	4619      	mov	r1, r3
 80027d8:	480d      	ldr	r0, [pc, #52]	@ (8002810 <MX_GPIO_Init+0x168>)
 80027da:	f000 ff21 	bl	8003620 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80027de:	2200      	movs	r2, #0
 80027e0:	2105      	movs	r1, #5
 80027e2:	2007      	movs	r0, #7
 80027e4:	f000 fc4f 	bl	8003086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80027e8:	2007      	movs	r0, #7
 80027ea:	f000 fc68 	bl	80030be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80027ee:	2200      	movs	r2, #0
 80027f0:	2105      	movs	r1, #5
 80027f2:	2017      	movs	r0, #23
 80027f4:	f000 fc47 	bl	8003086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80027f8:	2017      	movs	r0, #23
 80027fa:	f000 fc60 	bl	80030be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80027fe:	bf00      	nop
 8002800:	3720      	adds	r7, #32
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40021000 	.word	0x40021000
 800280c:	40010c00 	.word	0x40010c00
 8002810:	40010800 	.word	0x40010800
 8002814:	10110000 	.word	0x10110000

08002818 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	4603      	mov	r3, r0
 8002820:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
    if (GPIO_Pin == DID0_Pin) {
 8002826:	88fb      	ldrh	r3, [r7, #6]
 8002828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800282c:	d113      	bne.n	8002856 <HAL_GPIO_EXTI_Callback+0x3e>
      vTaskNotifyGiveFromISR(rxTaskHandle, &xHigherPriorityTaskWoken);
 800282e:	4b20      	ldr	r3, [pc, #128]	@ (80028b0 <HAL_GPIO_EXTI_Callback+0x98>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f107 020c 	add.w	r2, r7, #12
 8002836:	4611      	mov	r1, r2
 8002838:	4618      	mov	r0, r3
 800283a:	f005 fc81 	bl	8008140 <vTaskNotifyGiveFromISR>
      portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d025      	beq.n	8002890 <HAL_GPIO_EXTI_Callback+0x78>
 8002844:	4b1b      	ldr	r3, [pc, #108]	@ (80028b4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	f3bf 8f4f 	dsb	sy
 8002850:	f3bf 8f6f 	isb	sy
 8002854:	e01c      	b.n	8002890 <HAL_GPIO_EXTI_Callback+0x78>
    }else if (GPIO_Pin ==SWITCH_BUTTON_Pin) {
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d106      	bne.n	800286a <HAL_GPIO_EXTI_Callback+0x52>
      //TODO : send command to current selected drone
      send_command_fromISR(SWITCH,&xHigherPriorityTaskWoken);
 800285c:	f107 030c 	add.w	r3, r7, #12
 8002860:	4619      	mov	r1, r3
 8002862:	200c      	movs	r0, #12
 8002864:	f7fe f894 	bl	8000990 <send_command_fromISR>
 8002868:	e012      	b.n	8002890 <HAL_GPIO_EXTI_Callback+0x78>

    }
    else if (GPIO_Pin ==PITCH_UP_BUTTON_Pin) {
 800286a:	88fb      	ldrh	r3, [r7, #6]
 800286c:	2b20      	cmp	r3, #32
 800286e:	d106      	bne.n	800287e <HAL_GPIO_EXTI_Callback+0x66>
      send_command_fromISR(PITCH_UP,&xHigherPriorityTaskWoken);
 8002870:	f107 030c 	add.w	r3, r7, #12
 8002874:	4619      	mov	r1, r3
 8002876:	200d      	movs	r0, #13
 8002878:	f7fe f88a 	bl	8000990 <send_command_fromISR>
 800287c:	e008      	b.n	8002890 <HAL_GPIO_EXTI_Callback+0x78>

    }
    else if (GPIO_Pin ==PITCH_DOWN_BUTTON_Pin) {
 800287e:	88fb      	ldrh	r3, [r7, #6]
 8002880:	2b40      	cmp	r3, #64	@ 0x40
 8002882:	d105      	bne.n	8002890 <HAL_GPIO_EXTI_Callback+0x78>
      send_command_fromISR(PITCH_DOWN, &xHigherPriorityTaskWoken);
 8002884:	f107 030c 	add.w	r3, r7, #12
 8002888:	4619      	mov	r1, r3
 800288a:	200e      	movs	r0, #14
 800288c:	f7fe f880 	bl	8000990 <send_command_fromISR>





  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d007      	beq.n	80028a6 <HAL_GPIO_EXTI_Callback+0x8e>
 8002896:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	f3bf 8f4f 	dsb	sy
 80028a2:	f3bf 8f6f 	isb	sy
}
 80028a6:	bf00      	nop
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000398 	.word	0x20000398
 80028b4:	e000ed04 	.word	0xe000ed04

080028b8 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a05      	ldr	r2, [pc, #20]	@ (80028dc <HAL_UART_TxCpltCallback+0x24>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d102      	bne.n	80028d0 <HAL_UART_TxCpltCallback+0x18>
    dma_busy = pdFALSE;
 80028ca:	4b05      	ldr	r3, [pc, #20]	@ (80028e0 <HAL_UART_TxCpltCallback+0x28>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	701a      	strb	r2, [r3, #0]



  }
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40004400 	.word	0x40004400
 80028e0:	200002ac 	.word	0x200002ac

080028e4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    vTaskDelete(defaultTaskHandle);
 80028ec:	4b04      	ldr	r3, [pc, #16]	@ (8002900 <StartDefaultTask+0x1c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f004 fd41 	bl	8007378 <vTaskDelete>
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 80028f6:	2001      	movs	r0, #1
 80028f8:	f003 fbf4 	bl	80060e4 <osDelay>
 80028fc:	e7fb      	b.n	80028f6 <StartDefaultTask+0x12>
 80028fe:	bf00      	nop
 8002900:	20000394 	.word	0x20000394

08002904 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a04      	ldr	r2, [pc, #16]	@ (8002924 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d101      	bne.n	800291a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002916:	f000 fac1 	bl	8002e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40000400 	.word	0x40000400

08002928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800292c:	b672      	cpsid	i
}
 800292e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8002930:	bf00      	nop
 8002932:	e7fd      	b.n	8002930 <Error_Handler+0x8>

08002934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800293a:	4b18      	ldr	r3, [pc, #96]	@ (800299c <HAL_MspInit+0x68>)
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	4a17      	ldr	r2, [pc, #92]	@ (800299c <HAL_MspInit+0x68>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6193      	str	r3, [r2, #24]
 8002946:	4b15      	ldr	r3, [pc, #84]	@ (800299c <HAL_MspInit+0x68>)
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4b12      	ldr	r3, [pc, #72]	@ (800299c <HAL_MspInit+0x68>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	4a11      	ldr	r2, [pc, #68]	@ (800299c <HAL_MspInit+0x68>)
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295c:	61d3      	str	r3, [r2, #28]
 800295e:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <HAL_MspInit+0x68>)
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	210f      	movs	r1, #15
 800296e:	f06f 0001 	mvn.w	r0, #1
 8002972:	f000 fb88 	bl	8003086 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002976:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <HAL_MspInit+0x6c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	4a04      	ldr	r2, [pc, #16]	@ (80029a0 <HAL_MspInit+0x6c>)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40021000 	.word	0x40021000
 80029a0:	40010000 	.word	0x40010000

080029a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b088      	sub	sp, #32
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 0310 	add.w	r3, r7, #16
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a1c      	ldr	r2, [pc, #112]	@ (8002a30 <HAL_SPI_MspInit+0x8c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d131      	bne.n	8002a28 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a34 <HAL_SPI_MspInit+0x90>)
 80029c6:	69db      	ldr	r3, [r3, #28]
 80029c8:	4a1a      	ldr	r2, [pc, #104]	@ (8002a34 <HAL_SPI_MspInit+0x90>)
 80029ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029ce:	61d3      	str	r3, [r2, #28]
 80029d0:	4b18      	ldr	r3, [pc, #96]	@ (8002a34 <HAL_SPI_MspInit+0x90>)
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029d8:	60fb      	str	r3, [r7, #12]
 80029da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029dc:	4b15      	ldr	r3, [pc, #84]	@ (8002a34 <HAL_SPI_MspInit+0x90>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a14      	ldr	r2, [pc, #80]	@ (8002a34 <HAL_SPI_MspInit+0x90>)
 80029e2:	f043 0308 	orr.w	r3, r3, #8
 80029e6:	6193      	str	r3, [r2, #24]
 80029e8:	4b12      	ldr	r3, [pc, #72]	@ (8002a34 <HAL_SPI_MspInit+0x90>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	60bb      	str	r3, [r7, #8]
 80029f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 80029f4:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80029f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fa:	2302      	movs	r3, #2
 80029fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029fe:	2303      	movs	r3, #3
 8002a00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a02:	f107 0310 	add.w	r3, r7, #16
 8002a06:	4619      	mov	r1, r3
 8002a08:	480b      	ldr	r0, [pc, #44]	@ (8002a38 <HAL_SPI_MspInit+0x94>)
 8002a0a:	f000 fe09 	bl	8003620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 8002a0e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8002a1c:	f107 0310 	add.w	r3, r7, #16
 8002a20:	4619      	mov	r1, r3
 8002a22:	4805      	ldr	r0, [pc, #20]	@ (8002a38 <HAL_SPI_MspInit+0x94>)
 8002a24:	f000 fdfc 	bl	8003620 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002a28:	bf00      	nop
 8002a2a:	3720      	adds	r7, #32
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	40003800 	.word	0x40003800
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40010c00 	.word	0x40010c00

08002a3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a44:	f107 0310 	add.w	r3, r7, #16
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	605a      	str	r2, [r3, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a33      	ldr	r2, [pc, #204]	@ (8002b24 <HAL_UART_MspInit+0xe8>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d15e      	bne.n	8002b1a <HAL_UART_MspInit+0xde>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a5c:	4b32      	ldr	r3, [pc, #200]	@ (8002b28 <HAL_UART_MspInit+0xec>)
 8002a5e:	69db      	ldr	r3, [r3, #28]
 8002a60:	4a31      	ldr	r2, [pc, #196]	@ (8002b28 <HAL_UART_MspInit+0xec>)
 8002a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a66:	61d3      	str	r3, [r2, #28]
 8002a68:	4b2f      	ldr	r3, [pc, #188]	@ (8002b28 <HAL_UART_MspInit+0xec>)
 8002a6a:	69db      	ldr	r3, [r3, #28]
 8002a6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a74:	4b2c      	ldr	r3, [pc, #176]	@ (8002b28 <HAL_UART_MspInit+0xec>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	4a2b      	ldr	r2, [pc, #172]	@ (8002b28 <HAL_UART_MspInit+0xec>)
 8002a7a:	f043 0304 	orr.w	r3, r3, #4
 8002a7e:	6193      	str	r3, [r2, #24]
 8002a80:	4b29      	ldr	r3, [pc, #164]	@ (8002b28 <HAL_UART_MspInit+0xec>)
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	60bb      	str	r3, [r7, #8]
 8002a8a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a8c:	2304      	movs	r3, #4
 8002a8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a90:	2302      	movs	r3, #2
 8002a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a94:	2303      	movs	r3, #3
 8002a96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a98:	f107 0310 	add.w	r3, r7, #16
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4823      	ldr	r0, [pc, #140]	@ (8002b2c <HAL_UART_MspInit+0xf0>)
 8002aa0:	f000 fdbe 	bl	8003620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002aa4:	2308      	movs	r3, #8
 8002aa6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab0:	f107 0310 	add.w	r3, r7, #16
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	481d      	ldr	r0, [pc, #116]	@ (8002b2c <HAL_UART_MspInit+0xf0>)
 8002ab8:	f000 fdb2 	bl	8003620 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002abc:	4b1c      	ldr	r3, [pc, #112]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002abe:	4a1d      	ldr	r2, [pc, #116]	@ (8002b34 <HAL_UART_MspInit+0xf8>)
 8002ac0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002ac4:	2210      	movs	r2, #16
 8002ac6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ac8:	4b19      	ldr	r3, [pc, #100]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ace:	4b18      	ldr	r3, [pc, #96]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002ad0:	2280      	movs	r2, #128	@ 0x80
 8002ad2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ad4:	4b16      	ldr	r3, [pc, #88]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ada:	4b15      	ldr	r3, [pc, #84]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002ae0:	4b13      	ldr	r3, [pc, #76]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002ae6:	4b12      	ldr	r3, [pc, #72]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002ae8:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002aec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002aee:	4810      	ldr	r0, [pc, #64]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002af0:	f000 faf4 	bl	80030dc <HAL_DMA_Init>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002afa:	f7ff ff15 	bl	8002928 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a0b      	ldr	r2, [pc, #44]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002b02:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b04:	4a0a      	ldr	r2, [pc, #40]	@ (8002b30 <HAL_UART_MspInit+0xf4>)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2105      	movs	r1, #5
 8002b0e:	2026      	movs	r0, #38	@ 0x26
 8002b10:	f000 fab9 	bl	8003086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b14:	2026      	movs	r0, #38	@ 0x26
 8002b16:	f000 fad2 	bl	80030be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002b1a:	bf00      	nop
 8002b1c:	3720      	adds	r7, #32
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40004400 	.word	0x40004400
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	40010800 	.word	0x40010800
 8002b30:	20000350 	.word	0x20000350
 8002b34:	40020080 	.word	0x40020080

08002b38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b08e      	sub	sp, #56	@ 0x38
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002b4e:	4b34      	ldr	r3, [pc, #208]	@ (8002c20 <HAL_InitTick+0xe8>)
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	4a33      	ldr	r2, [pc, #204]	@ (8002c20 <HAL_InitTick+0xe8>)
 8002b54:	f043 0302 	orr.w	r3, r3, #2
 8002b58:	61d3      	str	r3, [r2, #28]
 8002b5a:	4b31      	ldr	r3, [pc, #196]	@ (8002c20 <HAL_InitTick+0xe8>)
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b66:	f107 0210 	add.w	r2, r7, #16
 8002b6a:	f107 0314 	add.w	r3, r7, #20
 8002b6e:	4611      	mov	r1, r2
 8002b70:	4618      	mov	r0, r3
 8002b72:	f001 fafb 	bl	800416c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002b76:	6a3b      	ldr	r3, [r7, #32]
 8002b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d103      	bne.n	8002b88 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002b80:	f001 facc 	bl	800411c <HAL_RCC_GetPCLK1Freq>
 8002b84:	6378      	str	r0, [r7, #52]	@ 0x34
 8002b86:	e004      	b.n	8002b92 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002b88:	f001 fac8 	bl	800411c <HAL_RCC_GetPCLK1Freq>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b94:	4a23      	ldr	r2, [pc, #140]	@ (8002c24 <HAL_InitTick+0xec>)
 8002b96:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9a:	0c9b      	lsrs	r3, r3, #18
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002ba0:	4b21      	ldr	r3, [pc, #132]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002ba2:	4a22      	ldr	r2, [pc, #136]	@ (8002c2c <HAL_InitTick+0xf4>)
 8002ba4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002ba6:	4b20      	ldr	r3, [pc, #128]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002ba8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002bac:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002bae:	4a1e      	ldr	r2, [pc, #120]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb2:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bba:	4b1b      	ldr	r3, [pc, #108]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc0:	4b19      	ldr	r3, [pc, #100]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002bc6:	4818      	ldr	r0, [pc, #96]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002bc8:	f002 f8c1 	bl	8004d4e <HAL_TIM_Base_Init>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002bd2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d11b      	bne.n	8002c12 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002bda:	4813      	ldr	r0, [pc, #76]	@ (8002c28 <HAL_InitTick+0xf0>)
 8002bdc:	f002 f910 	bl	8004e00 <HAL_TIM_Base_Start_IT>
 8002be0:	4603      	mov	r3, r0
 8002be2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002be6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d111      	bne.n	8002c12 <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002bee:	201d      	movs	r0, #29
 8002bf0:	f000 fa65 	bl	80030be <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b0f      	cmp	r3, #15
 8002bf8:	d808      	bhi.n	8002c0c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	6879      	ldr	r1, [r7, #4]
 8002bfe:	201d      	movs	r0, #29
 8002c00:	f000 fa41 	bl	8003086 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c04:	4a0a      	ldr	r2, [pc, #40]	@ (8002c30 <HAL_InitTick+0xf8>)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6013      	str	r3, [r2, #0]
 8002c0a:	e002      	b.n	8002c12 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002c12:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3738      	adds	r7, #56	@ 0x38
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40021000 	.word	0x40021000
 8002c24:	431bde83 	.word	0x431bde83
 8002c28:	200003ac 	.word	0x200003ac
 8002c2c:	40000400 	.word	0x40000400
 8002c30:	2000002c 	.word	0x2000002c

08002c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <NMI_Handler+0x4>

08002c3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c40:	bf00      	nop
 8002c42:	e7fd      	b.n	8002c40 <HardFault_Handler+0x4>

08002c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <MemManage_Handler+0x4>

08002c4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c50:	bf00      	nop
 8002c52:	e7fd      	b.n	8002c50 <BusFault_Handler+0x4>

08002c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c58:	bf00      	nop
 8002c5a:	e7fd      	b.n	8002c58 <UsageFault_Handler+0x4>

08002c5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c60:	bf00      	nop
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWITCH_BUTTON_Pin);
 8002c6c:	2002      	movs	r0, #2
 8002c6e:	f000 fe73 	bl	8003958 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002c7c:	4802      	ldr	r0, [pc, #8]	@ (8002c88 <DMA1_Channel7_IRQHandler+0x10>)
 8002c7e:	f000 fb9b 	bl	80033b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000350 	.word	0x20000350

08002c8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PITCH_UP_BUTTON_Pin);
 8002c90:	2020      	movs	r0, #32
 8002c92:	f000 fe61 	bl	8003958 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PITCH_DOWN_BUTTON_Pin);
 8002c96:	2040      	movs	r0, #64	@ 0x40
 8002c98:	f000 fe5e 	bl	8003958 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002c9c:	2080      	movs	r0, #128	@ 0x80
 8002c9e:	f000 fe5b 	bl	8003958 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DID0_Pin);
 8002ca2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002ca6:	f000 fe57 	bl	8003958 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cb4:	4802      	ldr	r0, [pc, #8]	@ (8002cc0 <TIM3_IRQHandler+0x10>)
 8002cb6:	f002 f8f5 	bl	8004ea4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	200003ac 	.word	0x200003ac

08002cc4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002cc8:	4802      	ldr	r0, [pc, #8]	@ (8002cd4 <USART2_IRQHandler+0x10>)
 8002cca:	f002 fb3f 	bl	800534c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20000308 	.word	0x20000308

08002cd8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	e00a      	b.n	8002d00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cea:	f3af 8000 	nop.w
 8002cee:	4601      	mov	r1, r0
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	60ba      	str	r2, [r7, #8]
 8002cf6:	b2ca      	uxtb	r2, r1
 8002cf8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	dbf0      	blt.n	8002cea <_read+0x12>
  }

  return len;
 8002d08:	687b      	ldr	r3, [r7, #4]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3718      	adds	r7, #24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b086      	sub	sp, #24
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	60b9      	str	r1, [r7, #8]
 8002d1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
 8002d22:	e009      	b.n	8002d38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	1c5a      	adds	r2, r3, #1
 8002d28:	60ba      	str	r2, [r7, #8]
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	3301      	adds	r3, #1
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	dbf1      	blt.n	8002d24 <_write+0x12>
  }
  return len;
 8002d40:	687b      	ldr	r3, [r7, #4]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <_close>:

int _close(int file)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr

08002d60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d70:	605a      	str	r2, [r3, #4]
  return 0;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr

08002d7e <_isatty>:

int _isatty(int file)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b083      	sub	sp, #12
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d86:	2301      	movs	r3, #1
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr

08002d92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b085      	sub	sp, #20
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3714      	adds	r7, #20
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bc80      	pop	{r7}
 8002da8:	4770      	bx	lr
	...

08002dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002db4:	4a14      	ldr	r2, [pc, #80]	@ (8002e08 <_sbrk+0x5c>)
 8002db6:	4b15      	ldr	r3, [pc, #84]	@ (8002e0c <_sbrk+0x60>)
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dc0:	4b13      	ldr	r3, [pc, #76]	@ (8002e10 <_sbrk+0x64>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d102      	bne.n	8002dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dc8:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <_sbrk+0x64>)
 8002dca:	4a12      	ldr	r2, [pc, #72]	@ (8002e14 <_sbrk+0x68>)
 8002dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dce:	4b10      	ldr	r3, [pc, #64]	@ (8002e10 <_sbrk+0x64>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d207      	bcs.n	8002dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ddc:	f006 fc78 	bl	80096d0 <__errno>
 8002de0:	4603      	mov	r3, r0
 8002de2:	220c      	movs	r2, #12
 8002de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002de6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dea:	e009      	b.n	8002e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <_sbrk+0x64>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002df2:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <_sbrk+0x64>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4413      	add	r3, r2
 8002dfa:	4a05      	ldr	r2, [pc, #20]	@ (8002e10 <_sbrk+0x64>)
 8002dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20005000 	.word	0x20005000
 8002e0c:	00000400 	.word	0x00000400
 8002e10:	200003f4 	.word	0x200003f4
 8002e14:	20004210 	.word	0x20004210

08002e18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr

08002e24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e24:	f7ff fff8 	bl	8002e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e28:	480b      	ldr	r0, [pc, #44]	@ (8002e58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002e2a:	490c      	ldr	r1, [pc, #48]	@ (8002e5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8002e60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e30:	e002      	b.n	8002e38 <LoopCopyDataInit>

08002e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e36:	3304      	adds	r3, #4

08002e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e3c:	d3f9      	bcc.n	8002e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e3e:	4a09      	ldr	r2, [pc, #36]	@ (8002e64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002e40:	4c09      	ldr	r4, [pc, #36]	@ (8002e68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e44:	e001      	b.n	8002e4a <LoopFillZerobss>

08002e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e48:	3204      	adds	r2, #4

08002e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e4c:	d3fb      	bcc.n	8002e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e4e:	f006 fc45 	bl	80096dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e52:	f7ff fac9 	bl	80023e8 <main>
  bx lr
 8002e56:	4770      	bx	lr
  ldr r0, =_sdata
 8002e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e5c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002e60:	08009d64 	.word	0x08009d64
  ldr r2, =_sbss
 8002e64:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002e68:	20004210 	.word	0x20004210

08002e6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e6c:	e7fe      	b.n	8002e6c <ADC1_2_IRQHandler>
	...

08002e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e74:	4b08      	ldr	r3, [pc, #32]	@ (8002e98 <HAL_Init+0x28>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a07      	ldr	r2, [pc, #28]	@ (8002e98 <HAL_Init+0x28>)
 8002e7a:	f043 0310 	orr.w	r3, r3, #16
 8002e7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e80:	2003      	movs	r0, #3
 8002e82:	f000 f8f5 	bl	8003070 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e86:	200f      	movs	r0, #15
 8002e88:	f7ff fe56 	bl	8002b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e8c:	f7ff fd52 	bl	8002934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40022000 	.word	0x40022000

08002e9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <HAL_IncTick+0x1c>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4b05      	ldr	r3, [pc, #20]	@ (8002ebc <HAL_IncTick+0x20>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4413      	add	r3, r2
 8002eac:	4a03      	ldr	r2, [pc, #12]	@ (8002ebc <HAL_IncTick+0x20>)
 8002eae:	6013      	str	r3, [r2, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	20000030 	.word	0x20000030
 8002ebc:	200003f8 	.word	0x200003f8

08002ec0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec4:	4b02      	ldr	r3, [pc, #8]	@ (8002ed0 <HAL_GetTick+0x10>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bc80      	pop	{r7}
 8002ece:	4770      	bx	lr
 8002ed0:	200003f8 	.word	0x200003f8

08002ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002edc:	f7ff fff0 	bl	8002ec0 <HAL_GetTick>
 8002ee0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002eec:	d005      	beq.n	8002efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eee:	4b0a      	ldr	r3, [pc, #40]	@ (8002f18 <HAL_Delay+0x44>)
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002efa:	bf00      	nop
 8002efc:	f7ff ffe0 	bl	8002ec0 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d8f7      	bhi.n	8002efc <HAL_Delay+0x28>
  {
  }
}
 8002f0c:	bf00      	nop
 8002f0e:	bf00      	nop
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	20000030 	.word	0x20000030

08002f1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f003 0307 	and.w	r3, r3, #7
 8002f2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <__NVIC_SetPriorityGrouping+0x44>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f32:	68ba      	ldr	r2, [r7, #8]
 8002f34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f38:	4013      	ands	r3, r2
 8002f3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f4e:	4a04      	ldr	r2, [pc, #16]	@ (8002f60 <__NVIC_SetPriorityGrouping+0x44>)
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	60d3      	str	r3, [r2, #12]
}
 8002f54:	bf00      	nop
 8002f56:	3714      	adds	r7, #20
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	e000ed00 	.word	0xe000ed00

08002f64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f68:	4b04      	ldr	r3, [pc, #16]	@ (8002f7c <__NVIC_GetPriorityGrouping+0x18>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	0a1b      	lsrs	r3, r3, #8
 8002f6e:	f003 0307 	and.w	r3, r3, #7
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bc80      	pop	{r7}
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000ed00 	.word	0xe000ed00

08002f80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	db0b      	blt.n	8002faa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	f003 021f 	and.w	r2, r3, #31
 8002f98:	4906      	ldr	r1, [pc, #24]	@ (8002fb4 <__NVIC_EnableIRQ+0x34>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	2001      	movs	r0, #1
 8002fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bc80      	pop	{r7}
 8002fb2:	4770      	bx	lr
 8002fb4:	e000e100 	.word	0xe000e100

08002fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	6039      	str	r1, [r7, #0]
 8002fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	db0a      	blt.n	8002fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	b2da      	uxtb	r2, r3
 8002fd0:	490c      	ldr	r1, [pc, #48]	@ (8003004 <__NVIC_SetPriority+0x4c>)
 8002fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd6:	0112      	lsls	r2, r2, #4
 8002fd8:	b2d2      	uxtb	r2, r2
 8002fda:	440b      	add	r3, r1
 8002fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fe0:	e00a      	b.n	8002ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	4908      	ldr	r1, [pc, #32]	@ (8003008 <__NVIC_SetPriority+0x50>)
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	3b04      	subs	r3, #4
 8002ff0:	0112      	lsls	r2, r2, #4
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	440b      	add	r3, r1
 8002ff6:	761a      	strb	r2, [r3, #24]
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	e000e100 	.word	0xe000e100
 8003008:	e000ed00 	.word	0xe000ed00

0800300c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800300c:	b480      	push	{r7}
 800300e:	b089      	sub	sp, #36	@ 0x24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	f1c3 0307 	rsb	r3, r3, #7
 8003026:	2b04      	cmp	r3, #4
 8003028:	bf28      	it	cs
 800302a:	2304      	movcs	r3, #4
 800302c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3304      	adds	r3, #4
 8003032:	2b06      	cmp	r3, #6
 8003034:	d902      	bls.n	800303c <NVIC_EncodePriority+0x30>
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	3b03      	subs	r3, #3
 800303a:	e000      	b.n	800303e <NVIC_EncodePriority+0x32>
 800303c:	2300      	movs	r3, #0
 800303e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	43da      	mvns	r2, r3
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	401a      	ands	r2, r3
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003054:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	fa01 f303 	lsl.w	r3, r1, r3
 800305e:	43d9      	mvns	r1, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003064:	4313      	orrs	r3, r2
         );
}
 8003066:	4618      	mov	r0, r3
 8003068:	3724      	adds	r7, #36	@ 0x24
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f7ff ff4f 	bl	8002f1c <__NVIC_SetPriorityGrouping>
}
 800307e:	bf00      	nop
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003086:	b580      	push	{r7, lr}
 8003088:	b086      	sub	sp, #24
 800308a:	af00      	add	r7, sp, #0
 800308c:	4603      	mov	r3, r0
 800308e:	60b9      	str	r1, [r7, #8]
 8003090:	607a      	str	r2, [r7, #4]
 8003092:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003098:	f7ff ff64 	bl	8002f64 <__NVIC_GetPriorityGrouping>
 800309c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	68b9      	ldr	r1, [r7, #8]
 80030a2:	6978      	ldr	r0, [r7, #20]
 80030a4:	f7ff ffb2 	bl	800300c <NVIC_EncodePriority>
 80030a8:	4602      	mov	r2, r0
 80030aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ae:	4611      	mov	r1, r2
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff ff81 	bl	8002fb8 <__NVIC_SetPriority>
}
 80030b6:	bf00      	nop
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	4603      	mov	r3, r0
 80030c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff ff57 	bl	8002f80 <__NVIC_EnableIRQ>
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e043      	b.n	800317a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	461a      	mov	r2, r3
 80030f8:	4b22      	ldr	r3, [pc, #136]	@ (8003184 <HAL_DMA_Init+0xa8>)
 80030fa:	4413      	add	r3, r2
 80030fc:	4a22      	ldr	r2, [pc, #136]	@ (8003188 <HAL_DMA_Init+0xac>)
 80030fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003102:	091b      	lsrs	r3, r3, #4
 8003104:	009a      	lsls	r2, r3, #2
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a1f      	ldr	r2, [pc, #124]	@ (800318c <HAL_DMA_Init+0xb0>)
 800310e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003126:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800312a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003134:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003140:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800314c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	4313      	orrs	r3, r2
 8003158:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr
 8003184:	bffdfff8 	.word	0xbffdfff8
 8003188:	cccccccd 	.word	0xcccccccd
 800318c:	40020000 	.word	0x40020000

08003190 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800319e:	2300      	movs	r3, #0
 80031a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d101      	bne.n	80031b0 <HAL_DMA_Start_IT+0x20>
 80031ac:	2302      	movs	r3, #2
 80031ae:	e04b      	b.n	8003248 <HAL_DMA_Start_IT+0xb8>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d13a      	bne.n	800323a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 0201 	bic.w	r2, r2, #1
 80031e0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	68b9      	ldr	r1, [r7, #8]
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f000 f9eb 	bl	80035c4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d008      	beq.n	8003208 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f042 020e 	orr.w	r2, r2, #14
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	e00f      	b.n	8003228 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 0204 	bic.w	r2, r2, #4
 8003216:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 020a 	orr.w	r2, r2, #10
 8003226:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	601a      	str	r2, [r3, #0]
 8003238:	e005      	b.n	8003246 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003242:	2302      	movs	r3, #2
 8003244:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003246:	7dfb      	ldrb	r3, [r7, #23]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003258:	2300      	movs	r3, #0
 800325a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d008      	beq.n	800327a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2204      	movs	r2, #4
 800326c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e020      	b.n	80032bc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 020e 	bic.w	r2, r2, #14
 8003288:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0201 	bic.w	r2, r2, #1
 8003298:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a2:	2101      	movs	r1, #1
 80032a4:	fa01 f202 	lsl.w	r2, r1, r2
 80032a8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80032ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3714      	adds	r7, #20
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr
	...

080032c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d005      	beq.n	80032ec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2204      	movs	r2, #4
 80032e4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	73fb      	strb	r3, [r7, #15]
 80032ea:	e051      	b.n	8003390 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 020e 	bic.w	r2, r2, #14
 80032fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0201 	bic.w	r2, r2, #1
 800330a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a22      	ldr	r2, [pc, #136]	@ (800339c <HAL_DMA_Abort_IT+0xd4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d029      	beq.n	800336a <HAL_DMA_Abort_IT+0xa2>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a21      	ldr	r2, [pc, #132]	@ (80033a0 <HAL_DMA_Abort_IT+0xd8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d022      	beq.n	8003366 <HAL_DMA_Abort_IT+0x9e>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a1f      	ldr	r2, [pc, #124]	@ (80033a4 <HAL_DMA_Abort_IT+0xdc>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d01a      	beq.n	8003360 <HAL_DMA_Abort_IT+0x98>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a1e      	ldr	r2, [pc, #120]	@ (80033a8 <HAL_DMA_Abort_IT+0xe0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d012      	beq.n	800335a <HAL_DMA_Abort_IT+0x92>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a1c      	ldr	r2, [pc, #112]	@ (80033ac <HAL_DMA_Abort_IT+0xe4>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d00a      	beq.n	8003354 <HAL_DMA_Abort_IT+0x8c>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a1b      	ldr	r2, [pc, #108]	@ (80033b0 <HAL_DMA_Abort_IT+0xe8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d102      	bne.n	800334e <HAL_DMA_Abort_IT+0x86>
 8003348:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800334c:	e00e      	b.n	800336c <HAL_DMA_Abort_IT+0xa4>
 800334e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003352:	e00b      	b.n	800336c <HAL_DMA_Abort_IT+0xa4>
 8003354:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003358:	e008      	b.n	800336c <HAL_DMA_Abort_IT+0xa4>
 800335a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800335e:	e005      	b.n	800336c <HAL_DMA_Abort_IT+0xa4>
 8003360:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003364:	e002      	b.n	800336c <HAL_DMA_Abort_IT+0xa4>
 8003366:	2310      	movs	r3, #16
 8003368:	e000      	b.n	800336c <HAL_DMA_Abort_IT+0xa4>
 800336a:	2301      	movs	r3, #1
 800336c:	4a11      	ldr	r2, [pc, #68]	@ (80033b4 <HAL_DMA_Abort_IT+0xec>)
 800336e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4798      	blx	r3
    } 
  }
  return status;
 8003390:	7bfb      	ldrb	r3, [r7, #15]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	40020008 	.word	0x40020008
 80033a0:	4002001c 	.word	0x4002001c
 80033a4:	40020030 	.word	0x40020030
 80033a8:	40020044 	.word	0x40020044
 80033ac:	40020058 	.word	0x40020058
 80033b0:	4002006c 	.word	0x4002006c
 80033b4:	40020000 	.word	0x40020000

080033b8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d4:	2204      	movs	r2, #4
 80033d6:	409a      	lsls	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4013      	ands	r3, r2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d04f      	beq.n	8003480 <HAL_DMA_IRQHandler+0xc8>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f003 0304 	and.w	r3, r3, #4
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d04a      	beq.n	8003480 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0320 	and.w	r3, r3, #32
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d107      	bne.n	8003408 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0204 	bic.w	r2, r2, #4
 8003406:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a66      	ldr	r2, [pc, #408]	@ (80035a8 <HAL_DMA_IRQHandler+0x1f0>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d029      	beq.n	8003466 <HAL_DMA_IRQHandler+0xae>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a65      	ldr	r2, [pc, #404]	@ (80035ac <HAL_DMA_IRQHandler+0x1f4>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d022      	beq.n	8003462 <HAL_DMA_IRQHandler+0xaa>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a63      	ldr	r2, [pc, #396]	@ (80035b0 <HAL_DMA_IRQHandler+0x1f8>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d01a      	beq.n	800345c <HAL_DMA_IRQHandler+0xa4>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a62      	ldr	r2, [pc, #392]	@ (80035b4 <HAL_DMA_IRQHandler+0x1fc>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d012      	beq.n	8003456 <HAL_DMA_IRQHandler+0x9e>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a60      	ldr	r2, [pc, #384]	@ (80035b8 <HAL_DMA_IRQHandler+0x200>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00a      	beq.n	8003450 <HAL_DMA_IRQHandler+0x98>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a5f      	ldr	r2, [pc, #380]	@ (80035bc <HAL_DMA_IRQHandler+0x204>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d102      	bne.n	800344a <HAL_DMA_IRQHandler+0x92>
 8003444:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003448:	e00e      	b.n	8003468 <HAL_DMA_IRQHandler+0xb0>
 800344a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800344e:	e00b      	b.n	8003468 <HAL_DMA_IRQHandler+0xb0>
 8003450:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003454:	e008      	b.n	8003468 <HAL_DMA_IRQHandler+0xb0>
 8003456:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800345a:	e005      	b.n	8003468 <HAL_DMA_IRQHandler+0xb0>
 800345c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003460:	e002      	b.n	8003468 <HAL_DMA_IRQHandler+0xb0>
 8003462:	2340      	movs	r3, #64	@ 0x40
 8003464:	e000      	b.n	8003468 <HAL_DMA_IRQHandler+0xb0>
 8003466:	2304      	movs	r3, #4
 8003468:	4a55      	ldr	r2, [pc, #340]	@ (80035c0 <HAL_DMA_IRQHandler+0x208>)
 800346a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 8094 	beq.w	800359e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800347e:	e08e      	b.n	800359e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	2202      	movs	r2, #2
 8003486:	409a      	lsls	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4013      	ands	r3, r2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d056      	beq.n	800353e <HAL_DMA_IRQHandler+0x186>
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d051      	beq.n	800353e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10b      	bne.n	80034c0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 020a 	bic.w	r2, r2, #10
 80034b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a38      	ldr	r2, [pc, #224]	@ (80035a8 <HAL_DMA_IRQHandler+0x1f0>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d029      	beq.n	800351e <HAL_DMA_IRQHandler+0x166>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a37      	ldr	r2, [pc, #220]	@ (80035ac <HAL_DMA_IRQHandler+0x1f4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d022      	beq.n	800351a <HAL_DMA_IRQHandler+0x162>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a35      	ldr	r2, [pc, #212]	@ (80035b0 <HAL_DMA_IRQHandler+0x1f8>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d01a      	beq.n	8003514 <HAL_DMA_IRQHandler+0x15c>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a34      	ldr	r2, [pc, #208]	@ (80035b4 <HAL_DMA_IRQHandler+0x1fc>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d012      	beq.n	800350e <HAL_DMA_IRQHandler+0x156>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a32      	ldr	r2, [pc, #200]	@ (80035b8 <HAL_DMA_IRQHandler+0x200>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d00a      	beq.n	8003508 <HAL_DMA_IRQHandler+0x150>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a31      	ldr	r2, [pc, #196]	@ (80035bc <HAL_DMA_IRQHandler+0x204>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d102      	bne.n	8003502 <HAL_DMA_IRQHandler+0x14a>
 80034fc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003500:	e00e      	b.n	8003520 <HAL_DMA_IRQHandler+0x168>
 8003502:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003506:	e00b      	b.n	8003520 <HAL_DMA_IRQHandler+0x168>
 8003508:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800350c:	e008      	b.n	8003520 <HAL_DMA_IRQHandler+0x168>
 800350e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003512:	e005      	b.n	8003520 <HAL_DMA_IRQHandler+0x168>
 8003514:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003518:	e002      	b.n	8003520 <HAL_DMA_IRQHandler+0x168>
 800351a:	2320      	movs	r3, #32
 800351c:	e000      	b.n	8003520 <HAL_DMA_IRQHandler+0x168>
 800351e:	2302      	movs	r3, #2
 8003520:	4a27      	ldr	r2, [pc, #156]	@ (80035c0 <HAL_DMA_IRQHandler+0x208>)
 8003522:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	2b00      	cmp	r3, #0
 8003532:	d034      	beq.n	800359e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800353c:	e02f      	b.n	800359e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	2208      	movs	r2, #8
 8003544:	409a      	lsls	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	4013      	ands	r3, r2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d028      	beq.n	80035a0 <HAL_DMA_IRQHandler+0x1e8>
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b00      	cmp	r3, #0
 8003556:	d023      	beq.n	80035a0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f022 020e 	bic.w	r2, r2, #14
 8003566:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003570:	2101      	movs	r1, #1
 8003572:	fa01 f202 	lsl.w	r2, r1, r2
 8003576:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003592:	2b00      	cmp	r3, #0
 8003594:	d004      	beq.n	80035a0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	4798      	blx	r3
    }
  }
  return;
 800359e:	bf00      	nop
 80035a0:	bf00      	nop
}
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40020008 	.word	0x40020008
 80035ac:	4002001c 	.word	0x4002001c
 80035b0:	40020030 	.word	0x40020030
 80035b4:	40020044 	.word	0x40020044
 80035b8:	40020058 	.word	0x40020058
 80035bc:	4002006c 	.word	0x4002006c
 80035c0:	40020000 	.word	0x40020000

080035c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
 80035d0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035da:	2101      	movs	r1, #1
 80035dc:	fa01 f202 	lsl.w	r2, r1, r2
 80035e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b10      	cmp	r3, #16
 80035f0:	d108      	bne.n	8003604 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68ba      	ldr	r2, [r7, #8]
 8003600:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003602:	e007      	b.n	8003614 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	60da      	str	r2, [r3, #12]
}
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	bc80      	pop	{r7}
 800361c:	4770      	bx	lr
	...

08003620 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003620:	b480      	push	{r7}
 8003622:	b08b      	sub	sp, #44	@ 0x2c
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800362a:	2300      	movs	r3, #0
 800362c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800362e:	2300      	movs	r3, #0
 8003630:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003632:	e169      	b.n	8003908 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003634:	2201      	movs	r2, #1
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	69fa      	ldr	r2, [r7, #28]
 8003644:	4013      	ands	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	429a      	cmp	r2, r3
 800364e:	f040 8158 	bne.w	8003902 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	4a9a      	ldr	r2, [pc, #616]	@ (80038c0 <HAL_GPIO_Init+0x2a0>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d05e      	beq.n	800371a <HAL_GPIO_Init+0xfa>
 800365c:	4a98      	ldr	r2, [pc, #608]	@ (80038c0 <HAL_GPIO_Init+0x2a0>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d875      	bhi.n	800374e <HAL_GPIO_Init+0x12e>
 8003662:	4a98      	ldr	r2, [pc, #608]	@ (80038c4 <HAL_GPIO_Init+0x2a4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d058      	beq.n	800371a <HAL_GPIO_Init+0xfa>
 8003668:	4a96      	ldr	r2, [pc, #600]	@ (80038c4 <HAL_GPIO_Init+0x2a4>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d86f      	bhi.n	800374e <HAL_GPIO_Init+0x12e>
 800366e:	4a96      	ldr	r2, [pc, #600]	@ (80038c8 <HAL_GPIO_Init+0x2a8>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d052      	beq.n	800371a <HAL_GPIO_Init+0xfa>
 8003674:	4a94      	ldr	r2, [pc, #592]	@ (80038c8 <HAL_GPIO_Init+0x2a8>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d869      	bhi.n	800374e <HAL_GPIO_Init+0x12e>
 800367a:	4a94      	ldr	r2, [pc, #592]	@ (80038cc <HAL_GPIO_Init+0x2ac>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d04c      	beq.n	800371a <HAL_GPIO_Init+0xfa>
 8003680:	4a92      	ldr	r2, [pc, #584]	@ (80038cc <HAL_GPIO_Init+0x2ac>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d863      	bhi.n	800374e <HAL_GPIO_Init+0x12e>
 8003686:	4a92      	ldr	r2, [pc, #584]	@ (80038d0 <HAL_GPIO_Init+0x2b0>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d046      	beq.n	800371a <HAL_GPIO_Init+0xfa>
 800368c:	4a90      	ldr	r2, [pc, #576]	@ (80038d0 <HAL_GPIO_Init+0x2b0>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d85d      	bhi.n	800374e <HAL_GPIO_Init+0x12e>
 8003692:	2b12      	cmp	r3, #18
 8003694:	d82a      	bhi.n	80036ec <HAL_GPIO_Init+0xcc>
 8003696:	2b12      	cmp	r3, #18
 8003698:	d859      	bhi.n	800374e <HAL_GPIO_Init+0x12e>
 800369a:	a201      	add	r2, pc, #4	@ (adr r2, 80036a0 <HAL_GPIO_Init+0x80>)
 800369c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a0:	0800371b 	.word	0x0800371b
 80036a4:	080036f5 	.word	0x080036f5
 80036a8:	08003707 	.word	0x08003707
 80036ac:	08003749 	.word	0x08003749
 80036b0:	0800374f 	.word	0x0800374f
 80036b4:	0800374f 	.word	0x0800374f
 80036b8:	0800374f 	.word	0x0800374f
 80036bc:	0800374f 	.word	0x0800374f
 80036c0:	0800374f 	.word	0x0800374f
 80036c4:	0800374f 	.word	0x0800374f
 80036c8:	0800374f 	.word	0x0800374f
 80036cc:	0800374f 	.word	0x0800374f
 80036d0:	0800374f 	.word	0x0800374f
 80036d4:	0800374f 	.word	0x0800374f
 80036d8:	0800374f 	.word	0x0800374f
 80036dc:	0800374f 	.word	0x0800374f
 80036e0:	0800374f 	.word	0x0800374f
 80036e4:	080036fd 	.word	0x080036fd
 80036e8:	08003711 	.word	0x08003711
 80036ec:	4a79      	ldr	r2, [pc, #484]	@ (80038d4 <HAL_GPIO_Init+0x2b4>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d013      	beq.n	800371a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80036f2:	e02c      	b.n	800374e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	623b      	str	r3, [r7, #32]
          break;
 80036fa:	e029      	b.n	8003750 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	3304      	adds	r3, #4
 8003702:	623b      	str	r3, [r7, #32]
          break;
 8003704:	e024      	b.n	8003750 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	3308      	adds	r3, #8
 800370c:	623b      	str	r3, [r7, #32]
          break;
 800370e:	e01f      	b.n	8003750 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	330c      	adds	r3, #12
 8003716:	623b      	str	r3, [r7, #32]
          break;
 8003718:	e01a      	b.n	8003750 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d102      	bne.n	8003728 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003722:	2304      	movs	r3, #4
 8003724:	623b      	str	r3, [r7, #32]
          break;
 8003726:	e013      	b.n	8003750 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d105      	bne.n	800373c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003730:	2308      	movs	r3, #8
 8003732:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	69fa      	ldr	r2, [r7, #28]
 8003738:	611a      	str	r2, [r3, #16]
          break;
 800373a:	e009      	b.n	8003750 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800373c:	2308      	movs	r3, #8
 800373e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	615a      	str	r2, [r3, #20]
          break;
 8003746:	e003      	b.n	8003750 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003748:	2300      	movs	r3, #0
 800374a:	623b      	str	r3, [r7, #32]
          break;
 800374c:	e000      	b.n	8003750 <HAL_GPIO_Init+0x130>
          break;
 800374e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	2bff      	cmp	r3, #255	@ 0xff
 8003754:	d801      	bhi.n	800375a <HAL_GPIO_Init+0x13a>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	e001      	b.n	800375e <HAL_GPIO_Init+0x13e>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3304      	adds	r3, #4
 800375e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	2bff      	cmp	r3, #255	@ 0xff
 8003764:	d802      	bhi.n	800376c <HAL_GPIO_Init+0x14c>
 8003766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	e002      	b.n	8003772 <HAL_GPIO_Init+0x152>
 800376c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376e:	3b08      	subs	r3, #8
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	210f      	movs	r1, #15
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	fa01 f303 	lsl.w	r3, r1, r3
 8003780:	43db      	mvns	r3, r3
 8003782:	401a      	ands	r2, r3
 8003784:	6a39      	ldr	r1, [r7, #32]
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	fa01 f303 	lsl.w	r3, r1, r3
 800378c:	431a      	orrs	r2, r3
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 80b1 	beq.w	8003902 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80037a0:	4b4d      	ldr	r3, [pc, #308]	@ (80038d8 <HAL_GPIO_Init+0x2b8>)
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	4a4c      	ldr	r2, [pc, #304]	@ (80038d8 <HAL_GPIO_Init+0x2b8>)
 80037a6:	f043 0301 	orr.w	r3, r3, #1
 80037aa:	6193      	str	r3, [r2, #24]
 80037ac:	4b4a      	ldr	r3, [pc, #296]	@ (80038d8 <HAL_GPIO_Init+0x2b8>)
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	60bb      	str	r3, [r7, #8]
 80037b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80037b8:	4a48      	ldr	r2, [pc, #288]	@ (80038dc <HAL_GPIO_Init+0x2bc>)
 80037ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037bc:	089b      	lsrs	r3, r3, #2
 80037be:	3302      	adds	r3, #2
 80037c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	f003 0303 	and.w	r3, r3, #3
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	220f      	movs	r2, #15
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	43db      	mvns	r3, r3
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	4013      	ands	r3, r2
 80037da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a40      	ldr	r2, [pc, #256]	@ (80038e0 <HAL_GPIO_Init+0x2c0>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d013      	beq.n	800380c <HAL_GPIO_Init+0x1ec>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a3f      	ldr	r2, [pc, #252]	@ (80038e4 <HAL_GPIO_Init+0x2c4>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d00d      	beq.n	8003808 <HAL_GPIO_Init+0x1e8>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a3e      	ldr	r2, [pc, #248]	@ (80038e8 <HAL_GPIO_Init+0x2c8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d007      	beq.n	8003804 <HAL_GPIO_Init+0x1e4>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a3d      	ldr	r2, [pc, #244]	@ (80038ec <HAL_GPIO_Init+0x2cc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d101      	bne.n	8003800 <HAL_GPIO_Init+0x1e0>
 80037fc:	2303      	movs	r3, #3
 80037fe:	e006      	b.n	800380e <HAL_GPIO_Init+0x1ee>
 8003800:	2304      	movs	r3, #4
 8003802:	e004      	b.n	800380e <HAL_GPIO_Init+0x1ee>
 8003804:	2302      	movs	r3, #2
 8003806:	e002      	b.n	800380e <HAL_GPIO_Init+0x1ee>
 8003808:	2301      	movs	r3, #1
 800380a:	e000      	b.n	800380e <HAL_GPIO_Init+0x1ee>
 800380c:	2300      	movs	r3, #0
 800380e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003810:	f002 0203 	and.w	r2, r2, #3
 8003814:	0092      	lsls	r2, r2, #2
 8003816:	4093      	lsls	r3, r2
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800381e:	492f      	ldr	r1, [pc, #188]	@ (80038dc <HAL_GPIO_Init+0x2bc>)
 8003820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003822:	089b      	lsrs	r3, r3, #2
 8003824:	3302      	adds	r3, #2
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d006      	beq.n	8003846 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003838:	4b2d      	ldr	r3, [pc, #180]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	492c      	ldr	r1, [pc, #176]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	4313      	orrs	r3, r2
 8003842:	608b      	str	r3, [r1, #8]
 8003844:	e006      	b.n	8003854 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003846:	4b2a      	ldr	r3, [pc, #168]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 8003848:	689a      	ldr	r2, [r3, #8]
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	43db      	mvns	r3, r3
 800384e:	4928      	ldr	r1, [pc, #160]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 8003850:	4013      	ands	r3, r2
 8003852:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d006      	beq.n	800386e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003860:	4b23      	ldr	r3, [pc, #140]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 8003862:	68da      	ldr	r2, [r3, #12]
 8003864:	4922      	ldr	r1, [pc, #136]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	4313      	orrs	r3, r2
 800386a:	60cb      	str	r3, [r1, #12]
 800386c:	e006      	b.n	800387c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800386e:	4b20      	ldr	r3, [pc, #128]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 8003870:	68da      	ldr	r2, [r3, #12]
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	43db      	mvns	r3, r3
 8003876:	491e      	ldr	r1, [pc, #120]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 8003878:	4013      	ands	r3, r2
 800387a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d006      	beq.n	8003896 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003888:	4b19      	ldr	r3, [pc, #100]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	4918      	ldr	r1, [pc, #96]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	4313      	orrs	r3, r2
 8003892:	604b      	str	r3, [r1, #4]
 8003894:	e006      	b.n	80038a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003896:	4b16      	ldr	r3, [pc, #88]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	43db      	mvns	r3, r3
 800389e:	4914      	ldr	r1, [pc, #80]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 80038a0:	4013      	ands	r3, r2
 80038a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d021      	beq.n	80038f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038b0:	4b0f      	ldr	r3, [pc, #60]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	490e      	ldr	r1, [pc, #56]	@ (80038f0 <HAL_GPIO_Init+0x2d0>)
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	600b      	str	r3, [r1, #0]
 80038bc:	e021      	b.n	8003902 <HAL_GPIO_Init+0x2e2>
 80038be:	bf00      	nop
 80038c0:	10320000 	.word	0x10320000
 80038c4:	10310000 	.word	0x10310000
 80038c8:	10220000 	.word	0x10220000
 80038cc:	10210000 	.word	0x10210000
 80038d0:	10120000 	.word	0x10120000
 80038d4:	10110000 	.word	0x10110000
 80038d8:	40021000 	.word	0x40021000
 80038dc:	40010000 	.word	0x40010000
 80038e0:	40010800 	.word	0x40010800
 80038e4:	40010c00 	.word	0x40010c00
 80038e8:	40011000 	.word	0x40011000
 80038ec:	40011400 	.word	0x40011400
 80038f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80038f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003924 <HAL_GPIO_Init+0x304>)
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	43db      	mvns	r3, r3
 80038fc:	4909      	ldr	r1, [pc, #36]	@ (8003924 <HAL_GPIO_Init+0x304>)
 80038fe:	4013      	ands	r3, r2
 8003900:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003904:	3301      	adds	r3, #1
 8003906:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390e:	fa22 f303 	lsr.w	r3, r2, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	f47f ae8e 	bne.w	8003634 <HAL_GPIO_Init+0x14>
  }
}
 8003918:	bf00      	nop
 800391a:	bf00      	nop
 800391c:	372c      	adds	r7, #44	@ 0x2c
 800391e:	46bd      	mov	sp, r7
 8003920:	bc80      	pop	{r7}
 8003922:	4770      	bx	lr
 8003924:	40010400 	.word	0x40010400

08003928 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	460b      	mov	r3, r1
 8003932:	807b      	strh	r3, [r7, #2]
 8003934:	4613      	mov	r3, r2
 8003936:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003938:	787b      	ldrb	r3, [r7, #1]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800393e:	887a      	ldrh	r2, [r7, #2]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003944:	e003      	b.n	800394e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003946:	887b      	ldrh	r3, [r7, #2]
 8003948:	041a      	lsls	r2, r3, #16
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	611a      	str	r2, [r3, #16]
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr

08003958 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003962:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003964:	695a      	ldr	r2, [r3, #20]
 8003966:	88fb      	ldrh	r3, [r7, #6]
 8003968:	4013      	ands	r3, r2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d006      	beq.n	800397c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800396e:	4a05      	ldr	r2, [pc, #20]	@ (8003984 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003970:	88fb      	ldrh	r3, [r7, #6]
 8003972:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003974:	88fb      	ldrh	r3, [r7, #6]
 8003976:	4618      	mov	r0, r3
 8003978:	f7fe ff4e 	bl	8002818 <HAL_GPIO_EXTI_Callback>
  }
}
 800397c:	bf00      	nop
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	40010400 	.word	0x40010400

08003988 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b086      	sub	sp, #24
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e272      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 8087 	beq.w	8003ab6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039a8:	4b92      	ldr	r3, [pc, #584]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d00c      	beq.n	80039ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039b4:	4b8f      	ldr	r3, [pc, #572]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f003 030c 	and.w	r3, r3, #12
 80039bc:	2b08      	cmp	r3, #8
 80039be:	d112      	bne.n	80039e6 <HAL_RCC_OscConfig+0x5e>
 80039c0:	4b8c      	ldr	r3, [pc, #560]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039cc:	d10b      	bne.n	80039e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ce:	4b89      	ldr	r3, [pc, #548]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d06c      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x12c>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d168      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e24c      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ee:	d106      	bne.n	80039fe <HAL_RCC_OscConfig+0x76>
 80039f0:	4b80      	ldr	r3, [pc, #512]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a7f      	ldr	r2, [pc, #508]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 80039f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	e02e      	b.n	8003a5c <HAL_RCC_OscConfig+0xd4>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10c      	bne.n	8003a20 <HAL_RCC_OscConfig+0x98>
 8003a06:	4b7b      	ldr	r3, [pc, #492]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a7a      	ldr	r2, [pc, #488]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	4b78      	ldr	r3, [pc, #480]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a77      	ldr	r2, [pc, #476]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	e01d      	b.n	8003a5c <HAL_RCC_OscConfig+0xd4>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a28:	d10c      	bne.n	8003a44 <HAL_RCC_OscConfig+0xbc>
 8003a2a:	4b72      	ldr	r3, [pc, #456]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a71      	ldr	r2, [pc, #452]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	4b6f      	ldr	r3, [pc, #444]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a6e      	ldr	r2, [pc, #440]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	e00b      	b.n	8003a5c <HAL_RCC_OscConfig+0xd4>
 8003a44:	4b6b      	ldr	r3, [pc, #428]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a6a      	ldr	r2, [pc, #424]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a4e:	6013      	str	r3, [r2, #0]
 8003a50:	4b68      	ldr	r3, [pc, #416]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a67      	ldr	r2, [pc, #412]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a5a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d013      	beq.n	8003a8c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7ff fa2c 	bl	8002ec0 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a6c:	f7ff fa28 	bl	8002ec0 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	@ 0x64
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e200      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7e:	4b5d      	ldr	r3, [pc, #372]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCC_OscConfig+0xe4>
 8003a8a:	e014      	b.n	8003ab6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8c:	f7ff fa18 	bl	8002ec0 <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a92:	e008      	b.n	8003aa6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a94:	f7ff fa14 	bl	8002ec0 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b64      	cmp	r3, #100	@ 0x64
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e1ec      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aa6:	4b53      	ldr	r3, [pc, #332]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f0      	bne.n	8003a94 <HAL_RCC_OscConfig+0x10c>
 8003ab2:	e000      	b.n	8003ab6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d063      	beq.n	8003b8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ac2:	4b4c      	ldr	r3, [pc, #304]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00b      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ace:	4b49      	ldr	r3, [pc, #292]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d11c      	bne.n	8003b14 <HAL_RCC_OscConfig+0x18c>
 8003ada:	4b46      	ldr	r3, [pc, #280]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d116      	bne.n	8003b14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ae6:	4b43      	ldr	r3, [pc, #268]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d005      	beq.n	8003afe <HAL_RCC_OscConfig+0x176>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d001      	beq.n	8003afe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e1c0      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afe:	4b3d      	ldr	r3, [pc, #244]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	4939      	ldr	r1, [pc, #228]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b12:	e03a      	b.n	8003b8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d020      	beq.n	8003b5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b1c:	4b36      	ldr	r3, [pc, #216]	@ (8003bf8 <HAL_RCC_OscConfig+0x270>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b22:	f7ff f9cd 	bl	8002ec0 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b28:	e008      	b.n	8003b3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b2a:	f7ff f9c9 	bl	8002ec0 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e1a1      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f0      	beq.n	8003b2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b48:	4b2a      	ldr	r3, [pc, #168]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	4927      	ldr	r1, [pc, #156]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	600b      	str	r3, [r1, #0]
 8003b5c:	e015      	b.n	8003b8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b5e:	4b26      	ldr	r3, [pc, #152]	@ (8003bf8 <HAL_RCC_OscConfig+0x270>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b64:	f7ff f9ac 	bl	8002ec0 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b6c:	f7ff f9a8 	bl	8002ec0 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e180      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d03a      	beq.n	8003c0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d019      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b9e:	4b17      	ldr	r3, [pc, #92]	@ (8003bfc <HAL_RCC_OscConfig+0x274>)
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba4:	f7ff f98c 	bl	8002ec0 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bac:	f7ff f988 	bl	8002ec0 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e160      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf4 <HAL_RCC_OscConfig+0x26c>)
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bca:	2001      	movs	r0, #1
 8003bcc:	f000 fafe 	bl	80041cc <RCC_Delay>
 8003bd0:	e01c      	b.n	8003c0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bfc <HAL_RCC_OscConfig+0x274>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd8:	f7ff f972 	bl	8002ec0 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bde:	e00f      	b.n	8003c00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003be0:	f7ff f96e 	bl	8002ec0 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d908      	bls.n	8003c00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e146      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
 8003bf2:	bf00      	nop
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	42420000 	.word	0x42420000
 8003bfc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c00:	4b92      	ldr	r3, [pc, #584]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1e9      	bne.n	8003be0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0304 	and.w	r3, r3, #4
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 80a6 	beq.w	8003d66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c1e:	4b8b      	ldr	r3, [pc, #556]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d10d      	bne.n	8003c46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c2a:	4b88      	ldr	r3, [pc, #544]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	4a87      	ldr	r2, [pc, #540]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c34:	61d3      	str	r3, [r2, #28]
 8003c36:	4b85      	ldr	r3, [pc, #532]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c3e:	60bb      	str	r3, [r7, #8]
 8003c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c42:	2301      	movs	r3, #1
 8003c44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c46:	4b82      	ldr	r3, [pc, #520]	@ (8003e50 <HAL_RCC_OscConfig+0x4c8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d118      	bne.n	8003c84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c52:	4b7f      	ldr	r3, [pc, #508]	@ (8003e50 <HAL_RCC_OscConfig+0x4c8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a7e      	ldr	r2, [pc, #504]	@ (8003e50 <HAL_RCC_OscConfig+0x4c8>)
 8003c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c5e:	f7ff f92f 	bl	8002ec0 <HAL_GetTick>
 8003c62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c64:	e008      	b.n	8003c78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c66:	f7ff f92b 	bl	8002ec0 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b64      	cmp	r3, #100	@ 0x64
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e103      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c78:	4b75      	ldr	r3, [pc, #468]	@ (8003e50 <HAL_RCC_OscConfig+0x4c8>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0f0      	beq.n	8003c66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d106      	bne.n	8003c9a <HAL_RCC_OscConfig+0x312>
 8003c8c:	4b6f      	ldr	r3, [pc, #444]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	4a6e      	ldr	r2, [pc, #440]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	6213      	str	r3, [r2, #32]
 8003c98:	e02d      	b.n	8003cf6 <HAL_RCC_OscConfig+0x36e>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10c      	bne.n	8003cbc <HAL_RCC_OscConfig+0x334>
 8003ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	4a69      	ldr	r2, [pc, #420]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	f023 0301 	bic.w	r3, r3, #1
 8003cac:	6213      	str	r3, [r2, #32]
 8003cae:	4b67      	ldr	r3, [pc, #412]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	4a66      	ldr	r2, [pc, #408]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cb4:	f023 0304 	bic.w	r3, r3, #4
 8003cb8:	6213      	str	r3, [r2, #32]
 8003cba:	e01c      	b.n	8003cf6 <HAL_RCC_OscConfig+0x36e>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	2b05      	cmp	r3, #5
 8003cc2:	d10c      	bne.n	8003cde <HAL_RCC_OscConfig+0x356>
 8003cc4:	4b61      	ldr	r3, [pc, #388]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	4a60      	ldr	r2, [pc, #384]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cca:	f043 0304 	orr.w	r3, r3, #4
 8003cce:	6213      	str	r3, [r2, #32]
 8003cd0:	4b5e      	ldr	r3, [pc, #376]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	4a5d      	ldr	r2, [pc, #372]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cd6:	f043 0301 	orr.w	r3, r3, #1
 8003cda:	6213      	str	r3, [r2, #32]
 8003cdc:	e00b      	b.n	8003cf6 <HAL_RCC_OscConfig+0x36e>
 8003cde:	4b5b      	ldr	r3, [pc, #364]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4a5a      	ldr	r2, [pc, #360]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003ce4:	f023 0301 	bic.w	r3, r3, #1
 8003ce8:	6213      	str	r3, [r2, #32]
 8003cea:	4b58      	ldr	r3, [pc, #352]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	4a57      	ldr	r2, [pc, #348]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003cf0:	f023 0304 	bic.w	r3, r3, #4
 8003cf4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d015      	beq.n	8003d2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cfe:	f7ff f8df 	bl	8002ec0 <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d04:	e00a      	b.n	8003d1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d06:	f7ff f8db 	bl	8002ec0 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d901      	bls.n	8003d1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e0b1      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d1c:	4b4b      	ldr	r3, [pc, #300]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0ee      	beq.n	8003d06 <HAL_RCC_OscConfig+0x37e>
 8003d28:	e014      	b.n	8003d54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2a:	f7ff f8c9 	bl	8002ec0 <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d30:	e00a      	b.n	8003d48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d32:	f7ff f8c5 	bl	8002ec0 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e09b      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d48:	4b40      	ldr	r3, [pc, #256]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1ee      	bne.n	8003d32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d54:	7dfb      	ldrb	r3, [r7, #23]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d105      	bne.n	8003d66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d5a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	4a3b      	ldr	r2, [pc, #236]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003d60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 8087 	beq.w	8003e7e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d70:	4b36      	ldr	r3, [pc, #216]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f003 030c 	and.w	r3, r3, #12
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	d061      	beq.n	8003e40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d146      	bne.n	8003e12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d84:	4b33      	ldr	r3, [pc, #204]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8a:	f7ff f899 	bl	8002ec0 <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d90:	e008      	b.n	8003da4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d92:	f7ff f895 	bl	8002ec0 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e06d      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003da4:	4b29      	ldr	r3, [pc, #164]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1f0      	bne.n	8003d92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003db8:	d108      	bne.n	8003dcc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003dba:	4b24      	ldr	r3, [pc, #144]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	4921      	ldr	r1, [pc, #132]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a19      	ldr	r1, [r3, #32]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	430b      	orrs	r3, r1
 8003dde:	491b      	ldr	r1, [pc, #108]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003de4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003de6:	2201      	movs	r2, #1
 8003de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dea:	f7ff f869 	bl	8002ec0 <HAL_GetTick>
 8003dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003df0:	e008      	b.n	8003e04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df2:	f7ff f865 	bl	8002ec0 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d901      	bls.n	8003e04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e03d      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e04:	4b11      	ldr	r3, [pc, #68]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d0f0      	beq.n	8003df2 <HAL_RCC_OscConfig+0x46a>
 8003e10:	e035      	b.n	8003e7e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e12:	4b10      	ldr	r3, [pc, #64]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e18:	f7ff f852 	bl	8002ec0 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e20:	f7ff f84e 	bl	8002ec0 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e026      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e32:	4b06      	ldr	r3, [pc, #24]	@ (8003e4c <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1f0      	bne.n	8003e20 <HAL_RCC_OscConfig+0x498>
 8003e3e:	e01e      	b.n	8003e7e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d107      	bne.n	8003e58 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e019      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	40007000 	.word	0x40007000
 8003e54:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e58:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <HAL_RCC_OscConfig+0x500>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d106      	bne.n	8003e7a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d001      	beq.n	8003e7e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e000      	b.n	8003e80 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3718      	adds	r7, #24
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40021000 	.word	0x40021000

08003e8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e0d0      	b.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ea0:	4b6a      	ldr	r3, [pc, #424]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	683a      	ldr	r2, [r7, #0]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d910      	bls.n	8003ed0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eae:	4b67      	ldr	r3, [pc, #412]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f023 0207 	bic.w	r2, r3, #7
 8003eb6:	4965      	ldr	r1, [pc, #404]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ebe:	4b63      	ldr	r3, [pc, #396]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0307 	and.w	r3, r3, #7
 8003ec6:	683a      	ldr	r2, [r7, #0]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e0b8      	b.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d020      	beq.n	8003f1e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0304 	and.w	r3, r3, #4
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ee8:	4b59      	ldr	r3, [pc, #356]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	4a58      	ldr	r2, [pc, #352]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ef2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0308 	and.w	r3, r3, #8
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d005      	beq.n	8003f0c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f00:	4b53      	ldr	r3, [pc, #332]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	4a52      	ldr	r2, [pc, #328]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f06:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f0a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f0c:	4b50      	ldr	r3, [pc, #320]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	494d      	ldr	r1, [pc, #308]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d040      	beq.n	8003fac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d107      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f32:	4b47      	ldr	r3, [pc, #284]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d115      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e07f      	b.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d107      	bne.n	8003f5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f4a:	4b41      	ldr	r3, [pc, #260]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d109      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e073      	b.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f5a:	4b3d      	ldr	r3, [pc, #244]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e06b      	b.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f6a:	4b39      	ldr	r3, [pc, #228]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f023 0203 	bic.w	r2, r3, #3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4936      	ldr	r1, [pc, #216]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f7c:	f7fe ffa0 	bl	8002ec0 <HAL_GetTick>
 8003f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f82:	e00a      	b.n	8003f9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f84:	f7fe ff9c 	bl	8002ec0 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e053      	b.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f003 020c 	and.w	r2, r3, #12
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d1eb      	bne.n	8003f84 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fac:	4b27      	ldr	r3, [pc, #156]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d210      	bcs.n	8003fdc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fba:	4b24      	ldr	r3, [pc, #144]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f023 0207 	bic.w	r2, r3, #7
 8003fc2:	4922      	ldr	r1, [pc, #136]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fca:	4b20      	ldr	r3, [pc, #128]	@ (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d001      	beq.n	8003fdc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e032      	b.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0304 	and.w	r3, r3, #4
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d008      	beq.n	8003ffa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe8:	4b19      	ldr	r3, [pc, #100]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	4916      	ldr	r1, [pc, #88]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	2b00      	cmp	r3, #0
 8004004:	d009      	beq.n	800401a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004006:	4b12      	ldr	r3, [pc, #72]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	490e      	ldr	r1, [pc, #56]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8004016:	4313      	orrs	r3, r2
 8004018:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800401a:	f000 f821 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 800401e:	4602      	mov	r2, r0
 8004020:	4b0b      	ldr	r3, [pc, #44]	@ (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	091b      	lsrs	r3, r3, #4
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	490a      	ldr	r1, [pc, #40]	@ (8004054 <HAL_RCC_ClockConfig+0x1c8>)
 800402c:	5ccb      	ldrb	r3, [r1, r3]
 800402e:	fa22 f303 	lsr.w	r3, r2, r3
 8004032:	4a09      	ldr	r2, [pc, #36]	@ (8004058 <HAL_RCC_ClockConfig+0x1cc>)
 8004034:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004036:	4b09      	ldr	r3, [pc, #36]	@ (800405c <HAL_RCC_ClockConfig+0x1d0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4618      	mov	r0, r3
 800403c:	f7fe fd7c 	bl	8002b38 <HAL_InitTick>

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	40022000 	.word	0x40022000
 8004050:	40021000 	.word	0x40021000
 8004054:	08009d30 	.word	0x08009d30
 8004058:	20000028 	.word	0x20000028
 800405c:	2000002c 	.word	0x2000002c

08004060 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004060:	b480      	push	{r7}
 8004062:	b087      	sub	sp, #28
 8004064:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004066:	2300      	movs	r3, #0
 8004068:	60fb      	str	r3, [r7, #12]
 800406a:	2300      	movs	r3, #0
 800406c:	60bb      	str	r3, [r7, #8]
 800406e:	2300      	movs	r3, #0
 8004070:	617b      	str	r3, [r7, #20]
 8004072:	2300      	movs	r3, #0
 8004074:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004076:	2300      	movs	r3, #0
 8004078:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800407a:	4b1e      	ldr	r3, [pc, #120]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f003 030c 	and.w	r3, r3, #12
 8004086:	2b04      	cmp	r3, #4
 8004088:	d002      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x30>
 800408a:	2b08      	cmp	r3, #8
 800408c:	d003      	beq.n	8004096 <HAL_RCC_GetSysClockFreq+0x36>
 800408e:	e027      	b.n	80040e0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004090:	4b19      	ldr	r3, [pc, #100]	@ (80040f8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004092:	613b      	str	r3, [r7, #16]
      break;
 8004094:	e027      	b.n	80040e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	0c9b      	lsrs	r3, r3, #18
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	4a17      	ldr	r2, [pc, #92]	@ (80040fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80040a0:	5cd3      	ldrb	r3, [r2, r3]
 80040a2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d010      	beq.n	80040d0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040ae:	4b11      	ldr	r3, [pc, #68]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0x94>)
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	0c5b      	lsrs	r3, r3, #17
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	4a11      	ldr	r2, [pc, #68]	@ (8004100 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040ba:	5cd3      	ldrb	r3, [r2, r3]
 80040bc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a0d      	ldr	r2, [pc, #52]	@ (80040f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80040c2:	fb03 f202 	mul.w	r2, r3, r2
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040cc:	617b      	str	r3, [r7, #20]
 80040ce:	e004      	b.n	80040da <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004104 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040d4:	fb02 f303 	mul.w	r3, r2, r3
 80040d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	613b      	str	r3, [r7, #16]
      break;
 80040de:	e002      	b.n	80040e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040e0:	4b05      	ldr	r3, [pc, #20]	@ (80040f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80040e2:	613b      	str	r3, [r7, #16]
      break;
 80040e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040e6:	693b      	ldr	r3, [r7, #16]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	371c      	adds	r7, #28
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bc80      	pop	{r7}
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	40021000 	.word	0x40021000
 80040f8:	007a1200 	.word	0x007a1200
 80040fc:	08009d48 	.word	0x08009d48
 8004100:	08009d58 	.word	0x08009d58
 8004104:	003d0900 	.word	0x003d0900

08004108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800410c:	4b02      	ldr	r3, [pc, #8]	@ (8004118 <HAL_RCC_GetHCLKFreq+0x10>)
 800410e:	681b      	ldr	r3, [r3, #0]
}
 8004110:	4618      	mov	r0, r3
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr
 8004118:	20000028 	.word	0x20000028

0800411c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004120:	f7ff fff2 	bl	8004108 <HAL_RCC_GetHCLKFreq>
 8004124:	4602      	mov	r2, r0
 8004126:	4b05      	ldr	r3, [pc, #20]	@ (800413c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	0a1b      	lsrs	r3, r3, #8
 800412c:	f003 0307 	and.w	r3, r3, #7
 8004130:	4903      	ldr	r1, [pc, #12]	@ (8004140 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004132:	5ccb      	ldrb	r3, [r1, r3]
 8004134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004138:	4618      	mov	r0, r3
 800413a:	bd80      	pop	{r7, pc}
 800413c:	40021000 	.word	0x40021000
 8004140:	08009d40 	.word	0x08009d40

08004144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004148:	f7ff ffde 	bl	8004108 <HAL_RCC_GetHCLKFreq>
 800414c:	4602      	mov	r2, r0
 800414e:	4b05      	ldr	r3, [pc, #20]	@ (8004164 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	0adb      	lsrs	r3, r3, #11
 8004154:	f003 0307 	and.w	r3, r3, #7
 8004158:	4903      	ldr	r1, [pc, #12]	@ (8004168 <HAL_RCC_GetPCLK2Freq+0x24>)
 800415a:	5ccb      	ldrb	r3, [r1, r3]
 800415c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004160:	4618      	mov	r0, r3
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40021000 	.word	0x40021000
 8004168:	08009d40 	.word	0x08009d40

0800416c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	220f      	movs	r2, #15
 800417a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800417c:	4b11      	ldr	r3, [pc, #68]	@ (80041c4 <HAL_RCC_GetClockConfig+0x58>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f003 0203 	and.w	r2, r3, #3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004188:	4b0e      	ldr	r3, [pc, #56]	@ (80041c4 <HAL_RCC_GetClockConfig+0x58>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004194:	4b0b      	ldr	r3, [pc, #44]	@ (80041c4 <HAL_RCC_GetClockConfig+0x58>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80041a0:	4b08      	ldr	r3, [pc, #32]	@ (80041c4 <HAL_RCC_GetClockConfig+0x58>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	08db      	lsrs	r3, r3, #3
 80041a6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80041ae:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <HAL_RCC_GetClockConfig+0x5c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0207 	and.w	r2, r3, #7
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80041ba:	bf00      	nop
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	bc80      	pop	{r7}
 80041c2:	4770      	bx	lr
 80041c4:	40021000 	.word	0x40021000
 80041c8:	40022000 	.word	0x40022000

080041cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004200 <RCC_Delay+0x34>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004204 <RCC_Delay+0x38>)
 80041da:	fba2 2303 	umull	r2, r3, r2, r3
 80041de:	0a5b      	lsrs	r3, r3, #9
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	fb02 f303 	mul.w	r3, r2, r3
 80041e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80041e8:	bf00      	nop
  }
  while (Delay --);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	1e5a      	subs	r2, r3, #1
 80041ee:	60fa      	str	r2, [r7, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1f9      	bne.n	80041e8 <RCC_Delay+0x1c>
}
 80041f4:	bf00      	nop
 80041f6:	bf00      	nop
 80041f8:	3714      	adds	r7, #20
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bc80      	pop	{r7}
 80041fe:	4770      	bx	lr
 8004200:	20000028 	.word	0x20000028
 8004204:	10624dd3 	.word	0x10624dd3

08004208 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e076      	b.n	8004308 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421e:	2b00      	cmp	r3, #0
 8004220:	d108      	bne.n	8004234 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800422a:	d009      	beq.n	8004240 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	61da      	str	r2, [r3, #28]
 8004232:	e005      	b.n	8004240 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d106      	bne.n	8004260 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7fe fba2 	bl	80029a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004276:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004288:	431a      	orrs	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	431a      	orrs	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	431a      	orrs	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042b0:	431a      	orrs	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c4:	ea42 0103 	orr.w	r1, r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042cc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	430a      	orrs	r2, r1
 80042d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	0c1a      	lsrs	r2, r3, #16
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f002 0204 	and.w	r2, r2, #4
 80042e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	69da      	ldr	r2, [r3, #28]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3708      	adds	r7, #8
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b088      	sub	sp, #32
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	603b      	str	r3, [r7, #0]
 800431c:	4613      	mov	r3, r2
 800431e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004320:	f7fe fdce 	bl	8002ec0 <HAL_GetTick>
 8004324:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004326:	88fb      	ldrh	r3, [r7, #6]
 8004328:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b01      	cmp	r3, #1
 8004334:	d001      	beq.n	800433a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004336:	2302      	movs	r3, #2
 8004338:	e12a      	b.n	8004590 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <HAL_SPI_Transmit+0x36>
 8004340:	88fb      	ldrh	r3, [r7, #6]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e122      	b.n	8004590 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004350:	2b01      	cmp	r3, #1
 8004352:	d101      	bne.n	8004358 <HAL_SPI_Transmit+0x48>
 8004354:	2302      	movs	r3, #2
 8004356:	e11b      	b.n	8004590 <HAL_SPI_Transmit+0x280>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2203      	movs	r2, #3
 8004364:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	88fa      	ldrh	r2, [r7, #6]
 8004378:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	88fa      	ldrh	r2, [r7, #6]
 800437e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043a6:	d10f      	bne.n	80043c8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d2:	2b40      	cmp	r3, #64	@ 0x40
 80043d4:	d007      	beq.n	80043e6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043ee:	d152      	bne.n	8004496 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <HAL_SPI_Transmit+0xee>
 80043f8:	8b7b      	ldrh	r3, [r7, #26]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d145      	bne.n	800448a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004402:	881a      	ldrh	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440e:	1c9a      	adds	r2, r3, #2
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b01      	subs	r3, #1
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004422:	e032      	b.n	800448a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b02      	cmp	r3, #2
 8004430:	d112      	bne.n	8004458 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004436:	881a      	ldrh	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004442:	1c9a      	adds	r2, r3, #2
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800444c:	b29b      	uxth	r3, r3
 800444e:	3b01      	subs	r3, #1
 8004450:	b29a      	uxth	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004456:	e018      	b.n	800448a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004458:	f7fe fd32 	bl	8002ec0 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d803      	bhi.n	8004470 <HAL_SPI_Transmit+0x160>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800446e:	d102      	bne.n	8004476 <HAL_SPI_Transmit+0x166>
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d109      	bne.n	800448a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e082      	b.n	8004590 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800448e:	b29b      	uxth	r3, r3
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1c7      	bne.n	8004424 <HAL_SPI_Transmit+0x114>
 8004494:	e053      	b.n	800453e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d002      	beq.n	80044a4 <HAL_SPI_Transmit+0x194>
 800449e:	8b7b      	ldrh	r3, [r7, #26]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d147      	bne.n	8004534 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	330c      	adds	r3, #12
 80044ae:	7812      	ldrb	r2, [r2, #0]
 80044b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b6:	1c5a      	adds	r2, r3, #1
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80044ca:	e033      	b.n	8004534 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d113      	bne.n	8004502 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	330c      	adds	r3, #12
 80044e4:	7812      	ldrb	r2, [r2, #0]
 80044e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ec:	1c5a      	adds	r2, r3, #1
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	3b01      	subs	r3, #1
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004500:	e018      	b.n	8004534 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004502:	f7fe fcdd 	bl	8002ec0 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	429a      	cmp	r2, r3
 8004510:	d803      	bhi.n	800451a <HAL_SPI_Transmit+0x20a>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004518:	d102      	bne.n	8004520 <HAL_SPI_Transmit+0x210>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d109      	bne.n	8004534 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e02d      	b.n	8004590 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1c6      	bne.n	80044cc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800453e:	69fa      	ldr	r2, [r7, #28]
 8004540:	6839      	ldr	r1, [r7, #0]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 fbd2 	bl	8004cec <SPI_EndRxTxTransaction>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2220      	movs	r2, #32
 8004552:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10a      	bne.n	8004572 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800455c:	2300      	movs	r3, #0
 800455e:	617b      	str	r3, [r7, #20]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	617b      	str	r3, [r7, #20]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	617b      	str	r3, [r7, #20]
 8004570:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e000      	b.n	8004590 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800458e:	2300      	movs	r3, #0
  }
}
 8004590:	4618      	mov	r0, r3
 8004592:	3720      	adds	r7, #32
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b088      	sub	sp, #32
 800459c:	af02      	add	r7, sp, #8
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	603b      	str	r3, [r7, #0]
 80045a4:	4613      	mov	r3, r2
 80045a6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d001      	beq.n	80045b8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80045b4:	2302      	movs	r3, #2
 80045b6:	e104      	b.n	80047c2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045c0:	d112      	bne.n	80045e8 <HAL_SPI_Receive+0x50>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10e      	bne.n	80045e8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2204      	movs	r2, #4
 80045ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80045d2:	88fa      	ldrh	r2, [r7, #6]
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	4613      	mov	r3, r2
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	68b9      	ldr	r1, [r7, #8]
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f000 f8f3 	bl	80047ca <HAL_SPI_TransmitReceive>
 80045e4:	4603      	mov	r3, r0
 80045e6:	e0ec      	b.n	80047c2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045e8:	f7fe fc6a 	bl	8002ec0 <HAL_GetTick>
 80045ec:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d002      	beq.n	80045fa <HAL_SPI_Receive+0x62>
 80045f4:	88fb      	ldrh	r3, [r7, #6]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e0e1      	b.n	80047c2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_SPI_Receive+0x74>
 8004608:	2302      	movs	r3, #2
 800460a:	e0da      	b.n	80047c2 <HAL_SPI_Receive+0x22a>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2204      	movs	r2, #4
 8004618:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	88fa      	ldrh	r2, [r7, #6]
 800462c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	88fa      	ldrh	r2, [r7, #6]
 8004632:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800465a:	d10f      	bne.n	800467c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800466a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800467a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004686:	2b40      	cmp	r3, #64	@ 0x40
 8004688:	d007      	beq.n	800469a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004698:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d170      	bne.n	8004784 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80046a2:	e035      	b.n	8004710 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d115      	bne.n	80046de <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f103 020c 	add.w	r2, r3, #12
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046be:	7812      	ldrb	r2, [r2, #0]
 80046c0:	b2d2      	uxtb	r2, r2
 80046c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046dc:	e018      	b.n	8004710 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046de:	f7fe fbef 	bl	8002ec0 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d803      	bhi.n	80046f6 <HAL_SPI_Receive+0x15e>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046f4:	d102      	bne.n	80046fc <HAL_SPI_Receive+0x164>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d109      	bne.n	8004710 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e058      	b.n	80047c2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004714:	b29b      	uxth	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1c4      	bne.n	80046a4 <HAL_SPI_Receive+0x10c>
 800471a:	e038      	b.n	800478e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b01      	cmp	r3, #1
 8004728:	d113      	bne.n	8004752 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	b292      	uxth	r2, r2
 8004736:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473c:	1c9a      	adds	r2, r3, #2
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004750:	e018      	b.n	8004784 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004752:	f7fe fbb5 	bl	8002ec0 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d803      	bhi.n	800476a <HAL_SPI_Receive+0x1d2>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004768:	d102      	bne.n	8004770 <HAL_SPI_Receive+0x1d8>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d109      	bne.n	8004784 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e01e      	b.n	80047c2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004788:	b29b      	uxth	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1c6      	bne.n	800471c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	6839      	ldr	r1, [r7, #0]
 8004792:	68f8      	ldr	r0, [r7, #12]
 8004794:	f000 fa58 	bl	8004c48 <SPI_EndRxTransaction>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2220      	movs	r2, #32
 80047a2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e000      	b.n	80047c2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80047c0:	2300      	movs	r3, #0
  }
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3718      	adds	r7, #24
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b08a      	sub	sp, #40	@ 0x28
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	60f8      	str	r0, [r7, #12]
 80047d2:	60b9      	str	r1, [r7, #8]
 80047d4:	607a      	str	r2, [r7, #4]
 80047d6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047d8:	2301      	movs	r3, #1
 80047da:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047dc:	f7fe fb70 	bl	8002ec0 <HAL_GetTick>
 80047e0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047e8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80047f0:	887b      	ldrh	r3, [r7, #2]
 80047f2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047f4:	7ffb      	ldrb	r3, [r7, #31]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d00c      	beq.n	8004814 <HAL_SPI_TransmitReceive+0x4a>
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004800:	d106      	bne.n	8004810 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <HAL_SPI_TransmitReceive+0x46>
 800480a:	7ffb      	ldrb	r3, [r7, #31]
 800480c:	2b04      	cmp	r3, #4
 800480e:	d001      	beq.n	8004814 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004810:	2302      	movs	r3, #2
 8004812:	e17f      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d005      	beq.n	8004826 <HAL_SPI_TransmitReceive+0x5c>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d002      	beq.n	8004826 <HAL_SPI_TransmitReceive+0x5c>
 8004820:	887b      	ldrh	r3, [r7, #2]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d101      	bne.n	800482a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e174      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_SPI_TransmitReceive+0x6e>
 8004834:	2302      	movs	r3, #2
 8004836:	e16d      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x34a>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b04      	cmp	r3, #4
 800484a:	d003      	beq.n	8004854 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2205      	movs	r2, #5
 8004850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	887a      	ldrh	r2, [r7, #2]
 8004864:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	887a      	ldrh	r2, [r7, #2]
 800486a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	887a      	ldrh	r2, [r7, #2]
 8004876:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	887a      	ldrh	r2, [r7, #2]
 800487c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004894:	2b40      	cmp	r3, #64	@ 0x40
 8004896:	d007      	beq.n	80048a8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048b0:	d17e      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d002      	beq.n	80048c0 <HAL_SPI_TransmitReceive+0xf6>
 80048ba:	8afb      	ldrh	r3, [r7, #22]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d16c      	bne.n	800499a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c4:	881a      	ldrh	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d0:	1c9a      	adds	r2, r3, #2
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048da:	b29b      	uxth	r3, r3
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048e4:	e059      	b.n	800499a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d11b      	bne.n	800492c <HAL_SPI_TransmitReceive+0x162>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d016      	beq.n	800492c <HAL_SPI_TransmitReceive+0x162>
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	2b01      	cmp	r3, #1
 8004902:	d113      	bne.n	800492c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004908:	881a      	ldrh	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004914:	1c9a      	adds	r2, r3, #2
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b01      	cmp	r3, #1
 8004938:	d119      	bne.n	800496e <HAL_SPI_TransmitReceive+0x1a4>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800493e:	b29b      	uxth	r3, r3
 8004940:	2b00      	cmp	r3, #0
 8004942:	d014      	beq.n	800496e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494e:	b292      	uxth	r2, r2
 8004950:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004956:	1c9a      	adds	r2, r3, #2
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004960:	b29b      	uxth	r3, r3
 8004962:	3b01      	subs	r3, #1
 8004964:	b29a      	uxth	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800496a:	2301      	movs	r3, #1
 800496c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800496e:	f7fe faa7 	bl	8002ec0 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800497a:	429a      	cmp	r2, r3
 800497c:	d80d      	bhi.n	800499a <HAL_SPI_TransmitReceive+0x1d0>
 800497e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004984:	d009      	beq.n	800499a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e0bc      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800499e:	b29b      	uxth	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d1a0      	bne.n	80048e6 <HAL_SPI_TransmitReceive+0x11c>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d19b      	bne.n	80048e6 <HAL_SPI_TransmitReceive+0x11c>
 80049ae:	e082      	b.n	8004ab6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d002      	beq.n	80049be <HAL_SPI_TransmitReceive+0x1f4>
 80049b8:	8afb      	ldrh	r3, [r7, #22]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d171      	bne.n	8004aa2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	330c      	adds	r3, #12
 80049c8:	7812      	ldrb	r2, [r2, #0]
 80049ca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049da:	b29b      	uxth	r3, r3
 80049dc:	3b01      	subs	r3, #1
 80049de:	b29a      	uxth	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049e4:	e05d      	b.n	8004aa2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d11c      	bne.n	8004a2e <HAL_SPI_TransmitReceive+0x264>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d017      	beq.n	8004a2e <HAL_SPI_TransmitReceive+0x264>
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d114      	bne.n	8004a2e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	330c      	adds	r3, #12
 8004a0e:	7812      	ldrb	r2, [r2, #0]
 8004a10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d119      	bne.n	8004a70 <HAL_SPI_TransmitReceive+0x2a6>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d014      	beq.n	8004a70 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b01      	subs	r3, #1
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a70:	f7fe fa26 	bl	8002ec0 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	6a3b      	ldr	r3, [r7, #32]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d803      	bhi.n	8004a88 <HAL_SPI_TransmitReceive+0x2be>
 8004a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a86:	d102      	bne.n	8004a8e <HAL_SPI_TransmitReceive+0x2c4>
 8004a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d109      	bne.n	8004aa2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e038      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d19c      	bne.n	80049e6 <HAL_SPI_TransmitReceive+0x21c>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d197      	bne.n	80049e6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ab6:	6a3a      	ldr	r2, [r7, #32]
 8004ab8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	f000 f916 	bl	8004cec <SPI_EndRxTxTransaction>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d008      	beq.n	8004ad8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2220      	movs	r2, #32
 8004aca:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e01d      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10a      	bne.n	8004af6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	613b      	str	r3, [r7, #16]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	613b      	str	r3, [r7, #16]
 8004af4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e000      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004b12:	2300      	movs	r3, #0
  }
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3728      	adds	r7, #40	@ 0x28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b2a:	b2db      	uxtb	r3, r3
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bc80      	pop	{r7}
 8004b34:	4770      	bx	lr
	...

08004b38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	4613      	mov	r3, r2
 8004b46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b48:	f7fe f9ba 	bl	8002ec0 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	4413      	add	r3, r2
 8004b56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b58:	f7fe f9b2 	bl	8002ec0 <HAL_GetTick>
 8004b5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b5e:	4b39      	ldr	r3, [pc, #228]	@ (8004c44 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	015b      	lsls	r3, r3, #5
 8004b64:	0d1b      	lsrs	r3, r3, #20
 8004b66:	69fa      	ldr	r2, [r7, #28]
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b6e:	e054      	b.n	8004c1a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b76:	d050      	beq.n	8004c1a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b78:	f7fe f9a2 	bl	8002ec0 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d902      	bls.n	8004b8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d13d      	bne.n	8004c0a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ba6:	d111      	bne.n	8004bcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb0:	d004      	beq.n	8004bbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bba:	d107      	bne.n	8004bcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd4:	d10f      	bne.n	8004bf6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bf4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e017      	b.n	8004c3a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689a      	ldr	r2, [r3, #8]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	4013      	ands	r3, r2
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	bf0c      	ite	eq
 8004c2a:	2301      	moveq	r3, #1
 8004c2c:	2300      	movne	r3, #0
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	461a      	mov	r2, r3
 8004c32:	79fb      	ldrb	r3, [r7, #7]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d19b      	bne.n	8004b70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3720      	adds	r7, #32
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000028 	.word	0x20000028

08004c48 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b086      	sub	sp, #24
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c5c:	d111      	bne.n	8004c82 <SPI_EndRxTransaction+0x3a>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c66:	d004      	beq.n	8004c72 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c70:	d107      	bne.n	8004c82 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c80:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c8a:	d117      	bne.n	8004cbc <SPI_EndRxTransaction+0x74>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c94:	d112      	bne.n	8004cbc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f7ff ff49 	bl	8004b38 <SPI_WaitFlagStateUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d01a      	beq.n	8004ce2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e013      	b.n	8004ce4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2180      	movs	r1, #128	@ 0x80
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7ff ff36 	bl	8004b38 <SPI_WaitFlagStateUntilTimeout>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd6:	f043 0220 	orr.w	r2, r3, #32
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e000      	b.n	8004ce4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af02      	add	r7, sp, #8
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	9300      	str	r3, [sp, #0]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	2102      	movs	r1, #2
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f7ff ff18 	bl	8004b38 <SPI_WaitFlagStateUntilTimeout>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d007      	beq.n	8004d1e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d12:	f043 0220 	orr.w	r2, r3, #32
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e013      	b.n	8004d46 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2200      	movs	r2, #0
 8004d26:	2180      	movs	r1, #128	@ 0x80
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f7ff ff05 	bl	8004b38 <SPI_WaitFlagStateUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d007      	beq.n	8004d44 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d38:	f043 0220 	orr.w	r2, r3, #32
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e000      	b.n	8004d46 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b082      	sub	sp, #8
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e041      	b.n	8004de4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d106      	bne.n	8004d7a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f839 	bl	8004dec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	3304      	adds	r3, #4
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	f000 f99d 	bl	80050cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3708      	adds	r7, #8
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bc80      	pop	{r7}
 8004dfc:	4770      	bx	lr
	...

08004e00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d001      	beq.n	8004e18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e03a      	b.n	8004e8e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 0201 	orr.w	r2, r2, #1
 8004e2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a18      	ldr	r2, [pc, #96]	@ (8004e98 <HAL_TIM_Base_Start_IT+0x98>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00e      	beq.n	8004e58 <HAL_TIM_Base_Start_IT+0x58>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e42:	d009      	beq.n	8004e58 <HAL_TIM_Base_Start_IT+0x58>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a14      	ldr	r2, [pc, #80]	@ (8004e9c <HAL_TIM_Base_Start_IT+0x9c>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d004      	beq.n	8004e58 <HAL_TIM_Base_Start_IT+0x58>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a13      	ldr	r2, [pc, #76]	@ (8004ea0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d111      	bne.n	8004e7c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 0307 	and.w	r3, r3, #7
 8004e62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2b06      	cmp	r3, #6
 8004e68:	d010      	beq.n	8004e8c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f042 0201 	orr.w	r2, r2, #1
 8004e78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e7a:	e007      	b.n	8004e8c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f042 0201 	orr.w	r2, r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr
 8004e98:	40012c00 	.word	0x40012c00
 8004e9c:	40000400 	.word	0x40000400
 8004ea0:	40000800 	.word	0x40000800

08004ea4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d020      	beq.n	8004f08 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d01b      	beq.n	8004f08 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f06f 0202 	mvn.w	r2, #2
 8004ed8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f8d1 	bl	8005096 <HAL_TIM_IC_CaptureCallback>
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f8c4 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f8d3 	bl	80050a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 0304 	and.w	r3, r3, #4
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d020      	beq.n	8004f54 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d01b      	beq.n	8004f54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f06f 0204 	mvn.w	r2, #4
 8004f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2202      	movs	r2, #2
 8004f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d003      	beq.n	8004f42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f8ab 	bl	8005096 <HAL_TIM_IC_CaptureCallback>
 8004f40:	e005      	b.n	8004f4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f89e 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f8ad 	bl	80050a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f003 0308 	and.w	r3, r3, #8
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d020      	beq.n	8004fa0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f003 0308 	and.w	r3, r3, #8
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d01b      	beq.n	8004fa0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f06f 0208 	mvn.w	r2, #8
 8004f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2204      	movs	r2, #4
 8004f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	69db      	ldr	r3, [r3, #28]
 8004f7e:	f003 0303 	and.w	r3, r3, #3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d003      	beq.n	8004f8e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 f885 	bl	8005096 <HAL_TIM_IC_CaptureCallback>
 8004f8c:	e005      	b.n	8004f9a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f878 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f887 	bl	80050a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	f003 0310 	and.w	r3, r3, #16
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d020      	beq.n	8004fec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f003 0310 	and.w	r3, r3, #16
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d01b      	beq.n	8004fec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f06f 0210 	mvn.w	r2, #16
 8004fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2208      	movs	r2, #8
 8004fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f85f 	bl	8005096 <HAL_TIM_IC_CaptureCallback>
 8004fd8:	e005      	b.n	8004fe6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f852 	bl	8005084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 f861 	bl	80050a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00c      	beq.n	8005010 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d007      	beq.n	8005010 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f06f 0201 	mvn.w	r2, #1
 8005008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fd fc7a 	bl	8002904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00c      	beq.n	8005034 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005020:	2b00      	cmp	r3, #0
 8005022:	d007      	beq.n	8005034 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800502c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f8c3 	bl	80051ba <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00c      	beq.n	8005058 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005044:	2b00      	cmp	r3, #0
 8005046:	d007      	beq.n	8005058 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 f831 	bl	80050ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	f003 0320 	and.w	r3, r3, #32
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00c      	beq.n	800507c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f003 0320 	and.w	r3, r3, #32
 8005068:	2b00      	cmp	r3, #0
 800506a:	d007      	beq.n	800507c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f06f 0220 	mvn.w	r2, #32
 8005074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f896 	bl	80051a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800507c:	bf00      	nop
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	bc80      	pop	{r7}
 8005094:	4770      	bx	lr

08005096 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005096:	b480      	push	{r7}
 8005098:	b083      	sub	sp, #12
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr

080050a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr

080050ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b083      	sub	sp, #12
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050c2:	bf00      	nop
 80050c4:	370c      	adds	r7, #12
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bc80      	pop	{r7}
 80050ca:	4770      	bx	lr

080050cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a2f      	ldr	r2, [pc, #188]	@ (800519c <TIM_Base_SetConfig+0xd0>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d00b      	beq.n	80050fc <TIM_Base_SetConfig+0x30>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ea:	d007      	beq.n	80050fc <TIM_Base_SetConfig+0x30>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a2c      	ldr	r2, [pc, #176]	@ (80051a0 <TIM_Base_SetConfig+0xd4>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d003      	beq.n	80050fc <TIM_Base_SetConfig+0x30>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a2b      	ldr	r2, [pc, #172]	@ (80051a4 <TIM_Base_SetConfig+0xd8>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d108      	bne.n	800510e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005102:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a22      	ldr	r2, [pc, #136]	@ (800519c <TIM_Base_SetConfig+0xd0>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d00b      	beq.n	800512e <TIM_Base_SetConfig+0x62>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800511c:	d007      	beq.n	800512e <TIM_Base_SetConfig+0x62>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a1f      	ldr	r2, [pc, #124]	@ (80051a0 <TIM_Base_SetConfig+0xd4>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_Base_SetConfig+0x62>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a1e      	ldr	r2, [pc, #120]	@ (80051a4 <TIM_Base_SetConfig+0xd8>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d108      	bne.n	8005140 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	4313      	orrs	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	4313      	orrs	r3, r2
 800514c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	689a      	ldr	r2, [r3, #8]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a0d      	ldr	r2, [pc, #52]	@ (800519c <TIM_Base_SetConfig+0xd0>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d103      	bne.n	8005174 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	691a      	ldr	r2, [r3, #16]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	f023 0201 	bic.w	r2, r3, #1
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	611a      	str	r2, [r3, #16]
  }
}
 8005192:	bf00      	nop
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	bc80      	pop	{r7}
 800519a:	4770      	bx	lr
 800519c:	40012c00 	.word	0x40012c00
 80051a0:	40000400 	.word	0x40000400
 80051a4:	40000800 	.word	0x40000800

080051a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bc80      	pop	{r7}
 80051b8:	4770      	bx	lr

080051ba <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051c2:	bf00      	nop
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr

080051cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e042      	b.n	8005264 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d106      	bne.n	80051f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7fd fc22 	bl	8002a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2224      	movs	r2, #36	@ 0x24
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800520e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 fdbb 	bl	8005d8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	691a      	ldr	r2, [r3, #16]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005224:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	695a      	ldr	r2, [r3, #20]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005234:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005244:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2220      	movs	r2, #32
 8005258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3708      	adds	r7, #8
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b08c      	sub	sp, #48	@ 0x30
 8005270:	af00      	add	r7, sp, #0
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	4613      	mov	r3, r2
 8005278:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b20      	cmp	r3, #32
 8005284:	d156      	bne.n	8005334 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d002      	beq.n	8005292 <HAL_UART_Transmit_DMA+0x26>
 800528c:	88fb      	ldrh	r3, [r7, #6]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e04f      	b.n	8005336 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	88fa      	ldrh	r2, [r7, #6]
 80052a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	88fa      	ldrh	r2, [r7, #6]
 80052a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2221      	movs	r2, #33	@ 0x21
 80052b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ba:	4a21      	ldr	r2, [pc, #132]	@ (8005340 <HAL_UART_Transmit_DMA+0xd4>)
 80052bc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c2:	4a20      	ldr	r2, [pc, #128]	@ (8005344 <HAL_UART_Transmit_DMA+0xd8>)
 80052c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ca:	4a1f      	ldr	r2, [pc, #124]	@ (8005348 <HAL_UART_Transmit_DMA+0xdc>)
 80052cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d2:	2200      	movs	r2, #0
 80052d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80052d6:	f107 0308 	add.w	r3, r7, #8
 80052da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80052e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e2:	6819      	ldr	r1, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	3304      	adds	r3, #4
 80052ea:	461a      	mov	r2, r3
 80052ec:	88fb      	ldrh	r3, [r7, #6]
 80052ee:	f7fd ff4f 	bl	8003190 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80052fa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	3314      	adds	r3, #20
 8005302:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	e853 3f00 	ldrex	r3, [r3]
 800530a:	617b      	str	r3, [r7, #20]
   return(result);
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005312:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3314      	adds	r3, #20
 800531a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800531c:	627a      	str	r2, [r7, #36]	@ 0x24
 800531e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005320:	6a39      	ldr	r1, [r7, #32]
 8005322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005324:	e841 2300 	strex	r3, r2, [r1]
 8005328:	61fb      	str	r3, [r7, #28]
   return(result);
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e5      	bne.n	80052fc <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8005330:	2300      	movs	r3, #0
 8005332:	e000      	b.n	8005336 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005334:	2302      	movs	r3, #2
  }
}
 8005336:	4618      	mov	r0, r3
 8005338:	3730      	adds	r7, #48	@ 0x30
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	080058bd 	.word	0x080058bd
 8005344:	08005957 	.word	0x08005957
 8005348:	08005973 	.word	0x08005973

0800534c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b0ba      	sub	sp, #232	@ 0xe8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005372:	2300      	movs	r3, #0
 8005374:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005378:	2300      	movs	r3, #0
 800537a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800537e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005382:	f003 030f 	and.w	r3, r3, #15
 8005386:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800538a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10f      	bne.n	80053b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b00      	cmp	r3, #0
 800539c:	d009      	beq.n	80053b2 <HAL_UART_IRQHandler+0x66>
 800539e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 fc2f 	bl	8005c0e <UART_Receive_IT>
      return;
 80053b0:	e25b      	b.n	800586a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f000 80de 	beq.w	8005578 <HAL_UART_IRQHandler+0x22c>
 80053bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d106      	bne.n	80053d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 80d1 	beq.w	8005578 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00b      	beq.n	80053fa <HAL_UART_IRQHandler+0xae>
 80053e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d005      	beq.n	80053fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f2:	f043 0201 	orr.w	r2, r3, #1
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fe:	f003 0304 	and.w	r3, r3, #4
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00b      	beq.n	800541e <HAL_UART_IRQHandler+0xd2>
 8005406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d005      	beq.n	800541e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005416:	f043 0202 	orr.w	r2, r3, #2
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800541e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00b      	beq.n	8005442 <HAL_UART_IRQHandler+0xf6>
 800542a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b00      	cmp	r3, #0
 8005434:	d005      	beq.n	8005442 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800543a:	f043 0204 	orr.w	r2, r3, #4
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d011      	beq.n	8005472 <HAL_UART_IRQHandler+0x126>
 800544e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005452:	f003 0320 	and.w	r3, r3, #32
 8005456:	2b00      	cmp	r3, #0
 8005458:	d105      	bne.n	8005466 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800545a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d005      	beq.n	8005472 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546a:	f043 0208 	orr.w	r2, r3, #8
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005476:	2b00      	cmp	r3, #0
 8005478:	f000 81f2 	beq.w	8005860 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800547c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005480:	f003 0320 	and.w	r3, r3, #32
 8005484:	2b00      	cmp	r3, #0
 8005486:	d008      	beq.n	800549a <HAL_UART_IRQHandler+0x14e>
 8005488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800548c:	f003 0320 	and.w	r3, r3, #32
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 fbba 	bl	8005c0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	bf14      	ite	ne
 80054a8:	2301      	movne	r3, #1
 80054aa:	2300      	moveq	r3, #0
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b6:	f003 0308 	and.w	r3, r3, #8
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d103      	bne.n	80054c6 <HAL_UART_IRQHandler+0x17a>
 80054be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d04f      	beq.n	8005566 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 fac4 	bl	8005a54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d041      	beq.n	800555e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	3314      	adds	r3, #20
 80054e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054e8:	e853 3f00 	ldrex	r3, [r3]
 80054ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	3314      	adds	r3, #20
 8005502:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005506:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800550a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005512:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005516:	e841 2300 	strex	r3, r2, [r1]
 800551a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800551e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1d9      	bne.n	80054da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800552a:	2b00      	cmp	r3, #0
 800552c:	d013      	beq.n	8005556 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005532:	4a7e      	ldr	r2, [pc, #504]	@ (800572c <HAL_UART_IRQHandler+0x3e0>)
 8005534:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553a:	4618      	mov	r0, r3
 800553c:	f7fd fec4 	bl	80032c8 <HAL_DMA_Abort_IT>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d016      	beq.n	8005574 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800554a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005550:	4610      	mov	r0, r2
 8005552:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005554:	e00e      	b.n	8005574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f99c 	bl	8005894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555c:	e00a      	b.n	8005574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f998 	bl	8005894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005564:	e006      	b.n	8005574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f994 	bl	8005894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005572:	e175      	b.n	8005860 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005574:	bf00      	nop
    return;
 8005576:	e173      	b.n	8005860 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800557c:	2b01      	cmp	r3, #1
 800557e:	f040 814f 	bne.w	8005820 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005586:	f003 0310 	and.w	r3, r3, #16
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 8148 	beq.w	8005820 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005594:	f003 0310 	and.w	r3, r3, #16
 8005598:	2b00      	cmp	r3, #0
 800559a:	f000 8141 	beq.w	8005820 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800559e:	2300      	movs	r3, #0
 80055a0:	60bb      	str	r3, [r7, #8]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	60bb      	str	r3, [r7, #8]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	60bb      	str	r3, [r7, #8]
 80055b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 80b6 	beq.w	8005730 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 8145 	beq.w	8005864 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055e2:	429a      	cmp	r2, r3
 80055e4:	f080 813e 	bcs.w	8005864 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	2b20      	cmp	r3, #32
 80055f8:	f000 8088 	beq.w	800570c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	330c      	adds	r3, #12
 8005602:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800560a:	e853 3f00 	ldrex	r3, [r3]
 800560e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005612:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005616:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800561a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	330c      	adds	r3, #12
 8005624:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005628:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800562c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005630:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005634:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005638:	e841 2300 	strex	r3, r2, [r1]
 800563c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005640:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1d9      	bne.n	80055fc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	3314      	adds	r3, #20
 800564e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005650:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005652:	e853 3f00 	ldrex	r3, [r3]
 8005656:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005658:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800565a:	f023 0301 	bic.w	r3, r3, #1
 800565e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3314      	adds	r3, #20
 8005668:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800566c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005670:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005672:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005674:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005678:	e841 2300 	strex	r3, r2, [r1]
 800567c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800567e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1e1      	bne.n	8005648 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	3314      	adds	r3, #20
 800568a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800568e:	e853 3f00 	ldrex	r3, [r3]
 8005692:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005694:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005696:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800569a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	3314      	adds	r3, #20
 80056a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80056a8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80056aa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80056ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80056b0:	e841 2300 	strex	r3, r2, [r1]
 80056b4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80056b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1e3      	bne.n	8005684 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	330c      	adds	r3, #12
 80056d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056d4:	e853 3f00 	ldrex	r3, [r3]
 80056d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80056da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056dc:	f023 0310 	bic.w	r3, r3, #16
 80056e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	330c      	adds	r3, #12
 80056ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80056ee:	65ba      	str	r2, [r7, #88]	@ 0x58
 80056f0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056f6:	e841 2300 	strex	r3, r2, [r1]
 80056fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1e3      	bne.n	80056ca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005706:	4618      	mov	r0, r3
 8005708:	f7fd fda2 	bl	8003250 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2202      	movs	r2, #2
 8005710:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800571a:	b29b      	uxth	r3, r3
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	b29b      	uxth	r3, r3
 8005720:	4619      	mov	r1, r3
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f8bf 	bl	80058a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005728:	e09c      	b.n	8005864 <HAL_UART_IRQHandler+0x518>
 800572a:	bf00      	nop
 800572c:	08005b19 	.word	0x08005b19
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005738:	b29b      	uxth	r3, r3
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 808e 	beq.w	8005868 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800574c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 8089 	beq.w	8005868 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	330c      	adds	r3, #12
 800575c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005760:	e853 3f00 	ldrex	r3, [r3]
 8005764:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005768:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800576c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	330c      	adds	r3, #12
 8005776:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800577a:	647a      	str	r2, [r7, #68]	@ 0x44
 800577c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005780:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1e3      	bne.n	8005756 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3314      	adds	r3, #20
 8005794:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	623b      	str	r3, [r7, #32]
   return(result);
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	f023 0301 	bic.w	r3, r3, #1
 80057a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3314      	adds	r3, #20
 80057ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80057b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1e3      	bne.n	800578e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2220      	movs	r2, #32
 80057ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	330c      	adds	r3, #12
 80057da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	e853 3f00 	ldrex	r3, [r3]
 80057e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f023 0310 	bic.w	r3, r3, #16
 80057ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	330c      	adds	r3, #12
 80057f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80057f8:	61fa      	str	r2, [r7, #28]
 80057fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fc:	69b9      	ldr	r1, [r7, #24]
 80057fe:	69fa      	ldr	r2, [r7, #28]
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	617b      	str	r3, [r7, #20]
   return(result);
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e3      	bne.n	80057d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2202      	movs	r2, #2
 8005810:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005812:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005816:	4619      	mov	r1, r3
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f844 	bl	80058a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800581e:	e023      	b.n	8005868 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005828:	2b00      	cmp	r3, #0
 800582a:	d009      	beq.n	8005840 <HAL_UART_IRQHandler+0x4f4>
 800582c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f981 	bl	8005b40 <UART_Transmit_IT>
    return;
 800583e:	e014      	b.n	800586a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00e      	beq.n	800586a <HAL_UART_IRQHandler+0x51e>
 800584c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005854:	2b00      	cmp	r3, #0
 8005856:	d008      	beq.n	800586a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 f9c0 	bl	8005bde <UART_EndTransmit_IT>
    return;
 800585e:	e004      	b.n	800586a <HAL_UART_IRQHandler+0x51e>
    return;
 8005860:	bf00      	nop
 8005862:	e002      	b.n	800586a <HAL_UART_IRQHandler+0x51e>
      return;
 8005864:	bf00      	nop
 8005866:	e000      	b.n	800586a <HAL_UART_IRQHandler+0x51e>
      return;
 8005868:	bf00      	nop
  }
}
 800586a:	37e8      	adds	r7, #232	@ 0xe8
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	bc80      	pop	{r7}
 8005880:	4770      	bx	lr

08005882 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005882:	b480      	push	{r7}
 8005884:	b083      	sub	sp, #12
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800588a:	bf00      	nop
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	bc80      	pop	{r7}
 8005892:	4770      	bx	lr

08005894 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr

080058a6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b083      	sub	sp, #12
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	460b      	mov	r3, r1
 80058b0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058b2:	bf00      	nop
 80058b4:	370c      	adds	r7, #12
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bc80      	pop	{r7}
 80058ba:	4770      	bx	lr

080058bc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b090      	sub	sp, #64	@ 0x40
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0320 	and.w	r3, r3, #32
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d137      	bne.n	8005948 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80058d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058da:	2200      	movs	r2, #0
 80058dc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80058de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3314      	adds	r3, #20
 80058e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e8:	e853 3f00 	ldrex	r3, [r3]
 80058ec:	623b      	str	r3, [r7, #32]
   return(result);
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80058f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	3314      	adds	r3, #20
 80058fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8005900:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005902:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005904:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005906:	e841 2300 	strex	r3, r2, [r1]
 800590a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800590c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1e5      	bne.n	80058de <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	330c      	adds	r3, #12
 8005918:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	e853 3f00 	ldrex	r3, [r3]
 8005920:	60fb      	str	r3, [r7, #12]
   return(result);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005928:	637b      	str	r3, [r7, #52]	@ 0x34
 800592a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	330c      	adds	r3, #12
 8005930:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005932:	61fa      	str	r2, [r7, #28]
 8005934:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	69b9      	ldr	r1, [r7, #24]
 8005938:	69fa      	ldr	r2, [r7, #28]
 800593a:	e841 2300 	strex	r3, r2, [r1]
 800593e:	617b      	str	r3, [r7, #20]
   return(result);
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1e5      	bne.n	8005912 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005946:	e002      	b.n	800594e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005948:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800594a:	f7fc ffb5 	bl	80028b8 <HAL_UART_TxCpltCallback>
}
 800594e:	bf00      	nop
 8005950:	3740      	adds	r7, #64	@ 0x40
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b084      	sub	sp, #16
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f7ff ff83 	bl	8005870 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800596a:	bf00      	nop
 800596c:	3710      	adds	r7, #16
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b084      	sub	sp, #16
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800597a:	2300      	movs	r3, #0
 800597c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005982:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800598e:	2b00      	cmp	r3, #0
 8005990:	bf14      	ite	ne
 8005992:	2301      	movne	r3, #1
 8005994:	2300      	moveq	r3, #0
 8005996:	b2db      	uxtb	r3, r3
 8005998:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b21      	cmp	r3, #33	@ 0x21
 80059a4:	d108      	bne.n	80059b8 <UART_DMAError+0x46>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d005      	beq.n	80059b8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2200      	movs	r2, #0
 80059b0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80059b2:	68b8      	ldr	r0, [r7, #8]
 80059b4:	f000 f827 	bl	8005a06 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	bf14      	ite	ne
 80059c6:	2301      	movne	r3, #1
 80059c8:	2300      	moveq	r3, #0
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b22      	cmp	r3, #34	@ 0x22
 80059d8:	d108      	bne.n	80059ec <UART_DMAError+0x7a>
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2200      	movs	r2, #0
 80059e4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80059e6:	68b8      	ldr	r0, [r7, #8]
 80059e8:	f000 f834 	bl	8005a54 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f0:	f043 0210 	orr.w	r2, r3, #16
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059f8:	68b8      	ldr	r0, [r7, #8]
 80059fa:	f7ff ff4b 	bl	8005894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059fe:	bf00      	nop
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b089      	sub	sp, #36	@ 0x24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	330c      	adds	r3, #12
 8005a14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	e853 3f00 	ldrex	r3, [r3]
 8005a1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005a24:	61fb      	str	r3, [r7, #28]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	330c      	adds	r3, #12
 8005a2c:	69fa      	ldr	r2, [r7, #28]
 8005a2e:	61ba      	str	r2, [r7, #24]
 8005a30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a32:	6979      	ldr	r1, [r7, #20]
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	e841 2300 	strex	r3, r2, [r1]
 8005a3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1e5      	bne.n	8005a0e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2220      	movs	r2, #32
 8005a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005a4a:	bf00      	nop
 8005a4c:	3724      	adds	r7, #36	@ 0x24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bc80      	pop	{r7}
 8005a52:	4770      	bx	lr

08005a54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b095      	sub	sp, #84	@ 0x54
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	330c      	adds	r3, #12
 8005a62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a66:	e853 3f00 	ldrex	r3, [r3]
 8005a6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	330c      	adds	r3, #12
 8005a7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a7c:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a84:	e841 2300 	strex	r3, r2, [r1]
 8005a88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1e5      	bne.n	8005a5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	3314      	adds	r3, #20
 8005a96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a98:	6a3b      	ldr	r3, [r7, #32]
 8005a9a:	e853 3f00 	ldrex	r3, [r3]
 8005a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	f023 0301 	bic.w	r3, r3, #1
 8005aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	3314      	adds	r3, #20
 8005aae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ab8:	e841 2300 	strex	r3, r2, [r1]
 8005abc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1e5      	bne.n	8005a90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d119      	bne.n	8005b00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	330c      	adds	r3, #12
 8005ad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	e853 3f00 	ldrex	r3, [r3]
 8005ada:	60bb      	str	r3, [r7, #8]
   return(result);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f023 0310 	bic.w	r3, r3, #16
 8005ae2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005aec:	61ba      	str	r2, [r7, #24]
 8005aee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	6979      	ldr	r1, [r7, #20]
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	e841 2300 	strex	r3, r2, [r1]
 8005af8:	613b      	str	r3, [r7, #16]
   return(result);
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e5      	bne.n	8005acc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b0e:	bf00      	nop
 8005b10:	3754      	adds	r7, #84	@ 0x54
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bc80      	pop	{r7}
 8005b16:	4770      	bx	lr

08005b18 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	f7ff feae 	bl	8005894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b38:	bf00      	nop
 8005b3a:	3710      	adds	r7, #16
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b21      	cmp	r3, #33	@ 0x21
 8005b52:	d13e      	bne.n	8005bd2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b5c:	d114      	bne.n	8005b88 <UART_Transmit_IT+0x48>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d110      	bne.n	8005b88 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	881b      	ldrh	r3, [r3, #0]
 8005b70:	461a      	mov	r2, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b7a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	1c9a      	adds	r2, r3, #2
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	621a      	str	r2, [r3, #32]
 8005b86:	e008      	b.n	8005b9a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	1c59      	adds	r1, r3, #1
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	6211      	str	r1, [r2, #32]
 8005b92:	781a      	ldrb	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10f      	bne.n	8005bce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bbc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68da      	ldr	r2, [r3, #12]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bcc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	e000      	b.n	8005bd4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bd2:	2302      	movs	r3, #2
  }
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3714      	adds	r7, #20
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bc80      	pop	{r7}
 8005bdc:	4770      	bx	lr

08005bde <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b082      	sub	sp, #8
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68da      	ldr	r2, [r3, #12]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bf4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7fc fe5a 	bl	80028b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3708      	adds	r7, #8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b08c      	sub	sp, #48	@ 0x30
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b22      	cmp	r3, #34	@ 0x22
 8005c20:	f040 80ae 	bne.w	8005d80 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c2c:	d117      	bne.n	8005c5e <UART_Receive_IT+0x50>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d113      	bne.n	8005c5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c36:	2300      	movs	r3, #0
 8005c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c56:	1c9a      	adds	r2, r3, #2
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c5c:	e026      	b.n	8005cac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005c64:	2300      	movs	r3, #0
 8005c66:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c70:	d007      	beq.n	8005c82 <UART_Receive_IT+0x74>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10a      	bne.n	8005c90 <UART_Receive_IT+0x82>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d106      	bne.n	8005c90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c8c:	701a      	strb	r2, [r3, #0]
 8005c8e:	e008      	b.n	8005ca2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c9c:	b2da      	uxtb	r2, r3
 8005c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca6:	1c5a      	adds	r2, r3, #1
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	4619      	mov	r1, r3
 8005cba:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d15d      	bne.n	8005d7c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f022 0220 	bic.w	r2, r2, #32
 8005cce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68da      	ldr	r2, [r3, #12]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005cde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	695a      	ldr	r2, [r3, #20]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f022 0201 	bic.w	r2, r2, #1
 8005cee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d135      	bne.n	8005d72 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	330c      	adds	r3, #12
 8005d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	e853 3f00 	ldrex	r3, [r3]
 8005d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	f023 0310 	bic.w	r3, r3, #16
 8005d22:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	330c      	adds	r3, #12
 8005d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d2c:	623a      	str	r2, [r7, #32]
 8005d2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d30:	69f9      	ldr	r1, [r7, #28]
 8005d32:	6a3a      	ldr	r2, [r7, #32]
 8005d34:	e841 2300 	strex	r3, r2, [r1]
 8005d38:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1e5      	bne.n	8005d0c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0310 	and.w	r3, r3, #16
 8005d4a:	2b10      	cmp	r3, #16
 8005d4c:	d10a      	bne.n	8005d64 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60fb      	str	r3, [r7, #12]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	60fb      	str	r3, [r7, #12]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	60fb      	str	r3, [r7, #12]
 8005d62:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d68:	4619      	mov	r1, r3
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f7ff fd9b 	bl	80058a6 <HAL_UARTEx_RxEventCallback>
 8005d70:	e002      	b.n	8005d78 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7ff fd85 	bl	8005882 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	e002      	b.n	8005d82 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	e000      	b.n	8005d82 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d80:	2302      	movs	r3, #2
  }
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3730      	adds	r7, #48	@ 0x30
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
	...

08005d8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	689a      	ldr	r2, [r3, #8]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	431a      	orrs	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	695b      	ldr	r3, [r3, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005dc6:	f023 030c 	bic.w	r3, r3, #12
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	6812      	ldr	r2, [r2, #0]
 8005dce:	68b9      	ldr	r1, [r7, #8]
 8005dd0:	430b      	orrs	r3, r1
 8005dd2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699a      	ldr	r2, [r3, #24]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a2c      	ldr	r2, [pc, #176]	@ (8005ea0 <UART_SetConfig+0x114>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d103      	bne.n	8005dfc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005df4:	f7fe f9a6 	bl	8004144 <HAL_RCC_GetPCLK2Freq>
 8005df8:	60f8      	str	r0, [r7, #12]
 8005dfa:	e002      	b.n	8005e02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005dfc:	f7fe f98e 	bl	800411c <HAL_RCC_GetPCLK1Freq>
 8005e00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	4613      	mov	r3, r2
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4413      	add	r3, r2
 8005e0a:	009a      	lsls	r2, r3, #2
 8005e0c:	441a      	add	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e18:	4a22      	ldr	r2, [pc, #136]	@ (8005ea4 <UART_SetConfig+0x118>)
 8005e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1e:	095b      	lsrs	r3, r3, #5
 8005e20:	0119      	lsls	r1, r3, #4
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	4613      	mov	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4413      	add	r3, r2
 8005e2a:	009a      	lsls	r2, r3, #2
 8005e2c:	441a      	add	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e38:	4b1a      	ldr	r3, [pc, #104]	@ (8005ea4 <UART_SetConfig+0x118>)
 8005e3a:	fba3 0302 	umull	r0, r3, r3, r2
 8005e3e:	095b      	lsrs	r3, r3, #5
 8005e40:	2064      	movs	r0, #100	@ 0x64
 8005e42:	fb00 f303 	mul.w	r3, r0, r3
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	011b      	lsls	r3, r3, #4
 8005e4a:	3332      	adds	r3, #50	@ 0x32
 8005e4c:	4a15      	ldr	r2, [pc, #84]	@ (8005ea4 <UART_SetConfig+0x118>)
 8005e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e52:	095b      	lsrs	r3, r3, #5
 8005e54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e58:	4419      	add	r1, r3
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	009a      	lsls	r2, r3, #2
 8005e64:	441a      	add	r2, r3
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea4 <UART_SetConfig+0x118>)
 8005e72:	fba3 0302 	umull	r0, r3, r3, r2
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	2064      	movs	r0, #100	@ 0x64
 8005e7a:	fb00 f303 	mul.w	r3, r0, r3
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	011b      	lsls	r3, r3, #4
 8005e82:	3332      	adds	r3, #50	@ 0x32
 8005e84:	4a07      	ldr	r2, [pc, #28]	@ (8005ea4 <UART_SetConfig+0x118>)
 8005e86:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8a:	095b      	lsrs	r3, r3, #5
 8005e8c:	f003 020f 	and.w	r2, r3, #15
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	440a      	add	r2, r1
 8005e96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e98:	bf00      	nop
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	40013800 	.word	0x40013800
 8005ea4:	51eb851f 	.word	0x51eb851f

08005ea8 <__NVIC_SetPriority>:
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	4603      	mov	r3, r0
 8005eb0:	6039      	str	r1, [r7, #0]
 8005eb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	db0a      	blt.n	8005ed2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	b2da      	uxtb	r2, r3
 8005ec0:	490c      	ldr	r1, [pc, #48]	@ (8005ef4 <__NVIC_SetPriority+0x4c>)
 8005ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ec6:	0112      	lsls	r2, r2, #4
 8005ec8:	b2d2      	uxtb	r2, r2
 8005eca:	440b      	add	r3, r1
 8005ecc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005ed0:	e00a      	b.n	8005ee8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	4908      	ldr	r1, [pc, #32]	@ (8005ef8 <__NVIC_SetPriority+0x50>)
 8005ed8:	79fb      	ldrb	r3, [r7, #7]
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	3b04      	subs	r3, #4
 8005ee0:	0112      	lsls	r2, r2, #4
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	440b      	add	r3, r1
 8005ee6:	761a      	strb	r2, [r3, #24]
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bc80      	pop	{r7}
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	e000e100 	.word	0xe000e100
 8005ef8:	e000ed00 	.word	0xe000ed00

08005efc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005efc:	b580      	push	{r7, lr}
 8005efe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005f00:	4b05      	ldr	r3, [pc, #20]	@ (8005f18 <SysTick_Handler+0x1c>)
 8005f02:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005f04:	f001 ff42 	bl	8007d8c <xTaskGetSchedulerState>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d001      	beq.n	8005f12 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005f0e:	f002 fecb 	bl	8008ca8 <xPortSysTickHandler>
  }
}
 8005f12:	bf00      	nop
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	e000e010 	.word	0xe000e010

08005f1c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005f20:	2100      	movs	r1, #0
 8005f22:	f06f 0004 	mvn.w	r0, #4
 8005f26:	f7ff ffbf 	bl	8005ea8 <__NVIC_SetPriority>
#endif
}
 8005f2a:	bf00      	nop
 8005f2c:	bd80      	pop	{r7, pc}
	...

08005f30 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f36:	f3ef 8305 	mrs	r3, IPSR
 8005f3a:	603b      	str	r3, [r7, #0]
  return(result);
 8005f3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d003      	beq.n	8005f4a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005f42:	f06f 0305 	mvn.w	r3, #5
 8005f46:	607b      	str	r3, [r7, #4]
 8005f48:	e00c      	b.n	8005f64 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005f4a:	4b09      	ldr	r3, [pc, #36]	@ (8005f70 <osKernelInitialize+0x40>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d105      	bne.n	8005f5e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005f52:	4b07      	ldr	r3, [pc, #28]	@ (8005f70 <osKernelInitialize+0x40>)
 8005f54:	2201      	movs	r2, #1
 8005f56:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	607b      	str	r3, [r7, #4]
 8005f5c:	e002      	b.n	8005f64 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005f5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f62:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f64:	687b      	ldr	r3, [r7, #4]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	370c      	adds	r7, #12
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bc80      	pop	{r7}
 8005f6e:	4770      	bx	lr
 8005f70:	200003fc 	.word	0x200003fc

08005f74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f7a:	f3ef 8305 	mrs	r3, IPSR
 8005f7e:	603b      	str	r3, [r7, #0]
  return(result);
 8005f80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d003      	beq.n	8005f8e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005f86:	f06f 0305 	mvn.w	r3, #5
 8005f8a:	607b      	str	r3, [r7, #4]
 8005f8c:	e010      	b.n	8005fb0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005fbc <osKernelStart+0x48>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d109      	bne.n	8005faa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f96:	f7ff ffc1 	bl	8005f1c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f9a:	4b08      	ldr	r3, [pc, #32]	@ (8005fbc <osKernelStart+0x48>)
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005fa0:	f001 fa94 	bl	80074cc <vTaskStartScheduler>
      stat = osOK;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	607b      	str	r3, [r7, #4]
 8005fa8:	e002      	b.n	8005fb0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005faa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005fae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005fb0:	687b      	ldr	r3, [r7, #4]
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	200003fc 	.word	0x200003fc

08005fc0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b08e      	sub	sp, #56	@ 0x38
 8005fc4:	af04      	add	r7, sp, #16
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fd0:	f3ef 8305 	mrs	r3, IPSR
 8005fd4:	617b      	str	r3, [r7, #20]
  return(result);
 8005fd6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d17e      	bne.n	80060da <osThreadNew+0x11a>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d07b      	beq.n	80060da <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005fe2:	2380      	movs	r3, #128	@ 0x80
 8005fe4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005fe6:	2318      	movs	r3, #24
 8005fe8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005fea:	2300      	movs	r3, #0
 8005fec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005fee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ff2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d045      	beq.n	8006086 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d002      	beq.n	8006008 <osThreadNew+0x48>
        name = attr->name;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d002      	beq.n	8006016 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	699b      	ldr	r3, [r3, #24]
 8006014:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d008      	beq.n	800602e <osThreadNew+0x6e>
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	2b38      	cmp	r3, #56	@ 0x38
 8006020:	d805      	bhi.n	800602e <osThreadNew+0x6e>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	d001      	beq.n	8006032 <osThreadNew+0x72>
        return (NULL);
 800602e:	2300      	movs	r3, #0
 8006030:	e054      	b.n	80060dc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d003      	beq.n	8006042 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	089b      	lsrs	r3, r3, #2
 8006040:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d00e      	beq.n	8006068 <osThreadNew+0xa8>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006050:	d90a      	bls.n	8006068 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006056:	2b00      	cmp	r3, #0
 8006058:	d006      	beq.n	8006068 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d002      	beq.n	8006068 <osThreadNew+0xa8>
        mem = 1;
 8006062:	2301      	movs	r3, #1
 8006064:	61bb      	str	r3, [r7, #24]
 8006066:	e010      	b.n	800608a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10c      	bne.n	800608a <osThreadNew+0xca>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d108      	bne.n	800608a <osThreadNew+0xca>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d104      	bne.n	800608a <osThreadNew+0xca>
          mem = 0;
 8006080:	2300      	movs	r3, #0
 8006082:	61bb      	str	r3, [r7, #24]
 8006084:	e001      	b.n	800608a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006086:	2300      	movs	r3, #0
 8006088:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d110      	bne.n	80060b2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006098:	9202      	str	r2, [sp, #8]
 800609a:	9301      	str	r3, [sp, #4]
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	6a3a      	ldr	r2, [r7, #32]
 80060a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f000 ffa8 	bl	8006ffc <xTaskCreateStatic>
 80060ac:	4603      	mov	r3, r0
 80060ae:	613b      	str	r3, [r7, #16]
 80060b0:	e013      	b.n	80060da <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d110      	bne.n	80060da <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	f107 0310 	add.w	r3, r7, #16
 80060c0:	9301      	str	r3, [sp, #4]
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 fff6 	bl	80070bc <xTaskCreate>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d001      	beq.n	80060da <osThreadNew+0x11a>
            hTask = NULL;
 80060d6:	2300      	movs	r3, #0
 80060d8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80060da:	693b      	ldr	r3, [r7, #16]
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3728      	adds	r7, #40	@ 0x28
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060ec:	f3ef 8305 	mrs	r3, IPSR
 80060f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80060f2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d003      	beq.n	8006100 <osDelay+0x1c>
    stat = osErrorISR;
 80060f8:	f06f 0305 	mvn.w	r3, #5
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	e007      	b.n	8006110 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006100:	2300      	movs	r3, #0
 8006102:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d002      	beq.n	8006110 <osDelay+0x2c>
      vTaskDelay(ticks);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f001 f9a8 	bl	8007460 <vTaskDelay>
    }
  }

  return (stat);
 8006110:	68fb      	ldr	r3, [r7, #12]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
	...

0800611c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	4a06      	ldr	r2, [pc, #24]	@ (8006144 <vApplicationGetIdleTaskMemory+0x28>)
 800612c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	4a05      	ldr	r2, [pc, #20]	@ (8006148 <vApplicationGetIdleTaskMemory+0x2c>)
 8006132:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2280      	movs	r2, #128	@ 0x80
 8006138:	601a      	str	r2, [r3, #0]
}
 800613a:	bf00      	nop
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	bc80      	pop	{r7}
 8006142:	4770      	bx	lr
 8006144:	20000400 	.word	0x20000400
 8006148:	200004a8 	.word	0x200004a8

0800614c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	4a07      	ldr	r2, [pc, #28]	@ (8006178 <vApplicationGetTimerTaskMemory+0x2c>)
 800615c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	4a06      	ldr	r2, [pc, #24]	@ (800617c <vApplicationGetTimerTaskMemory+0x30>)
 8006162:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800616a:	601a      	str	r2, [r3, #0]
}
 800616c:	bf00      	nop
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	bc80      	pop	{r7}
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	200006a8 	.word	0x200006a8
 800617c:	20000750 	.word	0x20000750

08006180 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f103 0208 	add.w	r2, r3, #8
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006198:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f103 0208 	add.w	r2, r3, #8
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f103 0208 	add.w	r2, r3, #8
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bc80      	pop	{r7}
 80061bc:	4770      	bx	lr

080061be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80061be:	b480      	push	{r7}
 80061c0:	b083      	sub	sp, #12
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bc80      	pop	{r7}
 80061d4:	4770      	bx	lr

080061d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80061d6:	b480      	push	{r7}
 80061d8:	b085      	sub	sp, #20
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
 80061de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	683a      	ldr	r2, [r7, #0]
 80061fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	1c5a      	adds	r2, r3, #1
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	601a      	str	r2, [r3, #0]
}
 8006212:	bf00      	nop
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr

0800621c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006232:	d103      	bne.n	800623c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	e00c      	b.n	8006256 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	3308      	adds	r3, #8
 8006240:	60fb      	str	r3, [r7, #12]
 8006242:	e002      	b.n	800624a <vListInsert+0x2e>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	429a      	cmp	r2, r3
 8006254:	d2f6      	bcs.n	8006244 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	685a      	ldr	r2, [r3, #4]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	683a      	ldr	r2, [r7, #0]
 8006264:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	683a      	ldr	r2, [r7, #0]
 8006270:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	1c5a      	adds	r2, r3, #1
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	601a      	str	r2, [r3, #0]
}
 8006282:	bf00      	nop
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	bc80      	pop	{r7}
 800628a:	4770      	bx	lr

0800628c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6892      	ldr	r2, [r2, #8]
 80062a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6852      	ldr	r2, [r2, #4]
 80062ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d103      	bne.n	80062c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689a      	ldr	r2, [r3, #8]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	1e5a      	subs	r2, r3, #1
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	bc80      	pop	{r7}
 80062dc:	4770      	bx	lr
	...

080062e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10b      	bne.n	800630c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006306:	bf00      	nop
 8006308:	bf00      	nop
 800630a:	e7fd      	b.n	8006308 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800630c:	f002 fc4e 	bl	8008bac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006318:	68f9      	ldr	r1, [r7, #12]
 800631a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800631c:	fb01 f303 	mul.w	r3, r1, r3
 8006320:	441a      	add	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633c:	3b01      	subs	r3, #1
 800633e:	68f9      	ldr	r1, [r7, #12]
 8006340:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006342:	fb01 f303 	mul.w	r3, r1, r3
 8006346:	441a      	add	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	22ff      	movs	r2, #255	@ 0xff
 8006350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	22ff      	movs	r2, #255	@ 0xff
 8006358:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d114      	bne.n	800638c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d01a      	beq.n	80063a0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	3310      	adds	r3, #16
 800636e:	4618      	mov	r0, r3
 8006370:	f001 fb46 	bl	8007a00 <xTaskRemoveFromEventList>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d012      	beq.n	80063a0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800637a:	4b0d      	ldr	r3, [pc, #52]	@ (80063b0 <xQueueGenericReset+0xd0>)
 800637c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	e009      	b.n	80063a0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	3310      	adds	r3, #16
 8006390:	4618      	mov	r0, r3
 8006392:	f7ff fef5 	bl	8006180 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	3324      	adds	r3, #36	@ 0x24
 800639a:	4618      	mov	r0, r3
 800639c:	f7ff fef0 	bl	8006180 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80063a0:	f002 fc34 	bl	8008c0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80063a4:	2301      	movs	r3, #1
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3710      	adds	r7, #16
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	e000ed04 	.word	0xe000ed04

080063b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08e      	sub	sp, #56	@ 0x38
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d10b      	bne.n	80063e0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80063c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063cc:	f383 8811 	msr	BASEPRI, r3
 80063d0:	f3bf 8f6f 	isb	sy
 80063d4:	f3bf 8f4f 	dsb	sy
 80063d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80063da:	bf00      	nop
 80063dc:	bf00      	nop
 80063de:	e7fd      	b.n	80063dc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10b      	bne.n	80063fe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80063e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	e7fd      	b.n	80063fa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <xQueueGenericCreateStatic+0x56>
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <xQueueGenericCreateStatic+0x5a>
 800640a:	2301      	movs	r3, #1
 800640c:	e000      	b.n	8006410 <xQueueGenericCreateStatic+0x5c>
 800640e:	2300      	movs	r3, #0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10b      	bne.n	800642c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	623b      	str	r3, [r7, #32]
}
 8006426:	bf00      	nop
 8006428:	bf00      	nop
 800642a:	e7fd      	b.n	8006428 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d102      	bne.n	8006438 <xQueueGenericCreateStatic+0x84>
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <xQueueGenericCreateStatic+0x88>
 8006438:	2301      	movs	r3, #1
 800643a:	e000      	b.n	800643e <xQueueGenericCreateStatic+0x8a>
 800643c:	2300      	movs	r3, #0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10b      	bne.n	800645a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006446:	f383 8811 	msr	BASEPRI, r3
 800644a:	f3bf 8f6f 	isb	sy
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	61fb      	str	r3, [r7, #28]
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop
 8006458:	e7fd      	b.n	8006456 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800645a:	2350      	movs	r3, #80	@ 0x50
 800645c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	2b50      	cmp	r3, #80	@ 0x50
 8006462:	d00b      	beq.n	800647c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	61bb      	str	r3, [r7, #24]
}
 8006476:	bf00      	nop
 8006478:	bf00      	nop
 800647a:	e7fd      	b.n	8006478 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800647c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00d      	beq.n	80064a4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648a:	2201      	movs	r2, #1
 800648c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006490:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	4613      	mov	r3, r2
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 f840 	bl	8006524 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80064a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3730      	adds	r7, #48	@ 0x30
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}

080064ae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80064ae:	b580      	push	{r7, lr}
 80064b0:	b08a      	sub	sp, #40	@ 0x28
 80064b2:	af02      	add	r7, sp, #8
 80064b4:	60f8      	str	r0, [r7, #12]
 80064b6:	60b9      	str	r1, [r7, #8]
 80064b8:	4613      	mov	r3, r2
 80064ba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10b      	bne.n	80064da <xQueueGenericCreate+0x2c>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	613b      	str	r3, [r7, #16]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	fb02 f303 	mul.w	r3, r2, r3
 80064e2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	3350      	adds	r3, #80	@ 0x50
 80064e8:	4618      	mov	r0, r3
 80064ea:	f002 fc61 	bl	8008db0 <pvPortMalloc>
 80064ee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d011      	beq.n	800651a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	3350      	adds	r3, #80	@ 0x50
 80064fe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006508:	79fa      	ldrb	r2, [r7, #7]
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	4613      	mov	r3, r2
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	68b9      	ldr	r1, [r7, #8]
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 f805 	bl	8006524 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800651a:	69bb      	ldr	r3, [r7, #24]
	}
 800651c:	4618      	mov	r0, r3
 800651e:	3720      	adds	r7, #32
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	607a      	str	r2, [r7, #4]
 8006530:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d103      	bne.n	8006540 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	601a      	str	r2, [r3, #0]
 800653e:	e002      	b.n	8006546 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	68ba      	ldr	r2, [r7, #8]
 8006550:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006552:	2101      	movs	r1, #1
 8006554:	69b8      	ldr	r0, [r7, #24]
 8006556:	f7ff fec3 	bl	80062e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	78fa      	ldrb	r2, [r7, #3]
 800655e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006562:	bf00      	nop
 8006564:	3710      	adds	r7, #16
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}

0800656a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800656a:	b580      	push	{r7, lr}
 800656c:	b082      	sub	sp, #8
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d00e      	beq.n	8006596 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800658a:	2300      	movs	r3, #0
 800658c:	2200      	movs	r2, #0
 800658e:	2100      	movs	r1, #0
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 f81d 	bl	80065d0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006596:	bf00      	nop
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b086      	sub	sp, #24
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	4603      	mov	r3, r0
 80065a6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80065a8:	2301      	movs	r3, #1
 80065aa:	617b      	str	r3, [r7, #20]
 80065ac:	2300      	movs	r3, #0
 80065ae:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80065b0:	79fb      	ldrb	r3, [r7, #7]
 80065b2:	461a      	mov	r2, r3
 80065b4:	6939      	ldr	r1, [r7, #16]
 80065b6:	6978      	ldr	r0, [r7, #20]
 80065b8:	f7ff ff79 	bl	80064ae <xQueueGenericCreate>
 80065bc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f7ff ffd3 	bl	800656a <prvInitialiseMutex>

		return xNewQueue;
 80065c4:	68fb      	ldr	r3, [r7, #12]
	}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3718      	adds	r7, #24
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b08e      	sub	sp, #56	@ 0x38
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
 80065dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80065de:	2300      	movs	r3, #0
 80065e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80065e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d10b      	bne.n	8006604 <xQueueGenericSend+0x34>
	__asm volatile
 80065ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80065fe:	bf00      	nop
 8006600:	bf00      	nop
 8006602:	e7fd      	b.n	8006600 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d103      	bne.n	8006612 <xQueueGenericSend+0x42>
 800660a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <xQueueGenericSend+0x46>
 8006612:	2301      	movs	r3, #1
 8006614:	e000      	b.n	8006618 <xQueueGenericSend+0x48>
 8006616:	2300      	movs	r3, #0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10b      	bne.n	8006634 <xQueueGenericSend+0x64>
	__asm volatile
 800661c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006620:	f383 8811 	msr	BASEPRI, r3
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800662e:	bf00      	nop
 8006630:	bf00      	nop
 8006632:	e7fd      	b.n	8006630 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	2b02      	cmp	r3, #2
 8006638:	d103      	bne.n	8006642 <xQueueGenericSend+0x72>
 800663a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800663e:	2b01      	cmp	r3, #1
 8006640:	d101      	bne.n	8006646 <xQueueGenericSend+0x76>
 8006642:	2301      	movs	r3, #1
 8006644:	e000      	b.n	8006648 <xQueueGenericSend+0x78>
 8006646:	2300      	movs	r3, #0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10b      	bne.n	8006664 <xQueueGenericSend+0x94>
	__asm volatile
 800664c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	623b      	str	r3, [r7, #32]
}
 800665e:	bf00      	nop
 8006660:	bf00      	nop
 8006662:	e7fd      	b.n	8006660 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006664:	f001 fb92 	bl	8007d8c <xTaskGetSchedulerState>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d102      	bne.n	8006674 <xQueueGenericSend+0xa4>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d101      	bne.n	8006678 <xQueueGenericSend+0xa8>
 8006674:	2301      	movs	r3, #1
 8006676:	e000      	b.n	800667a <xQueueGenericSend+0xaa>
 8006678:	2300      	movs	r3, #0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10b      	bne.n	8006696 <xQueueGenericSend+0xc6>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	61fb      	str	r3, [r7, #28]
}
 8006690:	bf00      	nop
 8006692:	bf00      	nop
 8006694:	e7fd      	b.n	8006692 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006696:	f002 fa89 	bl	8008bac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800669a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800669e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d302      	bcc.n	80066ac <xQueueGenericSend+0xdc>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d129      	bne.n	8006700 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80066ac:	683a      	ldr	r2, [r7, #0]
 80066ae:	68b9      	ldr	r1, [r7, #8]
 80066b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066b2:	f000 fb36 	bl	8006d22 <prvCopyDataToQueue>
 80066b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d010      	beq.n	80066e2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c2:	3324      	adds	r3, #36	@ 0x24
 80066c4:	4618      	mov	r0, r3
 80066c6:	f001 f99b 	bl	8007a00 <xTaskRemoveFromEventList>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d013      	beq.n	80066f8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80066d0:	4b3f      	ldr	r3, [pc, #252]	@ (80067d0 <xQueueGenericSend+0x200>)
 80066d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066d6:	601a      	str	r2, [r3, #0]
 80066d8:	f3bf 8f4f 	dsb	sy
 80066dc:	f3bf 8f6f 	isb	sy
 80066e0:	e00a      	b.n	80066f8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80066e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d007      	beq.n	80066f8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80066e8:	4b39      	ldr	r3, [pc, #228]	@ (80067d0 <xQueueGenericSend+0x200>)
 80066ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066ee:	601a      	str	r2, [r3, #0]
 80066f0:	f3bf 8f4f 	dsb	sy
 80066f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80066f8:	f002 fa88 	bl	8008c0c <vPortExitCritical>
				return pdPASS;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e063      	b.n	80067c8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d103      	bne.n	800670e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006706:	f002 fa81 	bl	8008c0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800670a:	2300      	movs	r3, #0
 800670c:	e05c      	b.n	80067c8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800670e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006710:	2b00      	cmp	r3, #0
 8006712:	d106      	bne.n	8006722 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006714:	f107 0314 	add.w	r3, r7, #20
 8006718:	4618      	mov	r0, r3
 800671a:	f001 f9d5 	bl	8007ac8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800671e:	2301      	movs	r3, #1
 8006720:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006722:	f002 fa73 	bl	8008c0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006726:	f000 ff41 	bl	80075ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800672a:	f002 fa3f 	bl	8008bac <vPortEnterCritical>
 800672e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006730:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006734:	b25b      	sxtb	r3, r3
 8006736:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800673a:	d103      	bne.n	8006744 <xQueueGenericSend+0x174>
 800673c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006746:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800674a:	b25b      	sxtb	r3, r3
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006750:	d103      	bne.n	800675a <xQueueGenericSend+0x18a>
 8006752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006754:	2200      	movs	r2, #0
 8006756:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800675a:	f002 fa57 	bl	8008c0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800675e:	1d3a      	adds	r2, r7, #4
 8006760:	f107 0314 	add.w	r3, r7, #20
 8006764:	4611      	mov	r1, r2
 8006766:	4618      	mov	r0, r3
 8006768:	f001 f9c4 	bl	8007af4 <xTaskCheckForTimeOut>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d124      	bne.n	80067bc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006772:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006774:	f000 fbcd 	bl	8006f12 <prvIsQueueFull>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d018      	beq.n	80067b0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800677e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006780:	3310      	adds	r3, #16
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	4611      	mov	r1, r2
 8006786:	4618      	mov	r0, r3
 8006788:	f001 f8e8 	bl	800795c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800678c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800678e:	f000 fb58 	bl	8006e42 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006792:	f000 ff19 	bl	80075c8 <xTaskResumeAll>
 8006796:	4603      	mov	r3, r0
 8006798:	2b00      	cmp	r3, #0
 800679a:	f47f af7c 	bne.w	8006696 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800679e:	4b0c      	ldr	r3, [pc, #48]	@ (80067d0 <xQueueGenericSend+0x200>)
 80067a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067a4:	601a      	str	r2, [r3, #0]
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	f3bf 8f6f 	isb	sy
 80067ae:	e772      	b.n	8006696 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80067b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80067b2:	f000 fb46 	bl	8006e42 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067b6:	f000 ff07 	bl	80075c8 <xTaskResumeAll>
 80067ba:	e76c      	b.n	8006696 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80067bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80067be:	f000 fb40 	bl	8006e42 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067c2:	f000 ff01 	bl	80075c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80067c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3738      	adds	r7, #56	@ 0x38
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	e000ed04 	.word	0xe000ed04

080067d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b090      	sub	sp, #64	@ 0x40
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
 80067e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80067e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10b      	bne.n	8006804 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80067fe:	bf00      	nop
 8006800:	bf00      	nop
 8006802:	e7fd      	b.n	8006800 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d103      	bne.n	8006812 <xQueueGenericSendFromISR+0x3e>
 800680a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800680c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <xQueueGenericSendFromISR+0x42>
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <xQueueGenericSendFromISR+0x44>
 8006816:	2300      	movs	r3, #0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10b      	bne.n	8006834 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800681c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006820:	f383 8811 	msr	BASEPRI, r3
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800682e:	bf00      	nop
 8006830:	bf00      	nop
 8006832:	e7fd      	b.n	8006830 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b02      	cmp	r3, #2
 8006838:	d103      	bne.n	8006842 <xQueueGenericSendFromISR+0x6e>
 800683a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800683c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800683e:	2b01      	cmp	r3, #1
 8006840:	d101      	bne.n	8006846 <xQueueGenericSendFromISR+0x72>
 8006842:	2301      	movs	r3, #1
 8006844:	e000      	b.n	8006848 <xQueueGenericSendFromISR+0x74>
 8006846:	2300      	movs	r3, #0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d10b      	bne.n	8006864 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800684c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006850:	f383 8811 	msr	BASEPRI, r3
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	f3bf 8f4f 	dsb	sy
 800685c:	623b      	str	r3, [r7, #32]
}
 800685e:	bf00      	nop
 8006860:	bf00      	nop
 8006862:	e7fd      	b.n	8006860 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006864:	f002 fa64 	bl	8008d30 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006868:	f3ef 8211 	mrs	r2, BASEPRI
 800686c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006870:	f383 8811 	msr	BASEPRI, r3
 8006874:	f3bf 8f6f 	isb	sy
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	61fa      	str	r2, [r7, #28]
 800687e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006880:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006882:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006886:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800688c:	429a      	cmp	r2, r3
 800688e:	d302      	bcc.n	8006896 <xQueueGenericSendFromISR+0xc2>
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	2b02      	cmp	r3, #2
 8006894:	d12f      	bne.n	80068f6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006898:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800689c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068a6:	683a      	ldr	r2, [r7, #0]
 80068a8:	68b9      	ldr	r1, [r7, #8]
 80068aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80068ac:	f000 fa39 	bl	8006d22 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80068b0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80068b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068b8:	d112      	bne.n	80068e0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d016      	beq.n	80068f0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c4:	3324      	adds	r3, #36	@ 0x24
 80068c6:	4618      	mov	r0, r3
 80068c8:	f001 f89a 	bl	8007a00 <xTaskRemoveFromEventList>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00e      	beq.n	80068f0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00b      	beq.n	80068f0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	601a      	str	r2, [r3, #0]
 80068de:	e007      	b.n	80068f0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80068e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80068e4:	3301      	adds	r3, #1
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	b25a      	sxtb	r2, r3
 80068ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80068f0:	2301      	movs	r3, #1
 80068f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80068f4:	e001      	b.n	80068fa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068fc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006904:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006908:	4618      	mov	r0, r3
 800690a:	3740      	adds	r7, #64	@ 0x40
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08c      	sub	sp, #48	@ 0x30
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800691c:	2300      	movs	r3, #0
 800691e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10b      	bne.n	8006942 <xQueueReceive+0x32>
	__asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	623b      	str	r3, [r7, #32]
}
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	e7fd      	b.n	800693e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d103      	bne.n	8006950 <xQueueReceive+0x40>
 8006948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <xQueueReceive+0x44>
 8006950:	2301      	movs	r3, #1
 8006952:	e000      	b.n	8006956 <xQueueReceive+0x46>
 8006954:	2300      	movs	r3, #0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10b      	bne.n	8006972 <xQueueReceive+0x62>
	__asm volatile
 800695a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695e:	f383 8811 	msr	BASEPRI, r3
 8006962:	f3bf 8f6f 	isb	sy
 8006966:	f3bf 8f4f 	dsb	sy
 800696a:	61fb      	str	r3, [r7, #28]
}
 800696c:	bf00      	nop
 800696e:	bf00      	nop
 8006970:	e7fd      	b.n	800696e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006972:	f001 fa0b 	bl	8007d8c <xTaskGetSchedulerState>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d102      	bne.n	8006982 <xQueueReceive+0x72>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <xQueueReceive+0x76>
 8006982:	2301      	movs	r3, #1
 8006984:	e000      	b.n	8006988 <xQueueReceive+0x78>
 8006986:	2300      	movs	r3, #0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d10b      	bne.n	80069a4 <xQueueReceive+0x94>
	__asm volatile
 800698c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006990:	f383 8811 	msr	BASEPRI, r3
 8006994:	f3bf 8f6f 	isb	sy
 8006998:	f3bf 8f4f 	dsb	sy
 800699c:	61bb      	str	r3, [r7, #24]
}
 800699e:	bf00      	nop
 80069a0:	bf00      	nop
 80069a2:	e7fd      	b.n	80069a0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80069a4:	f002 f902 	bl	8008bac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d01f      	beq.n	80069f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80069b4:	68b9      	ldr	r1, [r7, #8]
 80069b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069b8:	f000 fa1d 	bl	8006df6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80069bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069be:	1e5a      	subs	r2, r3, #1
 80069c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00f      	beq.n	80069ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ce:	3310      	adds	r3, #16
 80069d0:	4618      	mov	r0, r3
 80069d2:	f001 f815 	bl	8007a00 <xTaskRemoveFromEventList>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d007      	beq.n	80069ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80069dc:	4b3c      	ldr	r3, [pc, #240]	@ (8006ad0 <xQueueReceive+0x1c0>)
 80069de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	f3bf 8f4f 	dsb	sy
 80069e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80069ec:	f002 f90e 	bl	8008c0c <vPortExitCritical>
				return pdPASS;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e069      	b.n	8006ac8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d103      	bne.n	8006a02 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069fa:	f002 f907 	bl	8008c0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80069fe:	2300      	movs	r3, #0
 8006a00:	e062      	b.n	8006ac8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d106      	bne.n	8006a16 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a08:	f107 0310 	add.w	r3, r7, #16
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f001 f85b 	bl	8007ac8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a12:	2301      	movs	r3, #1
 8006a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a16:	f002 f8f9 	bl	8008c0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a1a:	f000 fdc7 	bl	80075ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a1e:	f002 f8c5 	bl	8008bac <vPortEnterCritical>
 8006a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a28:	b25b      	sxtb	r3, r3
 8006a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a2e:	d103      	bne.n	8006a38 <xQueueReceive+0x128>
 8006a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a3e:	b25b      	sxtb	r3, r3
 8006a40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a44:	d103      	bne.n	8006a4e <xQueueReceive+0x13e>
 8006a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a4e:	f002 f8dd 	bl	8008c0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a52:	1d3a      	adds	r2, r7, #4
 8006a54:	f107 0310 	add.w	r3, r7, #16
 8006a58:	4611      	mov	r1, r2
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f001 f84a 	bl	8007af4 <xTaskCheckForTimeOut>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d123      	bne.n	8006aae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a68:	f000 fa3d 	bl	8006ee6 <prvIsQueueEmpty>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d017      	beq.n	8006aa2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a74:	3324      	adds	r3, #36	@ 0x24
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	4611      	mov	r1, r2
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 ff6e 	bl	800795c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006a80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a82:	f000 f9de 	bl	8006e42 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a86:	f000 fd9f 	bl	80075c8 <xTaskResumeAll>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d189      	bne.n	80069a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006a90:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad0 <xQueueReceive+0x1c0>)
 8006a92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a96:	601a      	str	r2, [r3, #0]
 8006a98:	f3bf 8f4f 	dsb	sy
 8006a9c:	f3bf 8f6f 	isb	sy
 8006aa0:	e780      	b.n	80069a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006aa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006aa4:	f000 f9cd 	bl	8006e42 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006aa8:	f000 fd8e 	bl	80075c8 <xTaskResumeAll>
 8006aac:	e77a      	b.n	80069a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006aae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ab0:	f000 f9c7 	bl	8006e42 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ab4:	f000 fd88 	bl	80075c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ab8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006aba:	f000 fa14 	bl	8006ee6 <prvIsQueueEmpty>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f43f af6f 	beq.w	80069a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006ac6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3730      	adds	r7, #48	@ 0x30
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	e000ed04 	.word	0xe000ed04

08006ad4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08e      	sub	sp, #56	@ 0x38
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d10b      	bne.n	8006b08 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	623b      	str	r3, [r7, #32]
}
 8006b02:	bf00      	nop
 8006b04:	bf00      	nop
 8006b06:	e7fd      	b.n	8006b04 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00b      	beq.n	8006b28 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b14:	f383 8811 	msr	BASEPRI, r3
 8006b18:	f3bf 8f6f 	isb	sy
 8006b1c:	f3bf 8f4f 	dsb	sy
 8006b20:	61fb      	str	r3, [r7, #28]
}
 8006b22:	bf00      	nop
 8006b24:	bf00      	nop
 8006b26:	e7fd      	b.n	8006b24 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b28:	f001 f930 	bl	8007d8c <xTaskGetSchedulerState>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d102      	bne.n	8006b38 <xQueueSemaphoreTake+0x64>
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <xQueueSemaphoreTake+0x68>
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e000      	b.n	8006b3e <xQueueSemaphoreTake+0x6a>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d10b      	bne.n	8006b5a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b46:	f383 8811 	msr	BASEPRI, r3
 8006b4a:	f3bf 8f6f 	isb	sy
 8006b4e:	f3bf 8f4f 	dsb	sy
 8006b52:	61bb      	str	r3, [r7, #24]
}
 8006b54:	bf00      	nop
 8006b56:	bf00      	nop
 8006b58:	e7fd      	b.n	8006b56 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b5a:	f002 f827 	bl	8008bac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b62:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d024      	beq.n	8006bb4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6c:	1e5a      	subs	r2, r3, #1
 8006b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b70:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d104      	bne.n	8006b84 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006b7a:	f001 fa81 	bl	8008080 <pvTaskIncrementMutexHeldCount>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b82:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d00f      	beq.n	8006bac <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8e:	3310      	adds	r3, #16
 8006b90:	4618      	mov	r0, r3
 8006b92:	f000 ff35 	bl	8007a00 <xTaskRemoveFromEventList>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d007      	beq.n	8006bac <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b9c:	4b54      	ldr	r3, [pc, #336]	@ (8006cf0 <xQueueSemaphoreTake+0x21c>)
 8006b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	f3bf 8f4f 	dsb	sy
 8006ba8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006bac:	f002 f82e 	bl	8008c0c <vPortExitCritical>
				return pdPASS;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e098      	b.n	8006ce6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d112      	bne.n	8006be0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00b      	beq.n	8006bd8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc4:	f383 8811 	msr	BASEPRI, r3
 8006bc8:	f3bf 8f6f 	isb	sy
 8006bcc:	f3bf 8f4f 	dsb	sy
 8006bd0:	617b      	str	r3, [r7, #20]
}
 8006bd2:	bf00      	nop
 8006bd4:	bf00      	nop
 8006bd6:	e7fd      	b.n	8006bd4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006bd8:	f002 f818 	bl	8008c0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	e082      	b.n	8006ce6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d106      	bne.n	8006bf4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006be6:	f107 030c 	add.w	r3, r7, #12
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 ff6c 	bl	8007ac8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bf4:	f002 f80a 	bl	8008c0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bf8:	f000 fcd8 	bl	80075ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bfc:	f001 ffd6 	bl	8008bac <vPortEnterCritical>
 8006c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c06:	b25b      	sxtb	r3, r3
 8006c08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c0c:	d103      	bne.n	8006c16 <xQueueSemaphoreTake+0x142>
 8006c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c1c:	b25b      	sxtb	r3, r3
 8006c1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c22:	d103      	bne.n	8006c2c <xQueueSemaphoreTake+0x158>
 8006c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c26:	2200      	movs	r2, #0
 8006c28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c2c:	f001 ffee 	bl	8008c0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c30:	463a      	mov	r2, r7
 8006c32:	f107 030c 	add.w	r3, r7, #12
 8006c36:	4611      	mov	r1, r2
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f000 ff5b 	bl	8007af4 <xTaskCheckForTimeOut>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d132      	bne.n	8006caa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c46:	f000 f94e 	bl	8006ee6 <prvIsQueueEmpty>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d026      	beq.n	8006c9e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d109      	bne.n	8006c6c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006c58:	f001 ffa8 	bl	8008bac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	4618      	mov	r0, r3
 8006c62:	f001 f8b1 	bl	8007dc8 <xTaskPriorityInherit>
 8006c66:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006c68:	f001 ffd0 	bl	8008c0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6e:	3324      	adds	r3, #36	@ 0x24
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	4611      	mov	r1, r2
 8006c74:	4618      	mov	r0, r3
 8006c76:	f000 fe71 	bl	800795c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c7c:	f000 f8e1 	bl	8006e42 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c80:	f000 fca2 	bl	80075c8 <xTaskResumeAll>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f47f af67 	bne.w	8006b5a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006c8c:	4b18      	ldr	r3, [pc, #96]	@ (8006cf0 <xQueueSemaphoreTake+0x21c>)
 8006c8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	f3bf 8f4f 	dsb	sy
 8006c98:	f3bf 8f6f 	isb	sy
 8006c9c:	e75d      	b.n	8006b5a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006c9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ca0:	f000 f8cf 	bl	8006e42 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ca4:	f000 fc90 	bl	80075c8 <xTaskResumeAll>
 8006ca8:	e757      	b.n	8006b5a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006caa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006cac:	f000 f8c9 	bl	8006e42 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cb0:	f000 fc8a 	bl	80075c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cb4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006cb6:	f000 f916 	bl	8006ee6 <prvIsQueueEmpty>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f43f af4c 	beq.w	8006b5a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00d      	beq.n	8006ce4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006cc8:	f001 ff70 	bl	8008bac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006ccc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006cce:	f000 f811 	bl	8006cf4 <prvGetDisinheritPriorityAfterTimeout>
 8006cd2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f001 f94c 	bl	8007f78 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006ce0:	f001 ff94 	bl	8008c0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006ce4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3738      	adds	r7, #56	@ 0x38
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	e000ed04 	.word	0xe000ed04

08006cf4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d006      	beq.n	8006d12 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006d0e:	60fb      	str	r3, [r7, #12]
 8006d10:	e001      	b.n	8006d16 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006d12:	2300      	movs	r3, #0
 8006d14:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006d16:	68fb      	ldr	r3, [r7, #12]
	}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3714      	adds	r7, #20
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bc80      	pop	{r7}
 8006d20:	4770      	bx	lr

08006d22 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b086      	sub	sp, #24
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	60f8      	str	r0, [r7, #12]
 8006d2a:	60b9      	str	r1, [r7, #8]
 8006d2c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d36:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d10d      	bne.n	8006d5c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d14d      	bne.n	8006de4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f001 f8a3 	bl	8007e98 <xTaskPriorityDisinherit>
 8006d52:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	609a      	str	r2, [r3, #8]
 8006d5a:	e043      	b.n	8006de4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d119      	bne.n	8006d96 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6858      	ldr	r0, [r3, #4]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	68b9      	ldr	r1, [r7, #8]
 8006d6e:	f002 fcdc 	bl	800972a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	685a      	ldr	r2, [r3, #4]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7a:	441a      	add	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d32b      	bcc.n	8006de4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	605a      	str	r2, [r3, #4]
 8006d94:	e026      	b.n	8006de4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	68d8      	ldr	r0, [r3, #12]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9e:	461a      	mov	r2, r3
 8006da0:	68b9      	ldr	r1, [r7, #8]
 8006da2:	f002 fcc2 	bl	800972a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	68da      	ldr	r2, [r3, #12]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dae:	425b      	negs	r3, r3
 8006db0:	441a      	add	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	68da      	ldr	r2, [r3, #12]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d207      	bcs.n	8006dd2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	689a      	ldr	r2, [r3, #8]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dca:	425b      	negs	r3, r3
 8006dcc:	441a      	add	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d105      	bne.n	8006de4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d002      	beq.n	8006de4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	3b01      	subs	r3, #1
 8006de2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	1c5a      	adds	r2, r3, #1
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006dec:	697b      	ldr	r3, [r7, #20]
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3718      	adds	r7, #24
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}

08006df6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b082      	sub	sp, #8
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
 8006dfe:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d018      	beq.n	8006e3a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	68da      	ldr	r2, [r3, #12]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e10:	441a      	add	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	68da      	ldr	r2, [r3, #12]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d303      	bcc.n	8006e2a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	68d9      	ldr	r1, [r3, #12]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e32:	461a      	mov	r2, r3
 8006e34:	6838      	ldr	r0, [r7, #0]
 8006e36:	f002 fc78 	bl	800972a <memcpy>
	}
}
 8006e3a:	bf00      	nop
 8006e3c:	3708      	adds	r7, #8
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b084      	sub	sp, #16
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006e4a:	f001 feaf 	bl	8008bac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e54:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e56:	e011      	b.n	8006e7c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d012      	beq.n	8006e86 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	3324      	adds	r3, #36	@ 0x24
 8006e64:	4618      	mov	r0, r3
 8006e66:	f000 fdcb 	bl	8007a00 <xTaskRemoveFromEventList>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d001      	beq.n	8006e74 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e70:	f000 fea4 	bl	8007bbc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	3b01      	subs	r3, #1
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	dce9      	bgt.n	8006e58 <prvUnlockQueue+0x16>
 8006e84:	e000      	b.n	8006e88 <prvUnlockQueue+0x46>
					break;
 8006e86:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	22ff      	movs	r2, #255	@ 0xff
 8006e8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006e90:	f001 febc 	bl	8008c0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e94:	f001 fe8a 	bl	8008bac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e9e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ea0:	e011      	b.n	8006ec6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d012      	beq.n	8006ed0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	3310      	adds	r3, #16
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f000 fda6 	bl	8007a00 <xTaskRemoveFromEventList>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d001      	beq.n	8006ebe <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006eba:	f000 fe7f 	bl	8007bbc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006ebe:	7bbb      	ldrb	r3, [r7, #14]
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ec6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	dce9      	bgt.n	8006ea2 <prvUnlockQueue+0x60>
 8006ece:	e000      	b.n	8006ed2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006ed0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	22ff      	movs	r2, #255	@ 0xff
 8006ed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006eda:	f001 fe97 	bl	8008c0c <vPortExitCritical>
}
 8006ede:	bf00      	nop
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b084      	sub	sp, #16
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006eee:	f001 fe5d 	bl	8008bac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d102      	bne.n	8006f00 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006efa:	2301      	movs	r3, #1
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	e001      	b.n	8006f04 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006f00:	2300      	movs	r3, #0
 8006f02:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f04:	f001 fe82 	bl	8008c0c <vPortExitCritical>

	return xReturn;
 8006f08:	68fb      	ldr	r3, [r7, #12]
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3710      	adds	r7, #16
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006f1a:	f001 fe47 	bl	8008bac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d102      	bne.n	8006f30 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	60fb      	str	r3, [r7, #12]
 8006f2e:	e001      	b.n	8006f34 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006f30:	2300      	movs	r3, #0
 8006f32:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f34:	f001 fe6a 	bl	8008c0c <vPortExitCritical>

	return xReturn;
 8006f38:	68fb      	ldr	r3, [r7, #12]
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3710      	adds	r7, #16
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
	...

08006f44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f4e:	2300      	movs	r3, #0
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	e014      	b.n	8006f7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006f54:	4a0e      	ldr	r2, [pc, #56]	@ (8006f90 <vQueueAddToRegistry+0x4c>)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10b      	bne.n	8006f78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006f60:	490b      	ldr	r1, [pc, #44]	@ (8006f90 <vQueueAddToRegistry+0x4c>)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	683a      	ldr	r2, [r7, #0]
 8006f66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006f6a:	4a09      	ldr	r2, [pc, #36]	@ (8006f90 <vQueueAddToRegistry+0x4c>)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	00db      	lsls	r3, r3, #3
 8006f70:	4413      	add	r3, r2
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006f76:	e006      	b.n	8006f86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	60fb      	str	r3, [r7, #12]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2b07      	cmp	r3, #7
 8006f82:	d9e7      	bls.n	8006f54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	3714      	adds	r7, #20
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bc80      	pop	{r7}
 8006f8e:	4770      	bx	lr
 8006f90:	20000b50 	.word	0x20000b50

08006f94 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006fa4:	f001 fe02 	bl	8008bac <vPortEnterCritical>
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fae:	b25b      	sxtb	r3, r3
 8006fb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fb4:	d103      	bne.n	8006fbe <vQueueWaitForMessageRestricted+0x2a>
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006fc4:	b25b      	sxtb	r3, r3
 8006fc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fca:	d103      	bne.n	8006fd4 <vQueueWaitForMessageRestricted+0x40>
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fd4:	f001 fe1a 	bl	8008c0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d106      	bne.n	8006fee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	3324      	adds	r3, #36	@ 0x24
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	68b9      	ldr	r1, [r7, #8]
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f000 fcdd 	bl	80079a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006fee:	6978      	ldr	r0, [r7, #20]
 8006ff0:	f7ff ff27 	bl	8006e42 <prvUnlockQueue>
	}
 8006ff4:	bf00      	nop
 8006ff6:	3718      	adds	r7, #24
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b08e      	sub	sp, #56	@ 0x38
 8007000:	af04      	add	r7, sp, #16
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	607a      	str	r2, [r7, #4]
 8007008:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800700a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10b      	bne.n	8007028 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	623b      	str	r3, [r7, #32]
}
 8007022:	bf00      	nop
 8007024:	bf00      	nop
 8007026:	e7fd      	b.n	8007024 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702a:	2b00      	cmp	r3, #0
 800702c:	d10b      	bne.n	8007046 <xTaskCreateStatic+0x4a>
	__asm volatile
 800702e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	61fb      	str	r3, [r7, #28]
}
 8007040:	bf00      	nop
 8007042:	bf00      	nop
 8007044:	e7fd      	b.n	8007042 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007046:	23a8      	movs	r3, #168	@ 0xa8
 8007048:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	2ba8      	cmp	r3, #168	@ 0xa8
 800704e:	d00b      	beq.n	8007068 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	61bb      	str	r3, [r7, #24]
}
 8007062:	bf00      	nop
 8007064:	bf00      	nop
 8007066:	e7fd      	b.n	8007064 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007068:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800706a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706c:	2b00      	cmp	r3, #0
 800706e:	d01e      	beq.n	80070ae <xTaskCreateStatic+0xb2>
 8007070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007072:	2b00      	cmp	r3, #0
 8007074:	d01b      	beq.n	80070ae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007078:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800707a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800707e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007082:	2202      	movs	r2, #2
 8007084:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007088:	2300      	movs	r3, #0
 800708a:	9303      	str	r3, [sp, #12]
 800708c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708e:	9302      	str	r3, [sp, #8]
 8007090:	f107 0314 	add.w	r3, r7, #20
 8007094:	9301      	str	r3, [sp, #4]
 8007096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007098:	9300      	str	r3, [sp, #0]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	68b9      	ldr	r1, [r7, #8]
 80070a0:	68f8      	ldr	r0, [r7, #12]
 80070a2:	f000 f851 	bl	8007148 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80070a8:	f000 f8f6 	bl	8007298 <prvAddNewTaskToReadyList>
 80070ac:	e001      	b.n	80070b2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80070ae:	2300      	movs	r3, #0
 80070b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80070b2:	697b      	ldr	r3, [r7, #20]
	}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3728      	adds	r7, #40	@ 0x28
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b08c      	sub	sp, #48	@ 0x30
 80070c0:	af04      	add	r7, sp, #16
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	603b      	str	r3, [r7, #0]
 80070c8:	4613      	mov	r3, r2
 80070ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80070cc:	88fb      	ldrh	r3, [r7, #6]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4618      	mov	r0, r3
 80070d2:	f001 fe6d 	bl	8008db0 <pvPortMalloc>
 80070d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00e      	beq.n	80070fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80070de:	20a8      	movs	r0, #168	@ 0xa8
 80070e0:	f001 fe66 	bl	8008db0 <pvPortMalloc>
 80070e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d003      	beq.n	80070f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80070f2:	e005      	b.n	8007100 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80070f4:	6978      	ldr	r0, [r7, #20]
 80070f6:	f001 ff29 	bl	8008f4c <vPortFree>
 80070fa:	e001      	b.n	8007100 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80070fc:	2300      	movs	r3, #0
 80070fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d017      	beq.n	8007136 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800710e:	88fa      	ldrh	r2, [r7, #6]
 8007110:	2300      	movs	r3, #0
 8007112:	9303      	str	r3, [sp, #12]
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	9302      	str	r3, [sp, #8]
 8007118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800711a:	9301      	str	r3, [sp, #4]
 800711c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	68b9      	ldr	r1, [r7, #8]
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	f000 f80f 	bl	8007148 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800712a:	69f8      	ldr	r0, [r7, #28]
 800712c:	f000 f8b4 	bl	8007298 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007130:	2301      	movs	r3, #1
 8007132:	61bb      	str	r3, [r7, #24]
 8007134:	e002      	b.n	800713c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007136:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800713a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800713c:	69bb      	ldr	r3, [r7, #24]
	}
 800713e:	4618      	mov	r0, r3
 8007140:	3720      	adds	r7, #32
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
	...

08007148 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
 8007154:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	461a      	mov	r2, r3
 8007160:	21a5      	movs	r1, #165	@ 0xa5
 8007162:	f002 fa09 	bl	8009578 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007170:	3b01      	subs	r3, #1
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4413      	add	r3, r2
 8007176:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	f023 0307 	bic.w	r3, r3, #7
 800717e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	f003 0307 	and.w	r3, r3, #7
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00b      	beq.n	80071a2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	617b      	str	r3, [r7, #20]
}
 800719c:	bf00      	nop
 800719e:	bf00      	nop
 80071a0:	e7fd      	b.n	800719e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d01f      	beq.n	80071e8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071a8:	2300      	movs	r3, #0
 80071aa:	61fb      	str	r3, [r7, #28]
 80071ac:	e012      	b.n	80071d4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	4413      	add	r3, r2
 80071b4:	7819      	ldrb	r1, [r3, #0]
 80071b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071b8:	69fb      	ldr	r3, [r7, #28]
 80071ba:	4413      	add	r3, r2
 80071bc:	3334      	adds	r3, #52	@ 0x34
 80071be:	460a      	mov	r2, r1
 80071c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	4413      	add	r3, r2
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d006      	beq.n	80071dc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	3301      	adds	r3, #1
 80071d2:	61fb      	str	r3, [r7, #28]
 80071d4:	69fb      	ldr	r3, [r7, #28]
 80071d6:	2b0f      	cmp	r3, #15
 80071d8:	d9e9      	bls.n	80071ae <prvInitialiseNewTask+0x66>
 80071da:	e000      	b.n	80071de <prvInitialiseNewTask+0x96>
			{
				break;
 80071dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071e6:	e003      	b.n	80071f0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80071e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ea:	2200      	movs	r2, #0
 80071ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80071f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071f2:	2b37      	cmp	r3, #55	@ 0x37
 80071f4:	d901      	bls.n	80071fa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071f6:	2337      	movs	r3, #55	@ 0x37
 80071f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007202:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007204:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007208:	2200      	movs	r2, #0
 800720a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800720c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720e:	3304      	adds	r3, #4
 8007210:	4618      	mov	r0, r3
 8007212:	f7fe ffd4 	bl	80061be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007218:	3318      	adds	r3, #24
 800721a:	4618      	mov	r0, r3
 800721c:	f7fe ffcf 	bl	80061be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007224:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007228:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800722c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007234:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007238:	2200      	movs	r2, #0
 800723a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800723e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007240:	2200      	movs	r2, #0
 8007242:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007248:	3354      	adds	r3, #84	@ 0x54
 800724a:	224c      	movs	r2, #76	@ 0x4c
 800724c:	2100      	movs	r1, #0
 800724e:	4618      	mov	r0, r3
 8007250:	f002 f992 	bl	8009578 <memset>
 8007254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007256:	4a0d      	ldr	r2, [pc, #52]	@ (800728c <prvInitialiseNewTask+0x144>)
 8007258:	659a      	str	r2, [r3, #88]	@ 0x58
 800725a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725c:	4a0c      	ldr	r2, [pc, #48]	@ (8007290 <prvInitialiseNewTask+0x148>)
 800725e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007262:	4a0c      	ldr	r2, [pc, #48]	@ (8007294 <prvInitialiseNewTask+0x14c>)
 8007264:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007266:	683a      	ldr	r2, [r7, #0]
 8007268:	68f9      	ldr	r1, [r7, #12]
 800726a:	69b8      	ldr	r0, [r7, #24]
 800726c:	f001 fbaa 	bl	80089c4 <pxPortInitialiseStack>
 8007270:	4602      	mov	r2, r0
 8007272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007274:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007278:	2b00      	cmp	r3, #0
 800727a:	d002      	beq.n	8007282 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800727c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007280:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007282:	bf00      	nop
 8007284:	3720      	adds	r7, #32
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	200040c4 	.word	0x200040c4
 8007290:	2000412c 	.word	0x2000412c
 8007294:	20004194 	.word	0x20004194

08007298 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80072a0:	f001 fc84 	bl	8008bac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072a4:	4b2d      	ldr	r3, [pc, #180]	@ (800735c <prvAddNewTaskToReadyList+0xc4>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3301      	adds	r3, #1
 80072aa:	4a2c      	ldr	r2, [pc, #176]	@ (800735c <prvAddNewTaskToReadyList+0xc4>)
 80072ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80072ae:	4b2c      	ldr	r3, [pc, #176]	@ (8007360 <prvAddNewTaskToReadyList+0xc8>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d109      	bne.n	80072ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80072b6:	4a2a      	ldr	r2, [pc, #168]	@ (8007360 <prvAddNewTaskToReadyList+0xc8>)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072bc:	4b27      	ldr	r3, [pc, #156]	@ (800735c <prvAddNewTaskToReadyList+0xc4>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d110      	bne.n	80072e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80072c4:	f000 fc9e 	bl	8007c04 <prvInitialiseTaskLists>
 80072c8:	e00d      	b.n	80072e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80072ca:	4b26      	ldr	r3, [pc, #152]	@ (8007364 <prvAddNewTaskToReadyList+0xcc>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d109      	bne.n	80072e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072d2:	4b23      	ldr	r3, [pc, #140]	@ (8007360 <prvAddNewTaskToReadyList+0xc8>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	429a      	cmp	r2, r3
 80072de:	d802      	bhi.n	80072e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80072e0:	4a1f      	ldr	r2, [pc, #124]	@ (8007360 <prvAddNewTaskToReadyList+0xc8>)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80072e6:	4b20      	ldr	r3, [pc, #128]	@ (8007368 <prvAddNewTaskToReadyList+0xd0>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	3301      	adds	r3, #1
 80072ec:	4a1e      	ldr	r2, [pc, #120]	@ (8007368 <prvAddNewTaskToReadyList+0xd0>)
 80072ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80072f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007368 <prvAddNewTaskToReadyList+0xd0>)
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072fc:	4b1b      	ldr	r3, [pc, #108]	@ (800736c <prvAddNewTaskToReadyList+0xd4>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	429a      	cmp	r2, r3
 8007302:	d903      	bls.n	800730c <prvAddNewTaskToReadyList+0x74>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007308:	4a18      	ldr	r2, [pc, #96]	@ (800736c <prvAddNewTaskToReadyList+0xd4>)
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007310:	4613      	mov	r3, r2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	4413      	add	r3, r2
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4a15      	ldr	r2, [pc, #84]	@ (8007370 <prvAddNewTaskToReadyList+0xd8>)
 800731a:	441a      	add	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	3304      	adds	r3, #4
 8007320:	4619      	mov	r1, r3
 8007322:	4610      	mov	r0, r2
 8007324:	f7fe ff57 	bl	80061d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007328:	f001 fc70 	bl	8008c0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800732c:	4b0d      	ldr	r3, [pc, #52]	@ (8007364 <prvAddNewTaskToReadyList+0xcc>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00e      	beq.n	8007352 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007334:	4b0a      	ldr	r3, [pc, #40]	@ (8007360 <prvAddNewTaskToReadyList+0xc8>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800733e:	429a      	cmp	r2, r3
 8007340:	d207      	bcs.n	8007352 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007342:	4b0c      	ldr	r3, [pc, #48]	@ (8007374 <prvAddNewTaskToReadyList+0xdc>)
 8007344:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007348:	601a      	str	r2, [r3, #0]
 800734a:	f3bf 8f4f 	dsb	sy
 800734e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007352:	bf00      	nop
 8007354:	3708      	adds	r7, #8
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
 800735a:	bf00      	nop
 800735c:	20001064 	.word	0x20001064
 8007360:	20000b90 	.word	0x20000b90
 8007364:	20001070 	.word	0x20001070
 8007368:	20001080 	.word	0x20001080
 800736c:	2000106c 	.word	0x2000106c
 8007370:	20000b94 	.word	0x20000b94
 8007374:	e000ed04 	.word	0xe000ed04

08007378 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007380:	f001 fc14 	bl	8008bac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d102      	bne.n	8007390 <vTaskDelete+0x18>
 800738a:	4b2d      	ldr	r3, [pc, #180]	@ (8007440 <vTaskDelete+0xc8>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	e000      	b.n	8007392 <vTaskDelete+0x1a>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	3304      	adds	r3, #4
 8007398:	4618      	mov	r0, r3
 800739a:	f7fe ff77 	bl	800628c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d004      	beq.n	80073b0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	3318      	adds	r3, #24
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7fe ff6e 	bl	800628c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80073b0:	4b24      	ldr	r3, [pc, #144]	@ (8007444 <vTaskDelete+0xcc>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	3301      	adds	r3, #1
 80073b6:	4a23      	ldr	r2, [pc, #140]	@ (8007444 <vTaskDelete+0xcc>)
 80073b8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80073ba:	4b21      	ldr	r3, [pc, #132]	@ (8007440 <vTaskDelete+0xc8>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d10b      	bne.n	80073dc <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	3304      	adds	r3, #4
 80073c8:	4619      	mov	r1, r3
 80073ca:	481f      	ldr	r0, [pc, #124]	@ (8007448 <vTaskDelete+0xd0>)
 80073cc:	f7fe ff03 	bl	80061d6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80073d0:	4b1e      	ldr	r3, [pc, #120]	@ (800744c <vTaskDelete+0xd4>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	3301      	adds	r3, #1
 80073d6:	4a1d      	ldr	r2, [pc, #116]	@ (800744c <vTaskDelete+0xd4>)
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	e009      	b.n	80073f0 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80073dc:	4b1c      	ldr	r3, [pc, #112]	@ (8007450 <vTaskDelete+0xd8>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	3b01      	subs	r3, #1
 80073e2:	4a1b      	ldr	r2, [pc, #108]	@ (8007450 <vTaskDelete+0xd8>)
 80073e4:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f000 fc7a 	bl	8007ce0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80073ec:	f000 fcae 	bl	8007d4c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80073f0:	f001 fc0c 	bl	8008c0c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80073f4:	4b17      	ldr	r3, [pc, #92]	@ (8007454 <vTaskDelete+0xdc>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d01c      	beq.n	8007436 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80073fc:	4b10      	ldr	r3, [pc, #64]	@ (8007440 <vTaskDelete+0xc8>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	429a      	cmp	r2, r3
 8007404:	d117      	bne.n	8007436 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8007406:	4b14      	ldr	r3, [pc, #80]	@ (8007458 <vTaskDelete+0xe0>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00b      	beq.n	8007426 <vTaskDelete+0xae>
	__asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	60bb      	str	r3, [r7, #8]
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	e7fd      	b.n	8007422 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8007426:	4b0d      	ldr	r3, [pc, #52]	@ (800745c <vTaskDelete+0xe4>)
 8007428:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	f3bf 8f4f 	dsb	sy
 8007432:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007436:	bf00      	nop
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	20000b90 	.word	0x20000b90
 8007444:	20001080 	.word	0x20001080
 8007448:	20001038 	.word	0x20001038
 800744c:	2000104c 	.word	0x2000104c
 8007450:	20001064 	.word	0x20001064
 8007454:	20001070 	.word	0x20001070
 8007458:	2000108c 	.word	0x2000108c
 800745c:	e000ed04 	.word	0xe000ed04

08007460 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007468:	2300      	movs	r3, #0
 800746a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d018      	beq.n	80074a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007472:	4b14      	ldr	r3, [pc, #80]	@ (80074c4 <vTaskDelay+0x64>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00b      	beq.n	8007492 <vTaskDelay+0x32>
	__asm volatile
 800747a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747e:	f383 8811 	msr	BASEPRI, r3
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	f3bf 8f4f 	dsb	sy
 800748a:	60bb      	str	r3, [r7, #8]
}
 800748c:	bf00      	nop
 800748e:	bf00      	nop
 8007490:	e7fd      	b.n	800748e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007492:	f000 f88b 	bl	80075ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007496:	2100      	movs	r1, #0
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 fee7 	bl	800826c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800749e:	f000 f893 	bl	80075c8 <xTaskResumeAll>
 80074a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d107      	bne.n	80074ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80074aa:	4b07      	ldr	r3, [pc, #28]	@ (80074c8 <vTaskDelay+0x68>)
 80074ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074b0:	601a      	str	r2, [r3, #0]
 80074b2:	f3bf 8f4f 	dsb	sy
 80074b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80074ba:	bf00      	nop
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	2000108c 	.word	0x2000108c
 80074c8:	e000ed04 	.word	0xe000ed04

080074cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b08a      	sub	sp, #40	@ 0x28
 80074d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80074d2:	2300      	movs	r3, #0
 80074d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80074d6:	2300      	movs	r3, #0
 80074d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80074da:	463a      	mov	r2, r7
 80074dc:	1d39      	adds	r1, r7, #4
 80074de:	f107 0308 	add.w	r3, r7, #8
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7fe fe1a 	bl	800611c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80074e8:	6839      	ldr	r1, [r7, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	68ba      	ldr	r2, [r7, #8]
 80074ee:	9202      	str	r2, [sp, #8]
 80074f0:	9301      	str	r3, [sp, #4]
 80074f2:	2300      	movs	r3, #0
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	2300      	movs	r3, #0
 80074f8:	460a      	mov	r2, r1
 80074fa:	4924      	ldr	r1, [pc, #144]	@ (800758c <vTaskStartScheduler+0xc0>)
 80074fc:	4824      	ldr	r0, [pc, #144]	@ (8007590 <vTaskStartScheduler+0xc4>)
 80074fe:	f7ff fd7d 	bl	8006ffc <xTaskCreateStatic>
 8007502:	4603      	mov	r3, r0
 8007504:	4a23      	ldr	r2, [pc, #140]	@ (8007594 <vTaskStartScheduler+0xc8>)
 8007506:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007508:	4b22      	ldr	r3, [pc, #136]	@ (8007594 <vTaskStartScheduler+0xc8>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d002      	beq.n	8007516 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007510:	2301      	movs	r3, #1
 8007512:	617b      	str	r3, [r7, #20]
 8007514:	e001      	b.n	800751a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007516:	2300      	movs	r3, #0
 8007518:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d102      	bne.n	8007526 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007520:	f000 fef8 	bl	8008314 <xTimerCreateTimerTask>
 8007524:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	2b01      	cmp	r3, #1
 800752a:	d11b      	bne.n	8007564 <vTaskStartScheduler+0x98>
	__asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	613b      	str	r3, [r7, #16]
}
 800753e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007540:	4b15      	ldr	r3, [pc, #84]	@ (8007598 <vTaskStartScheduler+0xcc>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3354      	adds	r3, #84	@ 0x54
 8007546:	4a15      	ldr	r2, [pc, #84]	@ (800759c <vTaskStartScheduler+0xd0>)
 8007548:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800754a:	4b15      	ldr	r3, [pc, #84]	@ (80075a0 <vTaskStartScheduler+0xd4>)
 800754c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007550:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007552:	4b14      	ldr	r3, [pc, #80]	@ (80075a4 <vTaskStartScheduler+0xd8>)
 8007554:	2201      	movs	r2, #1
 8007556:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007558:	4b13      	ldr	r3, [pc, #76]	@ (80075a8 <vTaskStartScheduler+0xdc>)
 800755a:	2200      	movs	r2, #0
 800755c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800755e:	f001 fab3 	bl	8008ac8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007562:	e00f      	b.n	8007584 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800756a:	d10b      	bne.n	8007584 <vTaskStartScheduler+0xb8>
	__asm volatile
 800756c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007570:	f383 8811 	msr	BASEPRI, r3
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	60fb      	str	r3, [r7, #12]
}
 800757e:	bf00      	nop
 8007580:	bf00      	nop
 8007582:	e7fd      	b.n	8007580 <vTaskStartScheduler+0xb4>
}
 8007584:	bf00      	nop
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	08009cf4 	.word	0x08009cf4
 8007590:	08007bd5 	.word	0x08007bd5
 8007594:	20001088 	.word	0x20001088
 8007598:	20000b90 	.word	0x20000b90
 800759c:	20000044 	.word	0x20000044
 80075a0:	20001084 	.word	0x20001084
 80075a4:	20001070 	.word	0x20001070
 80075a8:	20001068 	.word	0x20001068

080075ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80075b0:	4b04      	ldr	r3, [pc, #16]	@ (80075c4 <vTaskSuspendAll+0x18>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3301      	adds	r3, #1
 80075b6:	4a03      	ldr	r2, [pc, #12]	@ (80075c4 <vTaskSuspendAll+0x18>)
 80075b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80075ba:	bf00      	nop
 80075bc:	46bd      	mov	sp, r7
 80075be:	bc80      	pop	{r7}
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	2000108c 	.word	0x2000108c

080075c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80075d2:	2300      	movs	r3, #0
 80075d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80075d6:	4b42      	ldr	r3, [pc, #264]	@ (80076e0 <xTaskResumeAll+0x118>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d10b      	bne.n	80075f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80075de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e2:	f383 8811 	msr	BASEPRI, r3
 80075e6:	f3bf 8f6f 	isb	sy
 80075ea:	f3bf 8f4f 	dsb	sy
 80075ee:	603b      	str	r3, [r7, #0]
}
 80075f0:	bf00      	nop
 80075f2:	bf00      	nop
 80075f4:	e7fd      	b.n	80075f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80075f6:	f001 fad9 	bl	8008bac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80075fa:	4b39      	ldr	r3, [pc, #228]	@ (80076e0 <xTaskResumeAll+0x118>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	3b01      	subs	r3, #1
 8007600:	4a37      	ldr	r2, [pc, #220]	@ (80076e0 <xTaskResumeAll+0x118>)
 8007602:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007604:	4b36      	ldr	r3, [pc, #216]	@ (80076e0 <xTaskResumeAll+0x118>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d162      	bne.n	80076d2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800760c:	4b35      	ldr	r3, [pc, #212]	@ (80076e4 <xTaskResumeAll+0x11c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d05e      	beq.n	80076d2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007614:	e02f      	b.n	8007676 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007616:	4b34      	ldr	r3, [pc, #208]	@ (80076e8 <xTaskResumeAll+0x120>)
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	3318      	adds	r3, #24
 8007622:	4618      	mov	r0, r3
 8007624:	f7fe fe32 	bl	800628c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	3304      	adds	r3, #4
 800762c:	4618      	mov	r0, r3
 800762e:	f7fe fe2d 	bl	800628c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007636:	4b2d      	ldr	r3, [pc, #180]	@ (80076ec <xTaskResumeAll+0x124>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	429a      	cmp	r2, r3
 800763c:	d903      	bls.n	8007646 <xTaskResumeAll+0x7e>
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007642:	4a2a      	ldr	r2, [pc, #168]	@ (80076ec <xTaskResumeAll+0x124>)
 8007644:	6013      	str	r3, [r2, #0]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800764a:	4613      	mov	r3, r2
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4413      	add	r3, r2
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	4a27      	ldr	r2, [pc, #156]	@ (80076f0 <xTaskResumeAll+0x128>)
 8007654:	441a      	add	r2, r3
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	3304      	adds	r3, #4
 800765a:	4619      	mov	r1, r3
 800765c:	4610      	mov	r0, r2
 800765e:	f7fe fdba 	bl	80061d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007666:	4b23      	ldr	r3, [pc, #140]	@ (80076f4 <xTaskResumeAll+0x12c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800766c:	429a      	cmp	r2, r3
 800766e:	d302      	bcc.n	8007676 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007670:	4b21      	ldr	r3, [pc, #132]	@ (80076f8 <xTaskResumeAll+0x130>)
 8007672:	2201      	movs	r2, #1
 8007674:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007676:	4b1c      	ldr	r3, [pc, #112]	@ (80076e8 <xTaskResumeAll+0x120>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1cb      	bne.n	8007616 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d001      	beq.n	8007688 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007684:	f000 fb62 	bl	8007d4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007688:	4b1c      	ldr	r3, [pc, #112]	@ (80076fc <xTaskResumeAll+0x134>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d010      	beq.n	80076b6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007694:	f000 f844 	bl	8007720 <xTaskIncrementTick>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d002      	beq.n	80076a4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800769e:	4b16      	ldr	r3, [pc, #88]	@ (80076f8 <xTaskResumeAll+0x130>)
 80076a0:	2201      	movs	r2, #1
 80076a2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	3b01      	subs	r3, #1
 80076a8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1f1      	bne.n	8007694 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80076b0:	4b12      	ldr	r3, [pc, #72]	@ (80076fc <xTaskResumeAll+0x134>)
 80076b2:	2200      	movs	r2, #0
 80076b4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80076b6:	4b10      	ldr	r3, [pc, #64]	@ (80076f8 <xTaskResumeAll+0x130>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d009      	beq.n	80076d2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80076be:	2301      	movs	r3, #1
 80076c0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80076c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007700 <xTaskResumeAll+0x138>)
 80076c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076c8:	601a      	str	r2, [r3, #0]
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076d2:	f001 fa9b 	bl	8008c0c <vPortExitCritical>

	return xAlreadyYielded;
 80076d6:	68bb      	ldr	r3, [r7, #8]
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3710      	adds	r7, #16
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}
 80076e0:	2000108c 	.word	0x2000108c
 80076e4:	20001064 	.word	0x20001064
 80076e8:	20001024 	.word	0x20001024
 80076ec:	2000106c 	.word	0x2000106c
 80076f0:	20000b94 	.word	0x20000b94
 80076f4:	20000b90 	.word	0x20000b90
 80076f8:	20001078 	.word	0x20001078
 80076fc:	20001074 	.word	0x20001074
 8007700:	e000ed04 	.word	0xe000ed04

08007704 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800770a:	4b04      	ldr	r3, [pc, #16]	@ (800771c <xTaskGetTickCount+0x18>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007710:	687b      	ldr	r3, [r7, #4]
}
 8007712:	4618      	mov	r0, r3
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	bc80      	pop	{r7}
 800771a:	4770      	bx	lr
 800771c:	20001068 	.word	0x20001068

08007720 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b086      	sub	sp, #24
 8007724:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007726:	2300      	movs	r3, #0
 8007728:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800772a:	4b4f      	ldr	r3, [pc, #316]	@ (8007868 <xTaskIncrementTick+0x148>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	f040 8090 	bne.w	8007854 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007734:	4b4d      	ldr	r3, [pc, #308]	@ (800786c <xTaskIncrementTick+0x14c>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	3301      	adds	r3, #1
 800773a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800773c:	4a4b      	ldr	r2, [pc, #300]	@ (800786c <xTaskIncrementTick+0x14c>)
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d121      	bne.n	800778c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007748:	4b49      	ldr	r3, [pc, #292]	@ (8007870 <xTaskIncrementTick+0x150>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00b      	beq.n	800776a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007756:	f383 8811 	msr	BASEPRI, r3
 800775a:	f3bf 8f6f 	isb	sy
 800775e:	f3bf 8f4f 	dsb	sy
 8007762:	603b      	str	r3, [r7, #0]
}
 8007764:	bf00      	nop
 8007766:	bf00      	nop
 8007768:	e7fd      	b.n	8007766 <xTaskIncrementTick+0x46>
 800776a:	4b41      	ldr	r3, [pc, #260]	@ (8007870 <xTaskIncrementTick+0x150>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	4b40      	ldr	r3, [pc, #256]	@ (8007874 <xTaskIncrementTick+0x154>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a3e      	ldr	r2, [pc, #248]	@ (8007870 <xTaskIncrementTick+0x150>)
 8007776:	6013      	str	r3, [r2, #0]
 8007778:	4a3e      	ldr	r2, [pc, #248]	@ (8007874 <xTaskIncrementTick+0x154>)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	4b3e      	ldr	r3, [pc, #248]	@ (8007878 <xTaskIncrementTick+0x158>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3301      	adds	r3, #1
 8007784:	4a3c      	ldr	r2, [pc, #240]	@ (8007878 <xTaskIncrementTick+0x158>)
 8007786:	6013      	str	r3, [r2, #0]
 8007788:	f000 fae0 	bl	8007d4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800778c:	4b3b      	ldr	r3, [pc, #236]	@ (800787c <xTaskIncrementTick+0x15c>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	429a      	cmp	r2, r3
 8007794:	d349      	bcc.n	800782a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007796:	4b36      	ldr	r3, [pc, #216]	@ (8007870 <xTaskIncrementTick+0x150>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d104      	bne.n	80077aa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077a0:	4b36      	ldr	r3, [pc, #216]	@ (800787c <xTaskIncrementTick+0x15c>)
 80077a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80077a6:	601a      	str	r2, [r3, #0]
					break;
 80077a8:	e03f      	b.n	800782a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077aa:	4b31      	ldr	r3, [pc, #196]	@ (8007870 <xTaskIncrementTick+0x150>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80077ba:	693a      	ldr	r2, [r7, #16]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d203      	bcs.n	80077ca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80077c2:	4a2e      	ldr	r2, [pc, #184]	@ (800787c <xTaskIncrementTick+0x15c>)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80077c8:	e02f      	b.n	800782a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	3304      	adds	r3, #4
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7fe fd5c 	bl	800628c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d004      	beq.n	80077e6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	3318      	adds	r3, #24
 80077e0:	4618      	mov	r0, r3
 80077e2:	f7fe fd53 	bl	800628c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077ea:	4b25      	ldr	r3, [pc, #148]	@ (8007880 <xTaskIncrementTick+0x160>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d903      	bls.n	80077fa <xTaskIncrementTick+0xda>
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f6:	4a22      	ldr	r2, [pc, #136]	@ (8007880 <xTaskIncrementTick+0x160>)
 80077f8:	6013      	str	r3, [r2, #0]
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077fe:	4613      	mov	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	4413      	add	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	4a1f      	ldr	r2, [pc, #124]	@ (8007884 <xTaskIncrementTick+0x164>)
 8007808:	441a      	add	r2, r3
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	3304      	adds	r3, #4
 800780e:	4619      	mov	r1, r3
 8007810:	4610      	mov	r0, r2
 8007812:	f7fe fce0 	bl	80061d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800781a:	4b1b      	ldr	r3, [pc, #108]	@ (8007888 <xTaskIncrementTick+0x168>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007820:	429a      	cmp	r2, r3
 8007822:	d3b8      	bcc.n	8007796 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007824:	2301      	movs	r3, #1
 8007826:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007828:	e7b5      	b.n	8007796 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800782a:	4b17      	ldr	r3, [pc, #92]	@ (8007888 <xTaskIncrementTick+0x168>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007830:	4914      	ldr	r1, [pc, #80]	@ (8007884 <xTaskIncrementTick+0x164>)
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	440b      	add	r3, r1
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d901      	bls.n	8007846 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007842:	2301      	movs	r3, #1
 8007844:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007846:	4b11      	ldr	r3, [pc, #68]	@ (800788c <xTaskIncrementTick+0x16c>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d007      	beq.n	800785e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800784e:	2301      	movs	r3, #1
 8007850:	617b      	str	r3, [r7, #20]
 8007852:	e004      	b.n	800785e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007854:	4b0e      	ldr	r3, [pc, #56]	@ (8007890 <xTaskIncrementTick+0x170>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	3301      	adds	r3, #1
 800785a:	4a0d      	ldr	r2, [pc, #52]	@ (8007890 <xTaskIncrementTick+0x170>)
 800785c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800785e:	697b      	ldr	r3, [r7, #20]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3718      	adds	r7, #24
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}
 8007868:	2000108c 	.word	0x2000108c
 800786c:	20001068 	.word	0x20001068
 8007870:	2000101c 	.word	0x2000101c
 8007874:	20001020 	.word	0x20001020
 8007878:	2000107c 	.word	0x2000107c
 800787c:	20001084 	.word	0x20001084
 8007880:	2000106c 	.word	0x2000106c
 8007884:	20000b94 	.word	0x20000b94
 8007888:	20000b90 	.word	0x20000b90
 800788c:	20001078 	.word	0x20001078
 8007890:	20001074 	.word	0x20001074

08007894 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007894:	b480      	push	{r7}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800789a:	4b2a      	ldr	r3, [pc, #168]	@ (8007944 <vTaskSwitchContext+0xb0>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80078a2:	4b29      	ldr	r3, [pc, #164]	@ (8007948 <vTaskSwitchContext+0xb4>)
 80078a4:	2201      	movs	r2, #1
 80078a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80078a8:	e047      	b.n	800793a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80078aa:	4b27      	ldr	r3, [pc, #156]	@ (8007948 <vTaskSwitchContext+0xb4>)
 80078ac:	2200      	movs	r2, #0
 80078ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078b0:	4b26      	ldr	r3, [pc, #152]	@ (800794c <vTaskSwitchContext+0xb8>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	60fb      	str	r3, [r7, #12]
 80078b6:	e011      	b.n	80078dc <vTaskSwitchContext+0x48>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d10b      	bne.n	80078d6 <vTaskSwitchContext+0x42>
	__asm volatile
 80078be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c2:	f383 8811 	msr	BASEPRI, r3
 80078c6:	f3bf 8f6f 	isb	sy
 80078ca:	f3bf 8f4f 	dsb	sy
 80078ce:	607b      	str	r3, [r7, #4]
}
 80078d0:	bf00      	nop
 80078d2:	bf00      	nop
 80078d4:	e7fd      	b.n	80078d2 <vTaskSwitchContext+0x3e>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	3b01      	subs	r3, #1
 80078da:	60fb      	str	r3, [r7, #12]
 80078dc:	491c      	ldr	r1, [pc, #112]	@ (8007950 <vTaskSwitchContext+0xbc>)
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4613      	mov	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4413      	add	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	440b      	add	r3, r1
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d0e3      	beq.n	80078b8 <vTaskSwitchContext+0x24>
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	4613      	mov	r3, r2
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	4413      	add	r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	4a15      	ldr	r2, [pc, #84]	@ (8007950 <vTaskSwitchContext+0xbc>)
 80078fc:	4413      	add	r3, r2
 80078fe:	60bb      	str	r3, [r7, #8]
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	685a      	ldr	r2, [r3, #4]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	605a      	str	r2, [r3, #4]
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	3308      	adds	r3, #8
 8007912:	429a      	cmp	r2, r3
 8007914:	d104      	bne.n	8007920 <vTaskSwitchContext+0x8c>
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	685a      	ldr	r2, [r3, #4]
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	605a      	str	r2, [r3, #4]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	4a0b      	ldr	r2, [pc, #44]	@ (8007954 <vTaskSwitchContext+0xc0>)
 8007928:	6013      	str	r3, [r2, #0]
 800792a:	4a08      	ldr	r2, [pc, #32]	@ (800794c <vTaskSwitchContext+0xb8>)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007930:	4b08      	ldr	r3, [pc, #32]	@ (8007954 <vTaskSwitchContext+0xc0>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	3354      	adds	r3, #84	@ 0x54
 8007936:	4a08      	ldr	r2, [pc, #32]	@ (8007958 <vTaskSwitchContext+0xc4>)
 8007938:	6013      	str	r3, [r2, #0]
}
 800793a:	bf00      	nop
 800793c:	3714      	adds	r7, #20
 800793e:	46bd      	mov	sp, r7
 8007940:	bc80      	pop	{r7}
 8007942:	4770      	bx	lr
 8007944:	2000108c 	.word	0x2000108c
 8007948:	20001078 	.word	0x20001078
 800794c:	2000106c 	.word	0x2000106c
 8007950:	20000b94 	.word	0x20000b94
 8007954:	20000b90 	.word	0x20000b90
 8007958:	20000044 	.word	0x20000044

0800795c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10b      	bne.n	8007984 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800796c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007970:	f383 8811 	msr	BASEPRI, r3
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	f3bf 8f4f 	dsb	sy
 800797c:	60fb      	str	r3, [r7, #12]
}
 800797e:	bf00      	nop
 8007980:	bf00      	nop
 8007982:	e7fd      	b.n	8007980 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007984:	4b07      	ldr	r3, [pc, #28]	@ (80079a4 <vTaskPlaceOnEventList+0x48>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3318      	adds	r3, #24
 800798a:	4619      	mov	r1, r3
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7fe fc45 	bl	800621c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007992:	2101      	movs	r1, #1
 8007994:	6838      	ldr	r0, [r7, #0]
 8007996:	f000 fc69 	bl	800826c <prvAddCurrentTaskToDelayedList>
}
 800799a:	bf00      	nop
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	20000b90 	.word	0x20000b90

080079a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10b      	bne.n	80079d2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80079ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079be:	f383 8811 	msr	BASEPRI, r3
 80079c2:	f3bf 8f6f 	isb	sy
 80079c6:	f3bf 8f4f 	dsb	sy
 80079ca:	617b      	str	r3, [r7, #20]
}
 80079cc:	bf00      	nop
 80079ce:	bf00      	nop
 80079d0:	e7fd      	b.n	80079ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80079d2:	4b0a      	ldr	r3, [pc, #40]	@ (80079fc <vTaskPlaceOnEventListRestricted+0x54>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	3318      	adds	r3, #24
 80079d8:	4619      	mov	r1, r3
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f7fe fbfb 	bl	80061d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d002      	beq.n	80079ec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80079e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80079ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80079ec:	6879      	ldr	r1, [r7, #4]
 80079ee:	68b8      	ldr	r0, [r7, #8]
 80079f0:	f000 fc3c 	bl	800826c <prvAddCurrentTaskToDelayedList>
	}
 80079f4:	bf00      	nop
 80079f6:	3718      	adds	r7, #24
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}
 80079fc:	20000b90 	.word	0x20000b90

08007a00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10b      	bne.n	8007a2e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	60fb      	str	r3, [r7, #12]
}
 8007a28:	bf00      	nop
 8007a2a:	bf00      	nop
 8007a2c:	e7fd      	b.n	8007a2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	3318      	adds	r3, #24
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7fe fc2a 	bl	800628c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a38:	4b1d      	ldr	r3, [pc, #116]	@ (8007ab0 <xTaskRemoveFromEventList+0xb0>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d11d      	bne.n	8007a7c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	3304      	adds	r3, #4
 8007a44:	4618      	mov	r0, r3
 8007a46:	f7fe fc21 	bl	800628c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a4e:	4b19      	ldr	r3, [pc, #100]	@ (8007ab4 <xTaskRemoveFromEventList+0xb4>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d903      	bls.n	8007a5e <xTaskRemoveFromEventList+0x5e>
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a5a:	4a16      	ldr	r2, [pc, #88]	@ (8007ab4 <xTaskRemoveFromEventList+0xb4>)
 8007a5c:	6013      	str	r3, [r2, #0]
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a62:	4613      	mov	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	4413      	add	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4a13      	ldr	r2, [pc, #76]	@ (8007ab8 <xTaskRemoveFromEventList+0xb8>)
 8007a6c:	441a      	add	r2, r3
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	3304      	adds	r3, #4
 8007a72:	4619      	mov	r1, r3
 8007a74:	4610      	mov	r0, r2
 8007a76:	f7fe fbae 	bl	80061d6 <vListInsertEnd>
 8007a7a:	e005      	b.n	8007a88 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	3318      	adds	r3, #24
 8007a80:	4619      	mov	r1, r3
 8007a82:	480e      	ldr	r0, [pc, #56]	@ (8007abc <xTaskRemoveFromEventList+0xbc>)
 8007a84:	f7fe fba7 	bl	80061d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac0 <xTaskRemoveFromEventList+0xc0>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d905      	bls.n	8007aa2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007a96:	2301      	movs	r3, #1
 8007a98:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac4 <xTaskRemoveFromEventList+0xc4>)
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	601a      	str	r2, [r3, #0]
 8007aa0:	e001      	b.n	8007aa6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007aa6:	697b      	ldr	r3, [r7, #20]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3718      	adds	r7, #24
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	2000108c 	.word	0x2000108c
 8007ab4:	2000106c 	.word	0x2000106c
 8007ab8:	20000b94 	.word	0x20000b94
 8007abc:	20001024 	.word	0x20001024
 8007ac0:	20000b90 	.word	0x20000b90
 8007ac4:	20001078 	.word	0x20001078

08007ac8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ad0:	4b06      	ldr	r3, [pc, #24]	@ (8007aec <vTaskInternalSetTimeOutState+0x24>)
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ad8:	4b05      	ldr	r3, [pc, #20]	@ (8007af0 <vTaskInternalSetTimeOutState+0x28>)
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	605a      	str	r2, [r3, #4]
}
 8007ae0:	bf00      	nop
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bc80      	pop	{r7}
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	2000107c 	.word	0x2000107c
 8007af0:	20001068 	.word	0x20001068

08007af4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b088      	sub	sp, #32
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10b      	bne.n	8007b1c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b08:	f383 8811 	msr	BASEPRI, r3
 8007b0c:	f3bf 8f6f 	isb	sy
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	613b      	str	r3, [r7, #16]
}
 8007b16:	bf00      	nop
 8007b18:	bf00      	nop
 8007b1a:	e7fd      	b.n	8007b18 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d10b      	bne.n	8007b3a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b26:	f383 8811 	msr	BASEPRI, r3
 8007b2a:	f3bf 8f6f 	isb	sy
 8007b2e:	f3bf 8f4f 	dsb	sy
 8007b32:	60fb      	str	r3, [r7, #12]
}
 8007b34:	bf00      	nop
 8007b36:	bf00      	nop
 8007b38:	e7fd      	b.n	8007b36 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007b3a:	f001 f837 	bl	8008bac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007b3e:	4b1d      	ldr	r3, [pc, #116]	@ (8007bb4 <xTaskCheckForTimeOut+0xc0>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	69ba      	ldr	r2, [r7, #24]
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b56:	d102      	bne.n	8007b5e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	61fb      	str	r3, [r7, #28]
 8007b5c:	e023      	b.n	8007ba6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	4b15      	ldr	r3, [pc, #84]	@ (8007bb8 <xTaskCheckForTimeOut+0xc4>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d007      	beq.n	8007b7a <xTaskCheckForTimeOut+0x86>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	69ba      	ldr	r2, [r7, #24]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d302      	bcc.n	8007b7a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007b74:	2301      	movs	r3, #1
 8007b76:	61fb      	str	r3, [r7, #28]
 8007b78:	e015      	b.n	8007ba6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d20b      	bcs.n	8007b9c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	1ad2      	subs	r2, r2, r3
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f7ff ff99 	bl	8007ac8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007b96:	2300      	movs	r3, #0
 8007b98:	61fb      	str	r3, [r7, #28]
 8007b9a:	e004      	b.n	8007ba6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ba6:	f001 f831 	bl	8008c0c <vPortExitCritical>

	return xReturn;
 8007baa:	69fb      	ldr	r3, [r7, #28]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3720      	adds	r7, #32
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}
 8007bb4:	20001068 	.word	0x20001068
 8007bb8:	2000107c 	.word	0x2000107c

08007bbc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007bc0:	4b03      	ldr	r3, [pc, #12]	@ (8007bd0 <vTaskMissedYield+0x14>)
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	601a      	str	r2, [r3, #0]
}
 8007bc6:	bf00      	nop
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bc80      	pop	{r7}
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	20001078 	.word	0x20001078

08007bd4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bdc:	f000 f852 	bl	8007c84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007be0:	4b06      	ldr	r3, [pc, #24]	@ (8007bfc <prvIdleTask+0x28>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d9f9      	bls.n	8007bdc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007be8:	4b05      	ldr	r3, [pc, #20]	@ (8007c00 <prvIdleTask+0x2c>)
 8007bea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bee:	601a      	str	r2, [r3, #0]
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007bf8:	e7f0      	b.n	8007bdc <prvIdleTask+0x8>
 8007bfa:	bf00      	nop
 8007bfc:	20000b94 	.word	0x20000b94
 8007c00:	e000ed04 	.word	0xe000ed04

08007c04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	607b      	str	r3, [r7, #4]
 8007c0e:	e00c      	b.n	8007c2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	4a12      	ldr	r2, [pc, #72]	@ (8007c64 <prvInitialiseTaskLists+0x60>)
 8007c1c:	4413      	add	r3, r2
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7fe faae 	bl	8006180 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	3301      	adds	r3, #1
 8007c28:	607b      	str	r3, [r7, #4]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2b37      	cmp	r3, #55	@ 0x37
 8007c2e:	d9ef      	bls.n	8007c10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c30:	480d      	ldr	r0, [pc, #52]	@ (8007c68 <prvInitialiseTaskLists+0x64>)
 8007c32:	f7fe faa5 	bl	8006180 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c36:	480d      	ldr	r0, [pc, #52]	@ (8007c6c <prvInitialiseTaskLists+0x68>)
 8007c38:	f7fe faa2 	bl	8006180 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c3c:	480c      	ldr	r0, [pc, #48]	@ (8007c70 <prvInitialiseTaskLists+0x6c>)
 8007c3e:	f7fe fa9f 	bl	8006180 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c42:	480c      	ldr	r0, [pc, #48]	@ (8007c74 <prvInitialiseTaskLists+0x70>)
 8007c44:	f7fe fa9c 	bl	8006180 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c48:	480b      	ldr	r0, [pc, #44]	@ (8007c78 <prvInitialiseTaskLists+0x74>)
 8007c4a:	f7fe fa99 	bl	8006180 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007c7c <prvInitialiseTaskLists+0x78>)
 8007c50:	4a05      	ldr	r2, [pc, #20]	@ (8007c68 <prvInitialiseTaskLists+0x64>)
 8007c52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c54:	4b0a      	ldr	r3, [pc, #40]	@ (8007c80 <prvInitialiseTaskLists+0x7c>)
 8007c56:	4a05      	ldr	r2, [pc, #20]	@ (8007c6c <prvInitialiseTaskLists+0x68>)
 8007c58:	601a      	str	r2, [r3, #0]
}
 8007c5a:	bf00      	nop
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	20000b94 	.word	0x20000b94
 8007c68:	20000ff4 	.word	0x20000ff4
 8007c6c:	20001008 	.word	0x20001008
 8007c70:	20001024 	.word	0x20001024
 8007c74:	20001038 	.word	0x20001038
 8007c78:	20001050 	.word	0x20001050
 8007c7c:	2000101c 	.word	0x2000101c
 8007c80:	20001020 	.word	0x20001020

08007c84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b082      	sub	sp, #8
 8007c88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c8a:	e019      	b.n	8007cc0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c8c:	f000 ff8e 	bl	8008bac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c90:	4b10      	ldr	r3, [pc, #64]	@ (8007cd4 <prvCheckTasksWaitingTermination+0x50>)
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	3304      	adds	r3, #4
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f7fe faf5 	bl	800628c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd8 <prvCheckTasksWaitingTermination+0x54>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8007cd8 <prvCheckTasksWaitingTermination+0x54>)
 8007caa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007cac:	4b0b      	ldr	r3, [pc, #44]	@ (8007cdc <prvCheckTasksWaitingTermination+0x58>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	3b01      	subs	r3, #1
 8007cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8007cdc <prvCheckTasksWaitingTermination+0x58>)
 8007cb4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007cb6:	f000 ffa9 	bl	8008c0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 f810 	bl	8007ce0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007cc0:	4b06      	ldr	r3, [pc, #24]	@ (8007cdc <prvCheckTasksWaitingTermination+0x58>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1e1      	bne.n	8007c8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007cc8:	bf00      	nop
 8007cca:	bf00      	nop
 8007ccc:	3708      	adds	r7, #8
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	20001038 	.word	0x20001038
 8007cd8:	20001064 	.word	0x20001064
 8007cdc:	2000104c 	.word	0x2000104c

08007ce0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	3354      	adds	r3, #84	@ 0x54
 8007cec:	4618      	mov	r0, r3
 8007cee:	f001 fc5b 	bl	80095a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d108      	bne.n	8007d0e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d00:	4618      	mov	r0, r3
 8007d02:	f001 f923 	bl	8008f4c <vPortFree>
				vPortFree( pxTCB );
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f001 f920 	bl	8008f4c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007d0c:	e019      	b.n	8007d42 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d103      	bne.n	8007d20 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f001 f917 	bl	8008f4c <vPortFree>
	}
 8007d1e:	e010      	b.n	8007d42 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007d26:	2b02      	cmp	r3, #2
 8007d28:	d00b      	beq.n	8007d42 <prvDeleteTCB+0x62>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2e:	f383 8811 	msr	BASEPRI, r3
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	60fb      	str	r3, [r7, #12]
}
 8007d3c:	bf00      	nop
 8007d3e:	bf00      	nop
 8007d40:	e7fd      	b.n	8007d3e <prvDeleteTCB+0x5e>
	}
 8007d42:	bf00      	nop
 8007d44:	3710      	adds	r7, #16
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
	...

08007d4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d52:	4b0c      	ldr	r3, [pc, #48]	@ (8007d84 <prvResetNextTaskUnblockTime+0x38>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d104      	bne.n	8007d66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d88 <prvResetNextTaskUnblockTime+0x3c>)
 8007d5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007d64:	e008      	b.n	8007d78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d66:	4b07      	ldr	r3, [pc, #28]	@ (8007d84 <prvResetNextTaskUnblockTime+0x38>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	68db      	ldr	r3, [r3, #12]
 8007d6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	4a04      	ldr	r2, [pc, #16]	@ (8007d88 <prvResetNextTaskUnblockTime+0x3c>)
 8007d76:	6013      	str	r3, [r2, #0]
}
 8007d78:	bf00      	nop
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bc80      	pop	{r7}
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop
 8007d84:	2000101c 	.word	0x2000101c
 8007d88:	20001084 	.word	0x20001084

08007d8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007d92:	4b0b      	ldr	r3, [pc, #44]	@ (8007dc0 <xTaskGetSchedulerState+0x34>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d102      	bne.n	8007da0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	607b      	str	r3, [r7, #4]
 8007d9e:	e008      	b.n	8007db2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007da0:	4b08      	ldr	r3, [pc, #32]	@ (8007dc4 <xTaskGetSchedulerState+0x38>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d102      	bne.n	8007dae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007da8:	2302      	movs	r3, #2
 8007daa:	607b      	str	r3, [r7, #4]
 8007dac:	e001      	b.n	8007db2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007dae:	2300      	movs	r3, #0
 8007db0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007db2:	687b      	ldr	r3, [r7, #4]
	}
 8007db4:	4618      	mov	r0, r3
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bc80      	pop	{r7}
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	20001070 	.word	0x20001070
 8007dc4:	2000108c 	.word	0x2000108c

08007dc8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d051      	beq.n	8007e82 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007de2:	4b2a      	ldr	r3, [pc, #168]	@ (8007e8c <xTaskPriorityInherit+0xc4>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d241      	bcs.n	8007e70 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	699b      	ldr	r3, [r3, #24]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	db06      	blt.n	8007e02 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007df4:	4b25      	ldr	r3, [pc, #148]	@ (8007e8c <xTaskPriorityInherit+0xc4>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dfa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	6959      	ldr	r1, [r3, #20]
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4413      	add	r3, r2
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4a1f      	ldr	r2, [pc, #124]	@ (8007e90 <xTaskPriorityInherit+0xc8>)
 8007e14:	4413      	add	r3, r2
 8007e16:	4299      	cmp	r1, r3
 8007e18:	d122      	bne.n	8007e60 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	3304      	adds	r3, #4
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7fe fa34 	bl	800628c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007e24:	4b19      	ldr	r3, [pc, #100]	@ (8007e8c <xTaskPriorityInherit+0xc4>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e32:	4b18      	ldr	r3, [pc, #96]	@ (8007e94 <xTaskPriorityInherit+0xcc>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d903      	bls.n	8007e42 <xTaskPriorityInherit+0x7a>
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3e:	4a15      	ldr	r2, [pc, #84]	@ (8007e94 <xTaskPriorityInherit+0xcc>)
 8007e40:	6013      	str	r3, [r2, #0]
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e46:	4613      	mov	r3, r2
 8007e48:	009b      	lsls	r3, r3, #2
 8007e4a:	4413      	add	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4a10      	ldr	r2, [pc, #64]	@ (8007e90 <xTaskPriorityInherit+0xc8>)
 8007e50:	441a      	add	r2, r3
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	3304      	adds	r3, #4
 8007e56:	4619      	mov	r1, r3
 8007e58:	4610      	mov	r0, r2
 8007e5a:	f7fe f9bc 	bl	80061d6 <vListInsertEnd>
 8007e5e:	e004      	b.n	8007e6a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007e60:	4b0a      	ldr	r3, [pc, #40]	@ (8007e8c <xTaskPriorityInherit+0xc4>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	60fb      	str	r3, [r7, #12]
 8007e6e:	e008      	b.n	8007e82 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007e74:	4b05      	ldr	r3, [pc, #20]	@ (8007e8c <xTaskPriorityInherit+0xc4>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d201      	bcs.n	8007e82 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007e82:	68fb      	ldr	r3, [r7, #12]
	}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3710      	adds	r7, #16
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	20000b90 	.word	0x20000b90
 8007e90:	20000b94 	.word	0x20000b94
 8007e94:	2000106c 	.word	0x2000106c

08007e98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d058      	beq.n	8007f60 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007eae:	4b2f      	ldr	r3, [pc, #188]	@ (8007f6c <xTaskPriorityDisinherit+0xd4>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	693a      	ldr	r2, [r7, #16]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d00b      	beq.n	8007ed0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ebc:	f383 8811 	msr	BASEPRI, r3
 8007ec0:	f3bf 8f6f 	isb	sy
 8007ec4:	f3bf 8f4f 	dsb	sy
 8007ec8:	60fb      	str	r3, [r7, #12]
}
 8007eca:	bf00      	nop
 8007ecc:	bf00      	nop
 8007ece:	e7fd      	b.n	8007ecc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d10b      	bne.n	8007ef0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007edc:	f383 8811 	msr	BASEPRI, r3
 8007ee0:	f3bf 8f6f 	isb	sy
 8007ee4:	f3bf 8f4f 	dsb	sy
 8007ee8:	60bb      	str	r3, [r7, #8]
}
 8007eea:	bf00      	nop
 8007eec:	bf00      	nop
 8007eee:	e7fd      	b.n	8007eec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ef4:	1e5a      	subs	r2, r3, #1
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f02:	429a      	cmp	r2, r3
 8007f04:	d02c      	beq.n	8007f60 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d128      	bne.n	8007f60 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	3304      	adds	r3, #4
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe f9ba 	bl	800628c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f24:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f30:	4b0f      	ldr	r3, [pc, #60]	@ (8007f70 <xTaskPriorityDisinherit+0xd8>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d903      	bls.n	8007f40 <xTaskPriorityDisinherit+0xa8>
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8007f70 <xTaskPriorityDisinherit+0xd8>)
 8007f3e:	6013      	str	r3, [r2, #0]
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f44:	4613      	mov	r3, r2
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	4413      	add	r3, r2
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	4a09      	ldr	r2, [pc, #36]	@ (8007f74 <xTaskPriorityDisinherit+0xdc>)
 8007f4e:	441a      	add	r2, r3
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	3304      	adds	r3, #4
 8007f54:	4619      	mov	r1, r3
 8007f56:	4610      	mov	r0, r2
 8007f58:	f7fe f93d 	bl	80061d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f60:	697b      	ldr	r3, [r7, #20]
	}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3718      	adds	r7, #24
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop
 8007f6c:	20000b90 	.word	0x20000b90
 8007f70:	2000106c 	.word	0x2000106c
 8007f74:	20000b94 	.word	0x20000b94

08007f78 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b088      	sub	sp, #32
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007f86:	2301      	movs	r3, #1
 8007f88:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d06c      	beq.n	800806a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d10b      	bne.n	8007fb0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9c:	f383 8811 	msr	BASEPRI, r3
 8007fa0:	f3bf 8f6f 	isb	sy
 8007fa4:	f3bf 8f4f 	dsb	sy
 8007fa8:	60fb      	str	r3, [r7, #12]
}
 8007faa:	bf00      	nop
 8007fac:	bf00      	nop
 8007fae:	e7fd      	b.n	8007fac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fb4:	683a      	ldr	r2, [r7, #0]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d902      	bls.n	8007fc0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	61fb      	str	r3, [r7, #28]
 8007fbe:	e002      	b.n	8007fc6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fc4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fca:	69fa      	ldr	r2, [r7, #28]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d04c      	beq.n	800806a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fd4:	697a      	ldr	r2, [r7, #20]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d147      	bne.n	800806a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007fda:	4b26      	ldr	r3, [pc, #152]	@ (8008074 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	69ba      	ldr	r2, [r7, #24]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d10b      	bne.n	8007ffc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe8:	f383 8811 	msr	BASEPRI, r3
 8007fec:	f3bf 8f6f 	isb	sy
 8007ff0:	f3bf 8f4f 	dsb	sy
 8007ff4:	60bb      	str	r3, [r7, #8]
}
 8007ff6:	bf00      	nop
 8007ff8:	bf00      	nop
 8007ffa:	e7fd      	b.n	8007ff8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008000:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	69fa      	ldr	r2, [r7, #28]
 8008006:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	699b      	ldr	r3, [r3, #24]
 800800c:	2b00      	cmp	r3, #0
 800800e:	db04      	blt.n	800801a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	6959      	ldr	r1, [r3, #20]
 800801e:	693a      	ldr	r2, [r7, #16]
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4a13      	ldr	r2, [pc, #76]	@ (8008078 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800802a:	4413      	add	r3, r2
 800802c:	4299      	cmp	r1, r3
 800802e:	d11c      	bne.n	800806a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008030:	69bb      	ldr	r3, [r7, #24]
 8008032:	3304      	adds	r3, #4
 8008034:	4618      	mov	r0, r3
 8008036:	f7fe f929 	bl	800628c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800803e:	4b0f      	ldr	r3, [pc, #60]	@ (800807c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	429a      	cmp	r2, r3
 8008044:	d903      	bls.n	800804e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804a:	4a0c      	ldr	r2, [pc, #48]	@ (800807c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800804c:	6013      	str	r3, [r2, #0]
 800804e:	69bb      	ldr	r3, [r7, #24]
 8008050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008052:	4613      	mov	r3, r2
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	4413      	add	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4a07      	ldr	r2, [pc, #28]	@ (8008078 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800805c:	441a      	add	r2, r3
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	3304      	adds	r3, #4
 8008062:	4619      	mov	r1, r3
 8008064:	4610      	mov	r0, r2
 8008066:	f7fe f8b6 	bl	80061d6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800806a:	bf00      	nop
 800806c:	3720      	adds	r7, #32
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	20000b90 	.word	0x20000b90
 8008078:	20000b94 	.word	0x20000b94
 800807c:	2000106c 	.word	0x2000106c

08008080 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008080:	b480      	push	{r7}
 8008082:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008084:	4b07      	ldr	r3, [pc, #28]	@ (80080a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d004      	beq.n	8008096 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800808c:	4b05      	ldr	r3, [pc, #20]	@ (80080a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008092:	3201      	adds	r2, #1
 8008094:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008096:	4b03      	ldr	r3, [pc, #12]	@ (80080a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008098:	681b      	ldr	r3, [r3, #0]
	}
 800809a:	4618      	mov	r0, r3
 800809c:	46bd      	mov	sp, r7
 800809e:	bc80      	pop	{r7}
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	20000b90 	.word	0x20000b90

080080a8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80080b2:	f000 fd7b 	bl	8008bac <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80080b6:	4b20      	ldr	r3, [pc, #128]	@ (8008138 <ulTaskNotifyTake+0x90>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d113      	bne.n	80080ea <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80080c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008138 <ulTaskNotifyTake+0x90>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00b      	beq.n	80080ea <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80080d2:	2101      	movs	r1, #1
 80080d4:	6838      	ldr	r0, [r7, #0]
 80080d6:	f000 f8c9 	bl	800826c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80080da:	4b18      	ldr	r3, [pc, #96]	@ (800813c <ulTaskNotifyTake+0x94>)
 80080dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080e0:	601a      	str	r2, [r3, #0]
 80080e2:	f3bf 8f4f 	dsb	sy
 80080e6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80080ea:	f000 fd8f 	bl	8008c0c <vPortExitCritical>

		taskENTER_CRITICAL();
 80080ee:	f000 fd5d 	bl	8008bac <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80080f2:	4b11      	ldr	r3, [pc, #68]	@ (8008138 <ulTaskNotifyTake+0x90>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80080fa:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00e      	beq.n	8008120 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d005      	beq.n	8008114 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008108:	4b0b      	ldr	r3, [pc, #44]	@ (8008138 <ulTaskNotifyTake+0x90>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2200      	movs	r2, #0
 800810e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8008112:	e005      	b.n	8008120 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008114:	4b08      	ldr	r3, [pc, #32]	@ (8008138 <ulTaskNotifyTake+0x90>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	68fa      	ldr	r2, [r7, #12]
 800811a:	3a01      	subs	r2, #1
 800811c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008120:	4b05      	ldr	r3, [pc, #20]	@ (8008138 <ulTaskNotifyTake+0x90>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800812a:	f000 fd6f 	bl	8008c0c <vPortExitCritical>

		return ulReturn;
 800812e:	68fb      	ldr	r3, [r7, #12]
	}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	20000b90 	.word	0x20000b90
 800813c:	e000ed04 	.word	0xe000ed04

08008140 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008140:	b580      	push	{r7, lr}
 8008142:	b08a      	sub	sp, #40	@ 0x28
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d10b      	bne.n	8008168 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8008150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008154:	f383 8811 	msr	BASEPRI, r3
 8008158:	f3bf 8f6f 	isb	sy
 800815c:	f3bf 8f4f 	dsb	sy
 8008160:	61bb      	str	r3, [r7, #24]
}
 8008162:	bf00      	nop
 8008164:	bf00      	nop
 8008166:	e7fd      	b.n	8008164 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008168:	f000 fde2 	bl	8008d30 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8008170:	f3ef 8211 	mrs	r2, BASEPRI
 8008174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008178:	f383 8811 	msr	BASEPRI, r3
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	617a      	str	r2, [r7, #20]
 8008186:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008188:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800818a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800818c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008192:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008196:	2202      	movs	r2, #2
 8008198:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800819c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80081a2:	1c5a      	adds	r2, r3, #1
 80081a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80081aa:	7ffb      	ldrb	r3, [r7, #31]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d147      	bne.n	8008240 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80081b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d00b      	beq.n	80081d0 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 80081b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081bc:	f383 8811 	msr	BASEPRI, r3
 80081c0:	f3bf 8f6f 	isb	sy
 80081c4:	f3bf 8f4f 	dsb	sy
 80081c8:	60fb      	str	r3, [r7, #12]
}
 80081ca:	bf00      	nop
 80081cc:	bf00      	nop
 80081ce:	e7fd      	b.n	80081cc <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081d0:	4b20      	ldr	r3, [pc, #128]	@ (8008254 <vTaskNotifyGiveFromISR+0x114>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d11d      	bne.n	8008214 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081da:	3304      	adds	r3, #4
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fe f855 	bl	800628c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80081e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081e6:	4b1c      	ldr	r3, [pc, #112]	@ (8008258 <vTaskNotifyGiveFromISR+0x118>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d903      	bls.n	80081f6 <vTaskNotifyGiveFromISR+0xb6>
 80081ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f2:	4a19      	ldr	r2, [pc, #100]	@ (8008258 <vTaskNotifyGiveFromISR+0x118>)
 80081f4:	6013      	str	r3, [r2, #0]
 80081f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081fa:	4613      	mov	r3, r2
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	4413      	add	r3, r2
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4a16      	ldr	r2, [pc, #88]	@ (800825c <vTaskNotifyGiveFromISR+0x11c>)
 8008204:	441a      	add	r2, r3
 8008206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008208:	3304      	adds	r3, #4
 800820a:	4619      	mov	r1, r3
 800820c:	4610      	mov	r0, r2
 800820e:	f7fd ffe2 	bl	80061d6 <vListInsertEnd>
 8008212:	e005      	b.n	8008220 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008216:	3318      	adds	r3, #24
 8008218:	4619      	mov	r1, r3
 800821a:	4811      	ldr	r0, [pc, #68]	@ (8008260 <vTaskNotifyGiveFromISR+0x120>)
 800821c:	f7fd ffdb 	bl	80061d6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008224:	4b0f      	ldr	r3, [pc, #60]	@ (8008264 <vTaskNotifyGiveFromISR+0x124>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822a:	429a      	cmp	r2, r3
 800822c:	d908      	bls.n	8008240 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d002      	beq.n	800823a <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	2201      	movs	r2, #1
 8008238:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800823a:	4b0b      	ldr	r3, [pc, #44]	@ (8008268 <vTaskNotifyGiveFromISR+0x128>)
 800823c:	2201      	movs	r2, #1
 800823e:	601a      	str	r2, [r3, #0]
 8008240:	6a3b      	ldr	r3, [r7, #32]
 8008242:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	f383 8811 	msr	BASEPRI, r3
}
 800824a:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800824c:	bf00      	nop
 800824e:	3728      	adds	r7, #40	@ 0x28
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}
 8008254:	2000108c 	.word	0x2000108c
 8008258:	2000106c 	.word	0x2000106c
 800825c:	20000b94 	.word	0x20000b94
 8008260:	20001024 	.word	0x20001024
 8008264:	20000b90 	.word	0x20000b90
 8008268:	20001078 	.word	0x20001078

0800826c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008276:	4b21      	ldr	r3, [pc, #132]	@ (80082fc <prvAddCurrentTaskToDelayedList+0x90>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800827c:	4b20      	ldr	r3, [pc, #128]	@ (8008300 <prvAddCurrentTaskToDelayedList+0x94>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3304      	adds	r3, #4
 8008282:	4618      	mov	r0, r3
 8008284:	f7fe f802 	bl	800628c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800828e:	d10a      	bne.n	80082a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d007      	beq.n	80082a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008296:	4b1a      	ldr	r3, [pc, #104]	@ (8008300 <prvAddCurrentTaskToDelayedList+0x94>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	3304      	adds	r3, #4
 800829c:	4619      	mov	r1, r3
 800829e:	4819      	ldr	r0, [pc, #100]	@ (8008304 <prvAddCurrentTaskToDelayedList+0x98>)
 80082a0:	f7fd ff99 	bl	80061d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082a4:	e026      	b.n	80082f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082a6:	68fa      	ldr	r2, [r7, #12]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	4413      	add	r3, r2
 80082ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082ae:	4b14      	ldr	r3, [pc, #80]	@ (8008300 <prvAddCurrentTaskToDelayedList+0x94>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	68ba      	ldr	r2, [r7, #8]
 80082b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80082b6:	68ba      	ldr	r2, [r7, #8]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d209      	bcs.n	80082d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082be:	4b12      	ldr	r3, [pc, #72]	@ (8008308 <prvAddCurrentTaskToDelayedList+0x9c>)
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	4b0f      	ldr	r3, [pc, #60]	@ (8008300 <prvAddCurrentTaskToDelayedList+0x94>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	3304      	adds	r3, #4
 80082c8:	4619      	mov	r1, r3
 80082ca:	4610      	mov	r0, r2
 80082cc:	f7fd ffa6 	bl	800621c <vListInsert>
}
 80082d0:	e010      	b.n	80082f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082d2:	4b0e      	ldr	r3, [pc, #56]	@ (800830c <prvAddCurrentTaskToDelayedList+0xa0>)
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008300 <prvAddCurrentTaskToDelayedList+0x94>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	3304      	adds	r3, #4
 80082dc:	4619      	mov	r1, r3
 80082de:	4610      	mov	r0, r2
 80082e0:	f7fd ff9c 	bl	800621c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80082e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d202      	bcs.n	80082f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80082ee:	4a08      	ldr	r2, [pc, #32]	@ (8008310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	6013      	str	r3, [r2, #0]
}
 80082f4:	bf00      	nop
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}
 80082fc:	20001068 	.word	0x20001068
 8008300:	20000b90 	.word	0x20000b90
 8008304:	20001050 	.word	0x20001050
 8008308:	20001020 	.word	0x20001020
 800830c:	2000101c 	.word	0x2000101c
 8008310:	20001084 	.word	0x20001084

08008314 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b08a      	sub	sp, #40	@ 0x28
 8008318:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800831a:	2300      	movs	r3, #0
 800831c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800831e:	f000 fb11 	bl	8008944 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008322:	4b1d      	ldr	r3, [pc, #116]	@ (8008398 <xTimerCreateTimerTask+0x84>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d021      	beq.n	800836e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800832a:	2300      	movs	r3, #0
 800832c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800832e:	2300      	movs	r3, #0
 8008330:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008332:	1d3a      	adds	r2, r7, #4
 8008334:	f107 0108 	add.w	r1, r7, #8
 8008338:	f107 030c 	add.w	r3, r7, #12
 800833c:	4618      	mov	r0, r3
 800833e:	f7fd ff05 	bl	800614c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008342:	6879      	ldr	r1, [r7, #4]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	9202      	str	r2, [sp, #8]
 800834a:	9301      	str	r3, [sp, #4]
 800834c:	2302      	movs	r3, #2
 800834e:	9300      	str	r3, [sp, #0]
 8008350:	2300      	movs	r3, #0
 8008352:	460a      	mov	r2, r1
 8008354:	4911      	ldr	r1, [pc, #68]	@ (800839c <xTimerCreateTimerTask+0x88>)
 8008356:	4812      	ldr	r0, [pc, #72]	@ (80083a0 <xTimerCreateTimerTask+0x8c>)
 8008358:	f7fe fe50 	bl	8006ffc <xTaskCreateStatic>
 800835c:	4603      	mov	r3, r0
 800835e:	4a11      	ldr	r2, [pc, #68]	@ (80083a4 <xTimerCreateTimerTask+0x90>)
 8008360:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008362:	4b10      	ldr	r3, [pc, #64]	@ (80083a4 <xTimerCreateTimerTask+0x90>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d001      	beq.n	800836e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800836a:	2301      	movs	r3, #1
 800836c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d10b      	bne.n	800838c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008378:	f383 8811 	msr	BASEPRI, r3
 800837c:	f3bf 8f6f 	isb	sy
 8008380:	f3bf 8f4f 	dsb	sy
 8008384:	613b      	str	r3, [r7, #16]
}
 8008386:	bf00      	nop
 8008388:	bf00      	nop
 800838a:	e7fd      	b.n	8008388 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800838c:	697b      	ldr	r3, [r7, #20]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3718      	adds	r7, #24
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	200010c0 	.word	0x200010c0
 800839c:	08009cfc 	.word	0x08009cfc
 80083a0:	080084e1 	.word	0x080084e1
 80083a4:	200010c4 	.word	0x200010c4

080083a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b08a      	sub	sp, #40	@ 0x28
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	607a      	str	r2, [r7, #4]
 80083b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80083b6:	2300      	movs	r3, #0
 80083b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10b      	bne.n	80083d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c4:	f383 8811 	msr	BASEPRI, r3
 80083c8:	f3bf 8f6f 	isb	sy
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	623b      	str	r3, [r7, #32]
}
 80083d2:	bf00      	nop
 80083d4:	bf00      	nop
 80083d6:	e7fd      	b.n	80083d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80083d8:	4b19      	ldr	r3, [pc, #100]	@ (8008440 <xTimerGenericCommand+0x98>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d02a      	beq.n	8008436 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	2b05      	cmp	r3, #5
 80083f0:	dc18      	bgt.n	8008424 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80083f2:	f7ff fccb 	bl	8007d8c <xTaskGetSchedulerState>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b02      	cmp	r3, #2
 80083fa:	d109      	bne.n	8008410 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80083fc:	4b10      	ldr	r3, [pc, #64]	@ (8008440 <xTimerGenericCommand+0x98>)
 80083fe:	6818      	ldr	r0, [r3, #0]
 8008400:	f107 0110 	add.w	r1, r7, #16
 8008404:	2300      	movs	r3, #0
 8008406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008408:	f7fe f8e2 	bl	80065d0 <xQueueGenericSend>
 800840c:	6278      	str	r0, [r7, #36]	@ 0x24
 800840e:	e012      	b.n	8008436 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008410:	4b0b      	ldr	r3, [pc, #44]	@ (8008440 <xTimerGenericCommand+0x98>)
 8008412:	6818      	ldr	r0, [r3, #0]
 8008414:	f107 0110 	add.w	r1, r7, #16
 8008418:	2300      	movs	r3, #0
 800841a:	2200      	movs	r2, #0
 800841c:	f7fe f8d8 	bl	80065d0 <xQueueGenericSend>
 8008420:	6278      	str	r0, [r7, #36]	@ 0x24
 8008422:	e008      	b.n	8008436 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008424:	4b06      	ldr	r3, [pc, #24]	@ (8008440 <xTimerGenericCommand+0x98>)
 8008426:	6818      	ldr	r0, [r3, #0]
 8008428:	f107 0110 	add.w	r1, r7, #16
 800842c:	2300      	movs	r3, #0
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	f7fe f9d0 	bl	80067d4 <xQueueGenericSendFromISR>
 8008434:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008438:	4618      	mov	r0, r3
 800843a:	3728      	adds	r7, #40	@ 0x28
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	200010c0 	.word	0x200010c0

08008444 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b088      	sub	sp, #32
 8008448:	af02      	add	r7, sp, #8
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800844e:	4b23      	ldr	r3, [pc, #140]	@ (80084dc <prvProcessExpiredTimer+0x98>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	3304      	adds	r3, #4
 800845c:	4618      	mov	r0, r3
 800845e:	f7fd ff15 	bl	800628c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008468:	f003 0304 	and.w	r3, r3, #4
 800846c:	2b00      	cmp	r3, #0
 800846e:	d023      	beq.n	80084b8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	699a      	ldr	r2, [r3, #24]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	18d1      	adds	r1, r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	6978      	ldr	r0, [r7, #20]
 800847e:	f000 f8d3 	bl	8008628 <prvInsertTimerInActiveList>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d020      	beq.n	80084ca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008488:	2300      	movs	r3, #0
 800848a:	9300      	str	r3, [sp, #0]
 800848c:	2300      	movs	r3, #0
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	2100      	movs	r1, #0
 8008492:	6978      	ldr	r0, [r7, #20]
 8008494:	f7ff ff88 	bl	80083a8 <xTimerGenericCommand>
 8008498:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d114      	bne.n	80084ca <prvProcessExpiredTimer+0x86>
	__asm volatile
 80084a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a4:	f383 8811 	msr	BASEPRI, r3
 80084a8:	f3bf 8f6f 	isb	sy
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	60fb      	str	r3, [r7, #12]
}
 80084b2:	bf00      	nop
 80084b4:	bf00      	nop
 80084b6:	e7fd      	b.n	80084b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084be:	f023 0301 	bic.w	r3, r3, #1
 80084c2:	b2da      	uxtb	r2, r3
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	6978      	ldr	r0, [r7, #20]
 80084d0:	4798      	blx	r3
}
 80084d2:	bf00      	nop
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	200010b8 	.word	0x200010b8

080084e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80084e8:	f107 0308 	add.w	r3, r7, #8
 80084ec:	4618      	mov	r0, r3
 80084ee:	f000 f859 	bl	80085a4 <prvGetNextExpireTime>
 80084f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	4619      	mov	r1, r3
 80084f8:	68f8      	ldr	r0, [r7, #12]
 80084fa:	f000 f805 	bl	8008508 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80084fe:	f000 f8d5 	bl	80086ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008502:	bf00      	nop
 8008504:	e7f0      	b.n	80084e8 <prvTimerTask+0x8>
	...

08008508 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008512:	f7ff f84b 	bl	80075ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008516:	f107 0308 	add.w	r3, r7, #8
 800851a:	4618      	mov	r0, r3
 800851c:	f000 f864 	bl	80085e8 <prvSampleTimeNow>
 8008520:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d130      	bne.n	800858a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d10a      	bne.n	8008544 <prvProcessTimerOrBlockTask+0x3c>
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	429a      	cmp	r2, r3
 8008534:	d806      	bhi.n	8008544 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008536:	f7ff f847 	bl	80075c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800853a:	68f9      	ldr	r1, [r7, #12]
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff ff81 	bl	8008444 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008542:	e024      	b.n	800858e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d008      	beq.n	800855c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800854a:	4b13      	ldr	r3, [pc, #76]	@ (8008598 <prvProcessTimerOrBlockTask+0x90>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d101      	bne.n	8008558 <prvProcessTimerOrBlockTask+0x50>
 8008554:	2301      	movs	r3, #1
 8008556:	e000      	b.n	800855a <prvProcessTimerOrBlockTask+0x52>
 8008558:	2300      	movs	r3, #0
 800855a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800855c:	4b0f      	ldr	r3, [pc, #60]	@ (800859c <prvProcessTimerOrBlockTask+0x94>)
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	4619      	mov	r1, r3
 800856a:	f7fe fd13 	bl	8006f94 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800856e:	f7ff f82b 	bl	80075c8 <xTaskResumeAll>
 8008572:	4603      	mov	r3, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10a      	bne.n	800858e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008578:	4b09      	ldr	r3, [pc, #36]	@ (80085a0 <prvProcessTimerOrBlockTask+0x98>)
 800857a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800857e:	601a      	str	r2, [r3, #0]
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	f3bf 8f6f 	isb	sy
}
 8008588:	e001      	b.n	800858e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800858a:	f7ff f81d 	bl	80075c8 <xTaskResumeAll>
}
 800858e:	bf00      	nop
 8008590:	3710      	adds	r7, #16
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	200010bc 	.word	0x200010bc
 800859c:	200010c0 	.word	0x200010c0
 80085a0:	e000ed04 	.word	0xe000ed04

080085a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80085a4:	b480      	push	{r7}
 80085a6:	b085      	sub	sp, #20
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80085ac:	4b0d      	ldr	r3, [pc, #52]	@ (80085e4 <prvGetNextExpireTime+0x40>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d101      	bne.n	80085ba <prvGetNextExpireTime+0x16>
 80085b6:	2201      	movs	r2, #1
 80085b8:	e000      	b.n	80085bc <prvGetNextExpireTime+0x18>
 80085ba:	2200      	movs	r2, #0
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d105      	bne.n	80085d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085c8:	4b06      	ldr	r3, [pc, #24]	@ (80085e4 <prvGetNextExpireTime+0x40>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	60fb      	str	r3, [r7, #12]
 80085d2:	e001      	b.n	80085d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80085d4:	2300      	movs	r3, #0
 80085d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80085d8:	68fb      	ldr	r3, [r7, #12]
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3714      	adds	r7, #20
 80085de:	46bd      	mov	sp, r7
 80085e0:	bc80      	pop	{r7}
 80085e2:	4770      	bx	lr
 80085e4:	200010b8 	.word	0x200010b8

080085e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80085f0:	f7ff f888 	bl	8007704 <xTaskGetTickCount>
 80085f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80085f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008624 <prvSampleTimeNow+0x3c>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	68fa      	ldr	r2, [r7, #12]
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d205      	bcs.n	800860c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008600:	f000 f93a 	bl	8008878 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	601a      	str	r2, [r3, #0]
 800860a:	e002      	b.n	8008612 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008612:	4a04      	ldr	r2, [pc, #16]	@ (8008624 <prvSampleTimeNow+0x3c>)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008618:	68fb      	ldr	r3, [r7, #12]
}
 800861a:	4618      	mov	r0, r3
 800861c:	3710      	adds	r7, #16
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
 8008622:	bf00      	nop
 8008624:	200010c8 	.word	0x200010c8

08008628 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b086      	sub	sp, #24
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	607a      	str	r2, [r7, #4]
 8008634:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008636:	2300      	movs	r3, #0
 8008638:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	68ba      	ldr	r2, [r7, #8]
 800863e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008646:	68ba      	ldr	r2, [r7, #8]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	429a      	cmp	r2, r3
 800864c:	d812      	bhi.n	8008674 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	1ad2      	subs	r2, r2, r3
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	699b      	ldr	r3, [r3, #24]
 8008658:	429a      	cmp	r2, r3
 800865a:	d302      	bcc.n	8008662 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800865c:	2301      	movs	r3, #1
 800865e:	617b      	str	r3, [r7, #20]
 8008660:	e01b      	b.n	800869a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008662:	4b10      	ldr	r3, [pc, #64]	@ (80086a4 <prvInsertTimerInActiveList+0x7c>)
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	3304      	adds	r3, #4
 800866a:	4619      	mov	r1, r3
 800866c:	4610      	mov	r0, r2
 800866e:	f7fd fdd5 	bl	800621c <vListInsert>
 8008672:	e012      	b.n	800869a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	429a      	cmp	r2, r3
 800867a:	d206      	bcs.n	800868a <prvInsertTimerInActiveList+0x62>
 800867c:	68ba      	ldr	r2, [r7, #8]
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	429a      	cmp	r2, r3
 8008682:	d302      	bcc.n	800868a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008684:	2301      	movs	r3, #1
 8008686:	617b      	str	r3, [r7, #20]
 8008688:	e007      	b.n	800869a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800868a:	4b07      	ldr	r3, [pc, #28]	@ (80086a8 <prvInsertTimerInActiveList+0x80>)
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	3304      	adds	r3, #4
 8008692:	4619      	mov	r1, r3
 8008694:	4610      	mov	r0, r2
 8008696:	f7fd fdc1 	bl	800621c <vListInsert>
		}
	}

	return xProcessTimerNow;
 800869a:	697b      	ldr	r3, [r7, #20]
}
 800869c:	4618      	mov	r0, r3
 800869e:	3718      	adds	r7, #24
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	200010bc 	.word	0x200010bc
 80086a8:	200010b8 	.word	0x200010b8

080086ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b08e      	sub	sp, #56	@ 0x38
 80086b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086b2:	e0ce      	b.n	8008852 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	da19      	bge.n	80086ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80086ba:	1d3b      	adds	r3, r7, #4
 80086bc:	3304      	adds	r3, #4
 80086be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80086c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10b      	bne.n	80086de <prvProcessReceivedCommands+0x32>
	__asm volatile
 80086c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ca:	f383 8811 	msr	BASEPRI, r3
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	61fb      	str	r3, [r7, #28]
}
 80086d8:	bf00      	nop
 80086da:	bf00      	nop
 80086dc:	e7fd      	b.n	80086da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80086de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086e4:	6850      	ldr	r0, [r2, #4]
 80086e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086e8:	6892      	ldr	r2, [r2, #8]
 80086ea:	4611      	mov	r1, r2
 80086ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	f2c0 80ae 	blt.w	8008852 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80086fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086fc:	695b      	ldr	r3, [r3, #20]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d004      	beq.n	800870c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008704:	3304      	adds	r3, #4
 8008706:	4618      	mov	r0, r3
 8008708:	f7fd fdc0 	bl	800628c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800870c:	463b      	mov	r3, r7
 800870e:	4618      	mov	r0, r3
 8008710:	f7ff ff6a 	bl	80085e8 <prvSampleTimeNow>
 8008714:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2b09      	cmp	r3, #9
 800871a:	f200 8097 	bhi.w	800884c <prvProcessReceivedCommands+0x1a0>
 800871e:	a201      	add	r2, pc, #4	@ (adr r2, 8008724 <prvProcessReceivedCommands+0x78>)
 8008720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008724:	0800874d 	.word	0x0800874d
 8008728:	0800874d 	.word	0x0800874d
 800872c:	0800874d 	.word	0x0800874d
 8008730:	080087c3 	.word	0x080087c3
 8008734:	080087d7 	.word	0x080087d7
 8008738:	08008823 	.word	0x08008823
 800873c:	0800874d 	.word	0x0800874d
 8008740:	0800874d 	.word	0x0800874d
 8008744:	080087c3 	.word	0x080087c3
 8008748:	080087d7 	.word	0x080087d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800874c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008752:	f043 0301 	orr.w	r3, r3, #1
 8008756:	b2da      	uxtb	r2, r3
 8008758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	18d1      	adds	r1, r2, r3
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800876a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800876c:	f7ff ff5c 	bl	8008628 <prvInsertTimerInActiveList>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d06c      	beq.n	8008850 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008778:	6a1b      	ldr	r3, [r3, #32]
 800877a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800877c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800877e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008780:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008784:	f003 0304 	and.w	r3, r3, #4
 8008788:	2b00      	cmp	r3, #0
 800878a:	d061      	beq.n	8008850 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008790:	699b      	ldr	r3, [r3, #24]
 8008792:	441a      	add	r2, r3
 8008794:	2300      	movs	r3, #0
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	2300      	movs	r3, #0
 800879a:	2100      	movs	r1, #0
 800879c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800879e:	f7ff fe03 	bl	80083a8 <xTimerGenericCommand>
 80087a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80087a4:	6a3b      	ldr	r3, [r7, #32]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d152      	bne.n	8008850 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80087aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ae:	f383 8811 	msr	BASEPRI, r3
 80087b2:	f3bf 8f6f 	isb	sy
 80087b6:	f3bf 8f4f 	dsb	sy
 80087ba:	61bb      	str	r3, [r7, #24]
}
 80087bc:	bf00      	nop
 80087be:	bf00      	nop
 80087c0:	e7fd      	b.n	80087be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087c8:	f023 0301 	bic.w	r3, r3, #1
 80087cc:	b2da      	uxtb	r2, r3
 80087ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80087d4:	e03d      	b.n	8008852 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087dc:	f043 0301 	orr.w	r3, r3, #1
 80087e0:	b2da      	uxtb	r2, r3
 80087e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80087ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f0:	699b      	ldr	r3, [r3, #24]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d10b      	bne.n	800880e <prvProcessReceivedCommands+0x162>
	__asm volatile
 80087f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fa:	f383 8811 	msr	BASEPRI, r3
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	617b      	str	r3, [r7, #20]
}
 8008808:	bf00      	nop
 800880a:	bf00      	nop
 800880c:	e7fd      	b.n	800880a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800880e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008810:	699a      	ldr	r2, [r3, #24]
 8008812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008814:	18d1      	adds	r1, r2, r3
 8008816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800881a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800881c:	f7ff ff04 	bl	8008628 <prvInsertTimerInActiveList>
					break;
 8008820:	e017      	b.n	8008852 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008824:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008828:	f003 0302 	and.w	r3, r3, #2
 800882c:	2b00      	cmp	r3, #0
 800882e:	d103      	bne.n	8008838 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008830:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008832:	f000 fb8b 	bl	8008f4c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008836:	e00c      	b.n	8008852 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800883a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800883e:	f023 0301 	bic.w	r3, r3, #1
 8008842:	b2da      	uxtb	r2, r3
 8008844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008846:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800884a:	e002      	b.n	8008852 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800884c:	bf00      	nop
 800884e:	e000      	b.n	8008852 <prvProcessReceivedCommands+0x1a6>
					break;
 8008850:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008852:	4b08      	ldr	r3, [pc, #32]	@ (8008874 <prvProcessReceivedCommands+0x1c8>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	1d39      	adds	r1, r7, #4
 8008858:	2200      	movs	r2, #0
 800885a:	4618      	mov	r0, r3
 800885c:	f7fe f858 	bl	8006910 <xQueueReceive>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	f47f af26 	bne.w	80086b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	3730      	adds	r7, #48	@ 0x30
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	200010c0 	.word	0x200010c0

08008878 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b088      	sub	sp, #32
 800887c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800887e:	e049      	b.n	8008914 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008880:	4b2e      	ldr	r3, [pc, #184]	@ (800893c <prvSwitchTimerLists+0xc4>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68db      	ldr	r3, [r3, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800888a:	4b2c      	ldr	r3, [pc, #176]	@ (800893c <prvSwitchTimerLists+0xc4>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	3304      	adds	r3, #4
 8008898:	4618      	mov	r0, r3
 800889a:	f7fd fcf7 	bl	800628c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6a1b      	ldr	r3, [r3, #32]
 80088a2:	68f8      	ldr	r0, [r7, #12]
 80088a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088ac:	f003 0304 	and.w	r3, r3, #4
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d02f      	beq.n	8008914 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	699b      	ldr	r3, [r3, #24]
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	4413      	add	r3, r2
 80088bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d90e      	bls.n	80088e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	68fa      	ldr	r2, [r7, #12]
 80088d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088d2:	4b1a      	ldr	r3, [pc, #104]	@ (800893c <prvSwitchTimerLists+0xc4>)
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	3304      	adds	r3, #4
 80088da:	4619      	mov	r1, r3
 80088dc:	4610      	mov	r0, r2
 80088de:	f7fd fc9d 	bl	800621c <vListInsert>
 80088e2:	e017      	b.n	8008914 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088e4:	2300      	movs	r3, #0
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	2300      	movs	r3, #0
 80088ea:	693a      	ldr	r2, [r7, #16]
 80088ec:	2100      	movs	r1, #0
 80088ee:	68f8      	ldr	r0, [r7, #12]
 80088f0:	f7ff fd5a 	bl	80083a8 <xTimerGenericCommand>
 80088f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d10b      	bne.n	8008914 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80088fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008900:	f383 8811 	msr	BASEPRI, r3
 8008904:	f3bf 8f6f 	isb	sy
 8008908:	f3bf 8f4f 	dsb	sy
 800890c:	603b      	str	r3, [r7, #0]
}
 800890e:	bf00      	nop
 8008910:	bf00      	nop
 8008912:	e7fd      	b.n	8008910 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008914:	4b09      	ldr	r3, [pc, #36]	@ (800893c <prvSwitchTimerLists+0xc4>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1b0      	bne.n	8008880 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800891e:	4b07      	ldr	r3, [pc, #28]	@ (800893c <prvSwitchTimerLists+0xc4>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008924:	4b06      	ldr	r3, [pc, #24]	@ (8008940 <prvSwitchTimerLists+0xc8>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a04      	ldr	r2, [pc, #16]	@ (800893c <prvSwitchTimerLists+0xc4>)
 800892a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800892c:	4a04      	ldr	r2, [pc, #16]	@ (8008940 <prvSwitchTimerLists+0xc8>)
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	6013      	str	r3, [r2, #0]
}
 8008932:	bf00      	nop
 8008934:	3718      	adds	r7, #24
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	200010b8 	.word	0x200010b8
 8008940:	200010bc 	.word	0x200010bc

08008944 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800894a:	f000 f92f 	bl	8008bac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800894e:	4b15      	ldr	r3, [pc, #84]	@ (80089a4 <prvCheckForValidListAndQueue+0x60>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d120      	bne.n	8008998 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008956:	4814      	ldr	r0, [pc, #80]	@ (80089a8 <prvCheckForValidListAndQueue+0x64>)
 8008958:	f7fd fc12 	bl	8006180 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800895c:	4813      	ldr	r0, [pc, #76]	@ (80089ac <prvCheckForValidListAndQueue+0x68>)
 800895e:	f7fd fc0f 	bl	8006180 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008962:	4b13      	ldr	r3, [pc, #76]	@ (80089b0 <prvCheckForValidListAndQueue+0x6c>)
 8008964:	4a10      	ldr	r2, [pc, #64]	@ (80089a8 <prvCheckForValidListAndQueue+0x64>)
 8008966:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008968:	4b12      	ldr	r3, [pc, #72]	@ (80089b4 <prvCheckForValidListAndQueue+0x70>)
 800896a:	4a10      	ldr	r2, [pc, #64]	@ (80089ac <prvCheckForValidListAndQueue+0x68>)
 800896c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800896e:	2300      	movs	r3, #0
 8008970:	9300      	str	r3, [sp, #0]
 8008972:	4b11      	ldr	r3, [pc, #68]	@ (80089b8 <prvCheckForValidListAndQueue+0x74>)
 8008974:	4a11      	ldr	r2, [pc, #68]	@ (80089bc <prvCheckForValidListAndQueue+0x78>)
 8008976:	2110      	movs	r1, #16
 8008978:	200a      	movs	r0, #10
 800897a:	f7fd fd1b 	bl	80063b4 <xQueueGenericCreateStatic>
 800897e:	4603      	mov	r3, r0
 8008980:	4a08      	ldr	r2, [pc, #32]	@ (80089a4 <prvCheckForValidListAndQueue+0x60>)
 8008982:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008984:	4b07      	ldr	r3, [pc, #28]	@ (80089a4 <prvCheckForValidListAndQueue+0x60>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d005      	beq.n	8008998 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800898c:	4b05      	ldr	r3, [pc, #20]	@ (80089a4 <prvCheckForValidListAndQueue+0x60>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	490b      	ldr	r1, [pc, #44]	@ (80089c0 <prvCheckForValidListAndQueue+0x7c>)
 8008992:	4618      	mov	r0, r3
 8008994:	f7fe fad6 	bl	8006f44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008998:	f000 f938 	bl	8008c0c <vPortExitCritical>
}
 800899c:	bf00      	nop
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	200010c0 	.word	0x200010c0
 80089a8:	20001090 	.word	0x20001090
 80089ac:	200010a4 	.word	0x200010a4
 80089b0:	200010b8 	.word	0x200010b8
 80089b4:	200010bc 	.word	0x200010bc
 80089b8:	2000116c 	.word	0x2000116c
 80089bc:	200010cc 	.word	0x200010cc
 80089c0:	08009d04 	.word	0x08009d04

080089c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	3b04      	subs	r3, #4
 80089d4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80089dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	3b04      	subs	r3, #4
 80089e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	f023 0201 	bic.w	r2, r3, #1
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	3b04      	subs	r3, #4
 80089f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80089f4:	4a08      	ldr	r2, [pc, #32]	@ (8008a18 <pxPortInitialiseStack+0x54>)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	3b14      	subs	r3, #20
 80089fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	3b20      	subs	r3, #32
 8008a0a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3714      	adds	r7, #20
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bc80      	pop	{r7}
 8008a16:	4770      	bx	lr
 8008a18:	08008a1d 	.word	0x08008a1d

08008a1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008a22:	2300      	movs	r3, #0
 8008a24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a26:	4b12      	ldr	r3, [pc, #72]	@ (8008a70 <prvTaskExitError+0x54>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a2e:	d00b      	beq.n	8008a48 <prvTaskExitError+0x2c>
	__asm volatile
 8008a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a34:	f383 8811 	msr	BASEPRI, r3
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	f3bf 8f4f 	dsb	sy
 8008a40:	60fb      	str	r3, [r7, #12]
}
 8008a42:	bf00      	nop
 8008a44:	bf00      	nop
 8008a46:	e7fd      	b.n	8008a44 <prvTaskExitError+0x28>
	__asm volatile
 8008a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4c:	f383 8811 	msr	BASEPRI, r3
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	f3bf 8f4f 	dsb	sy
 8008a58:	60bb      	str	r3, [r7, #8]
}
 8008a5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a5c:	bf00      	nop
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d0fc      	beq.n	8008a5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a64:	bf00      	nop
 8008a66:	bf00      	nop
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bc80      	pop	{r7}
 8008a6e:	4770      	bx	lr
 8008a70:	20000034 	.word	0x20000034
	...

08008a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008a80:	4b07      	ldr	r3, [pc, #28]	@ (8008aa0 <pxCurrentTCBConst2>)
 8008a82:	6819      	ldr	r1, [r3, #0]
 8008a84:	6808      	ldr	r0, [r1, #0]
 8008a86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008a8a:	f380 8809 	msr	PSP, r0
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f04f 0000 	mov.w	r0, #0
 8008a96:	f380 8811 	msr	BASEPRI, r0
 8008a9a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008a9e:	4770      	bx	lr

08008aa0 <pxCurrentTCBConst2>:
 8008aa0:	20000b90 	.word	0x20000b90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008aa4:	bf00      	nop
 8008aa6:	bf00      	nop

08008aa8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008aa8:	4806      	ldr	r0, [pc, #24]	@ (8008ac4 <prvPortStartFirstTask+0x1c>)
 8008aaa:	6800      	ldr	r0, [r0, #0]
 8008aac:	6800      	ldr	r0, [r0, #0]
 8008aae:	f380 8808 	msr	MSP, r0
 8008ab2:	b662      	cpsie	i
 8008ab4:	b661      	cpsie	f
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	f3bf 8f6f 	isb	sy
 8008abe:	df00      	svc	0
 8008ac0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008ac2:	bf00      	nop
 8008ac4:	e000ed08 	.word	0xe000ed08

08008ac8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b084      	sub	sp, #16
 8008acc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008ace:	4b32      	ldr	r3, [pc, #200]	@ (8008b98 <xPortStartScheduler+0xd0>)
 8008ad0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	22ff      	movs	r2, #255	@ 0xff
 8008ade:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008ae8:	78fb      	ldrb	r3, [r7, #3]
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008af0:	b2da      	uxtb	r2, r3
 8008af2:	4b2a      	ldr	r3, [pc, #168]	@ (8008b9c <xPortStartScheduler+0xd4>)
 8008af4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008af6:	4b2a      	ldr	r3, [pc, #168]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008af8:	2207      	movs	r2, #7
 8008afa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008afc:	e009      	b.n	8008b12 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008afe:	4b28      	ldr	r3, [pc, #160]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	3b01      	subs	r3, #1
 8008b04:	4a26      	ldr	r2, [pc, #152]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b06:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b08:	78fb      	ldrb	r3, [r7, #3]
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	005b      	lsls	r3, r3, #1
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b12:	78fb      	ldrb	r3, [r7, #3]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b1a:	2b80      	cmp	r3, #128	@ 0x80
 8008b1c:	d0ef      	beq.n	8008afe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b1e:	4b20      	ldr	r3, [pc, #128]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f1c3 0307 	rsb	r3, r3, #7
 8008b26:	2b04      	cmp	r3, #4
 8008b28:	d00b      	beq.n	8008b42 <xPortStartScheduler+0x7a>
	__asm volatile
 8008b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2e:	f383 8811 	msr	BASEPRI, r3
 8008b32:	f3bf 8f6f 	isb	sy
 8008b36:	f3bf 8f4f 	dsb	sy
 8008b3a:	60bb      	str	r3, [r7, #8]
}
 8008b3c:	bf00      	nop
 8008b3e:	bf00      	nop
 8008b40:	e7fd      	b.n	8008b3e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008b42:	4b17      	ldr	r3, [pc, #92]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	021b      	lsls	r3, r3, #8
 8008b48:	4a15      	ldr	r2, [pc, #84]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b4a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b4c:	4b14      	ldr	r3, [pc, #80]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b54:	4a12      	ldr	r2, [pc, #72]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b56:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b60:	4b10      	ldr	r3, [pc, #64]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a0f      	ldr	r2, [pc, #60]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008b6a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a0c      	ldr	r2, [pc, #48]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b72:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008b76:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008b78:	f000 f8b8 	bl	8008cec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ba8 <xPortStartScheduler+0xe0>)
 8008b7e:	2200      	movs	r2, #0
 8008b80:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b82:	f7ff ff91 	bl	8008aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b86:	f7fe fe85 	bl	8007894 <vTaskSwitchContext>
	prvTaskExitError();
 8008b8a:	f7ff ff47 	bl	8008a1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	e000e400 	.word	0xe000e400
 8008b9c:	200011bc 	.word	0x200011bc
 8008ba0:	200011c0 	.word	0x200011c0
 8008ba4:	e000ed20 	.word	0xe000ed20
 8008ba8:	20000034 	.word	0x20000034

08008bac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	607b      	str	r3, [r7, #4]
}
 8008bc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c04 <vPortEnterCritical+0x58>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8008c04 <vPortEnterCritical+0x58>)
 8008bce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8008c04 <vPortEnterCritical+0x58>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d110      	bne.n	8008bfa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8008c08 <vPortEnterCritical+0x5c>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00b      	beq.n	8008bfa <vPortEnterCritical+0x4e>
	__asm volatile
 8008be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be6:	f383 8811 	msr	BASEPRI, r3
 8008bea:	f3bf 8f6f 	isb	sy
 8008bee:	f3bf 8f4f 	dsb	sy
 8008bf2:	603b      	str	r3, [r7, #0]
}
 8008bf4:	bf00      	nop
 8008bf6:	bf00      	nop
 8008bf8:	e7fd      	b.n	8008bf6 <vPortEnterCritical+0x4a>
	}
}
 8008bfa:	bf00      	nop
 8008bfc:	370c      	adds	r7, #12
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bc80      	pop	{r7}
 8008c02:	4770      	bx	lr
 8008c04:	20000034 	.word	0x20000034
 8008c08:	e000ed04 	.word	0xe000ed04

08008c0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c12:	4b12      	ldr	r3, [pc, #72]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10b      	bne.n	8008c32 <vPortExitCritical+0x26>
	__asm volatile
 8008c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1e:	f383 8811 	msr	BASEPRI, r3
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	607b      	str	r3, [r7, #4]
}
 8008c2c:	bf00      	nop
 8008c2e:	bf00      	nop
 8008c30:	e7fd      	b.n	8008c2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c32:	4b0a      	ldr	r3, [pc, #40]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	4a08      	ldr	r2, [pc, #32]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c3c:	4b07      	ldr	r3, [pc, #28]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d105      	bne.n	8008c50 <vPortExitCritical+0x44>
 8008c44:	2300      	movs	r3, #0
 8008c46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	f383 8811 	msr	BASEPRI, r3
}
 8008c4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bc80      	pop	{r7}
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	20000034 	.word	0x20000034

08008c60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c60:	f3ef 8009 	mrs	r0, PSP
 8008c64:	f3bf 8f6f 	isb	sy
 8008c68:	4b0d      	ldr	r3, [pc, #52]	@ (8008ca0 <pxCurrentTCBConst>)
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008c70:	6010      	str	r0, [r2, #0]
 8008c72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008c76:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008c7a:	f380 8811 	msr	BASEPRI, r0
 8008c7e:	f7fe fe09 	bl	8007894 <vTaskSwitchContext>
 8008c82:	f04f 0000 	mov.w	r0, #0
 8008c86:	f380 8811 	msr	BASEPRI, r0
 8008c8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008c8e:	6819      	ldr	r1, [r3, #0]
 8008c90:	6808      	ldr	r0, [r1, #0]
 8008c92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008c96:	f380 8809 	msr	PSP, r0
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	4770      	bx	lr

08008ca0 <pxCurrentTCBConst>:
 8008ca0:	20000b90 	.word	0x20000b90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ca4:	bf00      	nop
 8008ca6:	bf00      	nop

08008ca8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
	__asm volatile
 8008cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb2:	f383 8811 	msr	BASEPRI, r3
 8008cb6:	f3bf 8f6f 	isb	sy
 8008cba:	f3bf 8f4f 	dsb	sy
 8008cbe:	607b      	str	r3, [r7, #4]
}
 8008cc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008cc2:	f7fe fd2d 	bl	8007720 <xTaskIncrementTick>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d003      	beq.n	8008cd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008ccc:	4b06      	ldr	r3, [pc, #24]	@ (8008ce8 <xPortSysTickHandler+0x40>)
 8008cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	f383 8811 	msr	BASEPRI, r3
}
 8008cde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ce0:	bf00      	nop
 8008ce2:	3708      	adds	r7, #8
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}
 8008ce8:	e000ed04 	.word	0xe000ed04

08008cec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008cec:	b480      	push	{r7}
 8008cee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8008d1c <vPortSetupTimerInterrupt+0x30>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d20 <vPortSetupTimerInterrupt+0x34>)
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008cfc:	4b09      	ldr	r3, [pc, #36]	@ (8008d24 <vPortSetupTimerInterrupt+0x38>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a09      	ldr	r2, [pc, #36]	@ (8008d28 <vPortSetupTimerInterrupt+0x3c>)
 8008d02:	fba2 2303 	umull	r2, r3, r2, r3
 8008d06:	099b      	lsrs	r3, r3, #6
 8008d08:	4a08      	ldr	r2, [pc, #32]	@ (8008d2c <vPortSetupTimerInterrupt+0x40>)
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d0e:	4b03      	ldr	r3, [pc, #12]	@ (8008d1c <vPortSetupTimerInterrupt+0x30>)
 8008d10:	2207      	movs	r2, #7
 8008d12:	601a      	str	r2, [r3, #0]
}
 8008d14:	bf00      	nop
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bc80      	pop	{r7}
 8008d1a:	4770      	bx	lr
 8008d1c:	e000e010 	.word	0xe000e010
 8008d20:	e000e018 	.word	0xe000e018
 8008d24:	20000028 	.word	0x20000028
 8008d28:	10624dd3 	.word	0x10624dd3
 8008d2c:	e000e014 	.word	0xe000e014

08008d30 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d30:	b480      	push	{r7}
 8008d32:	b085      	sub	sp, #20
 8008d34:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d36:	f3ef 8305 	mrs	r3, IPSR
 8008d3a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2b0f      	cmp	r3, #15
 8008d40:	d915      	bls.n	8008d6e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d42:	4a17      	ldr	r2, [pc, #92]	@ (8008da0 <vPortValidateInterruptPriority+0x70>)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	4413      	add	r3, r2
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d4c:	4b15      	ldr	r3, [pc, #84]	@ (8008da4 <vPortValidateInterruptPriority+0x74>)
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	7afa      	ldrb	r2, [r7, #11]
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d20b      	bcs.n	8008d6e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d5a:	f383 8811 	msr	BASEPRI, r3
 8008d5e:	f3bf 8f6f 	isb	sy
 8008d62:	f3bf 8f4f 	dsb	sy
 8008d66:	607b      	str	r3, [r7, #4]
}
 8008d68:	bf00      	nop
 8008d6a:	bf00      	nop
 8008d6c:	e7fd      	b.n	8008d6a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8008da8 <vPortValidateInterruptPriority+0x78>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008d76:	4b0d      	ldr	r3, [pc, #52]	@ (8008dac <vPortValidateInterruptPriority+0x7c>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d90b      	bls.n	8008d96 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	603b      	str	r3, [r7, #0]
}
 8008d90:	bf00      	nop
 8008d92:	bf00      	nop
 8008d94:	e7fd      	b.n	8008d92 <vPortValidateInterruptPriority+0x62>
	}
 8008d96:	bf00      	nop
 8008d98:	3714      	adds	r7, #20
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bc80      	pop	{r7}
 8008d9e:	4770      	bx	lr
 8008da0:	e000e3f0 	.word	0xe000e3f0
 8008da4:	200011bc 	.word	0x200011bc
 8008da8:	e000ed0c 	.word	0xe000ed0c
 8008dac:	200011c0 	.word	0x200011c0

08008db0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b08a      	sub	sp, #40	@ 0x28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008db8:	2300      	movs	r3, #0
 8008dba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008dbc:	f7fe fbf6 	bl	80075ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008dc0:	4b5c      	ldr	r3, [pc, #368]	@ (8008f34 <pvPortMalloc+0x184>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d101      	bne.n	8008dcc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008dc8:	f000 f924 	bl	8009014 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008dcc:	4b5a      	ldr	r3, [pc, #360]	@ (8008f38 <pvPortMalloc+0x188>)
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f040 8095 	bne.w	8008f04 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d01e      	beq.n	8008e1e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008de0:	2208      	movs	r2, #8
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4413      	add	r3, r2
 8008de6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f003 0307 	and.w	r3, r3, #7
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d015      	beq.n	8008e1e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f023 0307 	bic.w	r3, r3, #7
 8008df8:	3308      	adds	r3, #8
 8008dfa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f003 0307 	and.w	r3, r3, #7
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00b      	beq.n	8008e1e <pvPortMalloc+0x6e>
	__asm volatile
 8008e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0a:	f383 8811 	msr	BASEPRI, r3
 8008e0e:	f3bf 8f6f 	isb	sy
 8008e12:	f3bf 8f4f 	dsb	sy
 8008e16:	617b      	str	r3, [r7, #20]
}
 8008e18:	bf00      	nop
 8008e1a:	bf00      	nop
 8008e1c:	e7fd      	b.n	8008e1a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d06f      	beq.n	8008f04 <pvPortMalloc+0x154>
 8008e24:	4b45      	ldr	r3, [pc, #276]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d86a      	bhi.n	8008f04 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e2e:	4b44      	ldr	r3, [pc, #272]	@ (8008f40 <pvPortMalloc+0x190>)
 8008e30:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e32:	4b43      	ldr	r3, [pc, #268]	@ (8008f40 <pvPortMalloc+0x190>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e38:	e004      	b.n	8008e44 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d903      	bls.n	8008e56 <pvPortMalloc+0xa6>
 8008e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1f1      	bne.n	8008e3a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008e56:	4b37      	ldr	r3, [pc, #220]	@ (8008f34 <pvPortMalloc+0x184>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d051      	beq.n	8008f04 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008e60:	6a3b      	ldr	r3, [r7, #32]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2208      	movs	r2, #8
 8008e66:	4413      	add	r3, r2
 8008e68:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	6a3b      	ldr	r3, [r7, #32]
 8008e70:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	1ad2      	subs	r2, r2, r3
 8008e7a:	2308      	movs	r3, #8
 8008e7c:	005b      	lsls	r3, r3, #1
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d920      	bls.n	8008ec4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4413      	add	r3, r2
 8008e88:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	f003 0307 	and.w	r3, r3, #7
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00b      	beq.n	8008eac <pvPortMalloc+0xfc>
	__asm volatile
 8008e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e98:	f383 8811 	msr	BASEPRI, r3
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	613b      	str	r3, [r7, #16]
}
 8008ea6:	bf00      	nop
 8008ea8:	bf00      	nop
 8008eaa:	e7fd      	b.n	8008ea8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eae:	685a      	ldr	r2, [r3, #4]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	1ad2      	subs	r2, r2, r3
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ebe:	69b8      	ldr	r0, [r7, #24]
 8008ec0:	f000 f90a 	bl	80090d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	4a1b      	ldr	r2, [pc, #108]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ed0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8008f44 <pvPortMalloc+0x194>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d203      	bcs.n	8008ee6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ede:	4b17      	ldr	r3, [pc, #92]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a18      	ldr	r2, [pc, #96]	@ (8008f44 <pvPortMalloc+0x194>)
 8008ee4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	4b13      	ldr	r3, [pc, #76]	@ (8008f38 <pvPortMalloc+0x188>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	431a      	orrs	r2, r3
 8008ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008efa:	4b13      	ldr	r3, [pc, #76]	@ (8008f48 <pvPortMalloc+0x198>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	3301      	adds	r3, #1
 8008f00:	4a11      	ldr	r2, [pc, #68]	@ (8008f48 <pvPortMalloc+0x198>)
 8008f02:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f04:	f7fe fb60 	bl	80075c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f08:	69fb      	ldr	r3, [r7, #28]
 8008f0a:	f003 0307 	and.w	r3, r3, #7
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00b      	beq.n	8008f2a <pvPortMalloc+0x17a>
	__asm volatile
 8008f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	60fb      	str	r3, [r7, #12]
}
 8008f24:	bf00      	nop
 8008f26:	bf00      	nop
 8008f28:	e7fd      	b.n	8008f26 <pvPortMalloc+0x176>
	return pvReturn;
 8008f2a:	69fb      	ldr	r3, [r7, #28]
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3728      	adds	r7, #40	@ 0x28
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	200040ac 	.word	0x200040ac
 8008f38:	200040c0 	.word	0x200040c0
 8008f3c:	200040b0 	.word	0x200040b0
 8008f40:	200040a4 	.word	0x200040a4
 8008f44:	200040b4 	.word	0x200040b4
 8008f48:	200040b8 	.word	0x200040b8

08008f4c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b086      	sub	sp, #24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d04f      	beq.n	8008ffe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008f5e:	2308      	movs	r3, #8
 8008f60:	425b      	negs	r3, r3
 8008f62:	697a      	ldr	r2, [r7, #20]
 8008f64:	4413      	add	r3, r2
 8008f66:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	685a      	ldr	r2, [r3, #4]
 8008f70:	4b25      	ldr	r3, [pc, #148]	@ (8009008 <vPortFree+0xbc>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4013      	ands	r3, r2
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d10b      	bne.n	8008f92 <vPortFree+0x46>
	__asm volatile
 8008f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	60fb      	str	r3, [r7, #12]
}
 8008f8c:	bf00      	nop
 8008f8e:	bf00      	nop
 8008f90:	e7fd      	b.n	8008f8e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00b      	beq.n	8008fb2 <vPortFree+0x66>
	__asm volatile
 8008f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9e:	f383 8811 	msr	BASEPRI, r3
 8008fa2:	f3bf 8f6f 	isb	sy
 8008fa6:	f3bf 8f4f 	dsb	sy
 8008faa:	60bb      	str	r3, [r7, #8]
}
 8008fac:	bf00      	nop
 8008fae:	bf00      	nop
 8008fb0:	e7fd      	b.n	8008fae <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	685a      	ldr	r2, [r3, #4]
 8008fb6:	4b14      	ldr	r3, [pc, #80]	@ (8009008 <vPortFree+0xbc>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4013      	ands	r3, r2
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d01e      	beq.n	8008ffe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d11a      	bne.n	8008ffe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	685a      	ldr	r2, [r3, #4]
 8008fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8009008 <vPortFree+0xbc>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	43db      	mvns	r3, r3
 8008fd2:	401a      	ands	r2, r3
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008fd8:	f7fe fae8 	bl	80075ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800900c <vPortFree+0xc0>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4413      	add	r3, r2
 8008fe6:	4a09      	ldr	r2, [pc, #36]	@ (800900c <vPortFree+0xc0>)
 8008fe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008fea:	6938      	ldr	r0, [r7, #16]
 8008fec:	f000 f874 	bl	80090d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008ff0:	4b07      	ldr	r3, [pc, #28]	@ (8009010 <vPortFree+0xc4>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	4a06      	ldr	r2, [pc, #24]	@ (8009010 <vPortFree+0xc4>)
 8008ff8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008ffa:	f7fe fae5 	bl	80075c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ffe:	bf00      	nop
 8009000:	3718      	adds	r7, #24
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	200040c0 	.word	0x200040c0
 800900c:	200040b0 	.word	0x200040b0
 8009010:	200040bc 	.word	0x200040bc

08009014 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800901a:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 800901e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009020:	4b27      	ldr	r3, [pc, #156]	@ (80090c0 <prvHeapInit+0xac>)
 8009022:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f003 0307 	and.w	r3, r3, #7
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00c      	beq.n	8009048 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	3307      	adds	r3, #7
 8009032:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f023 0307 	bic.w	r3, r3, #7
 800903a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	4a1f      	ldr	r2, [pc, #124]	@ (80090c0 <prvHeapInit+0xac>)
 8009044:	4413      	add	r3, r2
 8009046:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800904c:	4a1d      	ldr	r2, [pc, #116]	@ (80090c4 <prvHeapInit+0xb0>)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009052:	4b1c      	ldr	r3, [pc, #112]	@ (80090c4 <prvHeapInit+0xb0>)
 8009054:	2200      	movs	r2, #0
 8009056:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	4413      	add	r3, r2
 800905e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009060:	2208      	movs	r2, #8
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	1a9b      	subs	r3, r3, r2
 8009066:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f023 0307 	bic.w	r3, r3, #7
 800906e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	4a15      	ldr	r2, [pc, #84]	@ (80090c8 <prvHeapInit+0xb4>)
 8009074:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009076:	4b14      	ldr	r3, [pc, #80]	@ (80090c8 <prvHeapInit+0xb4>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2200      	movs	r2, #0
 800907c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800907e:	4b12      	ldr	r3, [pc, #72]	@ (80090c8 <prvHeapInit+0xb4>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2200      	movs	r2, #0
 8009084:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	1ad2      	subs	r2, r2, r3
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009094:	4b0c      	ldr	r3, [pc, #48]	@ (80090c8 <prvHeapInit+0xb4>)
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	4a0a      	ldr	r2, [pc, #40]	@ (80090cc <prvHeapInit+0xb8>)
 80090a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	4a09      	ldr	r2, [pc, #36]	@ (80090d0 <prvHeapInit+0xbc>)
 80090aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090ac:	4b09      	ldr	r3, [pc, #36]	@ (80090d4 <prvHeapInit+0xc0>)
 80090ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80090b2:	601a      	str	r2, [r3, #0]
}
 80090b4:	bf00      	nop
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bc80      	pop	{r7}
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	200011c4 	.word	0x200011c4
 80090c4:	200040a4 	.word	0x200040a4
 80090c8:	200040ac 	.word	0x200040ac
 80090cc:	200040b4 	.word	0x200040b4
 80090d0:	200040b0 	.word	0x200040b0
 80090d4:	200040c0 	.word	0x200040c0

080090d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80090d8:	b480      	push	{r7}
 80090da:	b085      	sub	sp, #20
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80090e0:	4b27      	ldr	r3, [pc, #156]	@ (8009180 <prvInsertBlockIntoFreeList+0xa8>)
 80090e2:	60fb      	str	r3, [r7, #12]
 80090e4:	e002      	b.n	80090ec <prvInsertBlockIntoFreeList+0x14>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	60fb      	str	r3, [r7, #12]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d8f7      	bhi.n	80090e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	68ba      	ldr	r2, [r7, #8]
 8009100:	4413      	add	r3, r2
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	429a      	cmp	r2, r3
 8009106:	d108      	bne.n	800911a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	685a      	ldr	r2, [r3, #4]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	441a      	add	r2, r3
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	441a      	add	r2, r3
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	429a      	cmp	r2, r3
 800912c:	d118      	bne.n	8009160 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	4b14      	ldr	r3, [pc, #80]	@ (8009184 <prvInsertBlockIntoFreeList+0xac>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	429a      	cmp	r2, r3
 8009138:	d00d      	beq.n	8009156 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	685a      	ldr	r2, [r3, #4]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	441a      	add	r2, r3
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	601a      	str	r2, [r3, #0]
 8009154:	e008      	b.n	8009168 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009156:	4b0b      	ldr	r3, [pc, #44]	@ (8009184 <prvInsertBlockIntoFreeList+0xac>)
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	601a      	str	r2, [r3, #0]
 800915e:	e003      	b.n	8009168 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	429a      	cmp	r2, r3
 800916e:	d002      	beq.n	8009176 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	687a      	ldr	r2, [r7, #4]
 8009174:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009176:	bf00      	nop
 8009178:	3714      	adds	r7, #20
 800917a:	46bd      	mov	sp, r7
 800917c:	bc80      	pop	{r7}
 800917e:	4770      	bx	lr
 8009180:	200040a4 	.word	0x200040a4
 8009184:	200040ac 	.word	0x200040ac

08009188 <std>:
 8009188:	2300      	movs	r3, #0
 800918a:	b510      	push	{r4, lr}
 800918c:	4604      	mov	r4, r0
 800918e:	e9c0 3300 	strd	r3, r3, [r0]
 8009192:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009196:	6083      	str	r3, [r0, #8]
 8009198:	8181      	strh	r1, [r0, #12]
 800919a:	6643      	str	r3, [r0, #100]	@ 0x64
 800919c:	81c2      	strh	r2, [r0, #14]
 800919e:	6183      	str	r3, [r0, #24]
 80091a0:	4619      	mov	r1, r3
 80091a2:	2208      	movs	r2, #8
 80091a4:	305c      	adds	r0, #92	@ 0x5c
 80091a6:	f000 f9e7 	bl	8009578 <memset>
 80091aa:	4b0d      	ldr	r3, [pc, #52]	@ (80091e0 <std+0x58>)
 80091ac:	6224      	str	r4, [r4, #32]
 80091ae:	6263      	str	r3, [r4, #36]	@ 0x24
 80091b0:	4b0c      	ldr	r3, [pc, #48]	@ (80091e4 <std+0x5c>)
 80091b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80091b4:	4b0c      	ldr	r3, [pc, #48]	@ (80091e8 <std+0x60>)
 80091b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80091b8:	4b0c      	ldr	r3, [pc, #48]	@ (80091ec <std+0x64>)
 80091ba:	6323      	str	r3, [r4, #48]	@ 0x30
 80091bc:	4b0c      	ldr	r3, [pc, #48]	@ (80091f0 <std+0x68>)
 80091be:	429c      	cmp	r4, r3
 80091c0:	d006      	beq.n	80091d0 <std+0x48>
 80091c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80091c6:	4294      	cmp	r4, r2
 80091c8:	d002      	beq.n	80091d0 <std+0x48>
 80091ca:	33d0      	adds	r3, #208	@ 0xd0
 80091cc:	429c      	cmp	r4, r3
 80091ce:	d105      	bne.n	80091dc <std+0x54>
 80091d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80091d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d8:	f000 baa4 	b.w	8009724 <__retarget_lock_init_recursive>
 80091dc:	bd10      	pop	{r4, pc}
 80091de:	bf00      	nop
 80091e0:	080093c9 	.word	0x080093c9
 80091e4:	080093eb 	.word	0x080093eb
 80091e8:	08009423 	.word	0x08009423
 80091ec:	08009447 	.word	0x08009447
 80091f0:	200040c4 	.word	0x200040c4

080091f4 <stdio_exit_handler>:
 80091f4:	4a02      	ldr	r2, [pc, #8]	@ (8009200 <stdio_exit_handler+0xc>)
 80091f6:	4903      	ldr	r1, [pc, #12]	@ (8009204 <stdio_exit_handler+0x10>)
 80091f8:	4803      	ldr	r0, [pc, #12]	@ (8009208 <stdio_exit_handler+0x14>)
 80091fa:	f000 b869 	b.w	80092d0 <_fwalk_sglue>
 80091fe:	bf00      	nop
 8009200:	20000038 	.word	0x20000038
 8009204:	08009a35 	.word	0x08009a35
 8009208:	20000048 	.word	0x20000048

0800920c <cleanup_stdio>:
 800920c:	6841      	ldr	r1, [r0, #4]
 800920e:	4b0c      	ldr	r3, [pc, #48]	@ (8009240 <cleanup_stdio+0x34>)
 8009210:	b510      	push	{r4, lr}
 8009212:	4299      	cmp	r1, r3
 8009214:	4604      	mov	r4, r0
 8009216:	d001      	beq.n	800921c <cleanup_stdio+0x10>
 8009218:	f000 fc0c 	bl	8009a34 <_fflush_r>
 800921c:	68a1      	ldr	r1, [r4, #8]
 800921e:	4b09      	ldr	r3, [pc, #36]	@ (8009244 <cleanup_stdio+0x38>)
 8009220:	4299      	cmp	r1, r3
 8009222:	d002      	beq.n	800922a <cleanup_stdio+0x1e>
 8009224:	4620      	mov	r0, r4
 8009226:	f000 fc05 	bl	8009a34 <_fflush_r>
 800922a:	68e1      	ldr	r1, [r4, #12]
 800922c:	4b06      	ldr	r3, [pc, #24]	@ (8009248 <cleanup_stdio+0x3c>)
 800922e:	4299      	cmp	r1, r3
 8009230:	d004      	beq.n	800923c <cleanup_stdio+0x30>
 8009232:	4620      	mov	r0, r4
 8009234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009238:	f000 bbfc 	b.w	8009a34 <_fflush_r>
 800923c:	bd10      	pop	{r4, pc}
 800923e:	bf00      	nop
 8009240:	200040c4 	.word	0x200040c4
 8009244:	2000412c 	.word	0x2000412c
 8009248:	20004194 	.word	0x20004194

0800924c <global_stdio_init.part.0>:
 800924c:	b510      	push	{r4, lr}
 800924e:	4b0b      	ldr	r3, [pc, #44]	@ (800927c <global_stdio_init.part.0+0x30>)
 8009250:	4c0b      	ldr	r4, [pc, #44]	@ (8009280 <global_stdio_init.part.0+0x34>)
 8009252:	4a0c      	ldr	r2, [pc, #48]	@ (8009284 <global_stdio_init.part.0+0x38>)
 8009254:	4620      	mov	r0, r4
 8009256:	601a      	str	r2, [r3, #0]
 8009258:	2104      	movs	r1, #4
 800925a:	2200      	movs	r2, #0
 800925c:	f7ff ff94 	bl	8009188 <std>
 8009260:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009264:	2201      	movs	r2, #1
 8009266:	2109      	movs	r1, #9
 8009268:	f7ff ff8e 	bl	8009188 <std>
 800926c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009270:	2202      	movs	r2, #2
 8009272:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009276:	2112      	movs	r1, #18
 8009278:	f7ff bf86 	b.w	8009188 <std>
 800927c:	200041fc 	.word	0x200041fc
 8009280:	200040c4 	.word	0x200040c4
 8009284:	080091f5 	.word	0x080091f5

08009288 <__sfp_lock_acquire>:
 8009288:	4801      	ldr	r0, [pc, #4]	@ (8009290 <__sfp_lock_acquire+0x8>)
 800928a:	f000 ba4c 	b.w	8009726 <__retarget_lock_acquire_recursive>
 800928e:	bf00      	nop
 8009290:	20004205 	.word	0x20004205

08009294 <__sfp_lock_release>:
 8009294:	4801      	ldr	r0, [pc, #4]	@ (800929c <__sfp_lock_release+0x8>)
 8009296:	f000 ba47 	b.w	8009728 <__retarget_lock_release_recursive>
 800929a:	bf00      	nop
 800929c:	20004205 	.word	0x20004205

080092a0 <__sinit>:
 80092a0:	b510      	push	{r4, lr}
 80092a2:	4604      	mov	r4, r0
 80092a4:	f7ff fff0 	bl	8009288 <__sfp_lock_acquire>
 80092a8:	6a23      	ldr	r3, [r4, #32]
 80092aa:	b11b      	cbz	r3, 80092b4 <__sinit+0x14>
 80092ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092b0:	f7ff bff0 	b.w	8009294 <__sfp_lock_release>
 80092b4:	4b04      	ldr	r3, [pc, #16]	@ (80092c8 <__sinit+0x28>)
 80092b6:	6223      	str	r3, [r4, #32]
 80092b8:	4b04      	ldr	r3, [pc, #16]	@ (80092cc <__sinit+0x2c>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d1f5      	bne.n	80092ac <__sinit+0xc>
 80092c0:	f7ff ffc4 	bl	800924c <global_stdio_init.part.0>
 80092c4:	e7f2      	b.n	80092ac <__sinit+0xc>
 80092c6:	bf00      	nop
 80092c8:	0800920d 	.word	0x0800920d
 80092cc:	200041fc 	.word	0x200041fc

080092d0 <_fwalk_sglue>:
 80092d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092d4:	4607      	mov	r7, r0
 80092d6:	4688      	mov	r8, r1
 80092d8:	4614      	mov	r4, r2
 80092da:	2600      	movs	r6, #0
 80092dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092e0:	f1b9 0901 	subs.w	r9, r9, #1
 80092e4:	d505      	bpl.n	80092f2 <_fwalk_sglue+0x22>
 80092e6:	6824      	ldr	r4, [r4, #0]
 80092e8:	2c00      	cmp	r4, #0
 80092ea:	d1f7      	bne.n	80092dc <_fwalk_sglue+0xc>
 80092ec:	4630      	mov	r0, r6
 80092ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092f2:	89ab      	ldrh	r3, [r5, #12]
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d907      	bls.n	8009308 <_fwalk_sglue+0x38>
 80092f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092fc:	3301      	adds	r3, #1
 80092fe:	d003      	beq.n	8009308 <_fwalk_sglue+0x38>
 8009300:	4629      	mov	r1, r5
 8009302:	4638      	mov	r0, r7
 8009304:	47c0      	blx	r8
 8009306:	4306      	orrs	r6, r0
 8009308:	3568      	adds	r5, #104	@ 0x68
 800930a:	e7e9      	b.n	80092e0 <_fwalk_sglue+0x10>

0800930c <_puts_r>:
 800930c:	6a03      	ldr	r3, [r0, #32]
 800930e:	b570      	push	{r4, r5, r6, lr}
 8009310:	4605      	mov	r5, r0
 8009312:	460e      	mov	r6, r1
 8009314:	6884      	ldr	r4, [r0, #8]
 8009316:	b90b      	cbnz	r3, 800931c <_puts_r+0x10>
 8009318:	f7ff ffc2 	bl	80092a0 <__sinit>
 800931c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800931e:	07db      	lsls	r3, r3, #31
 8009320:	d405      	bmi.n	800932e <_puts_r+0x22>
 8009322:	89a3      	ldrh	r3, [r4, #12]
 8009324:	0598      	lsls	r0, r3, #22
 8009326:	d402      	bmi.n	800932e <_puts_r+0x22>
 8009328:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800932a:	f000 f9fc 	bl	8009726 <__retarget_lock_acquire_recursive>
 800932e:	89a3      	ldrh	r3, [r4, #12]
 8009330:	0719      	lsls	r1, r3, #28
 8009332:	d502      	bpl.n	800933a <_puts_r+0x2e>
 8009334:	6923      	ldr	r3, [r4, #16]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d135      	bne.n	80093a6 <_puts_r+0x9a>
 800933a:	4621      	mov	r1, r4
 800933c:	4628      	mov	r0, r5
 800933e:	f000 f8c5 	bl	80094cc <__swsetup_r>
 8009342:	b380      	cbz	r0, 80093a6 <_puts_r+0x9a>
 8009344:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009348:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800934a:	07da      	lsls	r2, r3, #31
 800934c:	d405      	bmi.n	800935a <_puts_r+0x4e>
 800934e:	89a3      	ldrh	r3, [r4, #12]
 8009350:	059b      	lsls	r3, r3, #22
 8009352:	d402      	bmi.n	800935a <_puts_r+0x4e>
 8009354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009356:	f000 f9e7 	bl	8009728 <__retarget_lock_release_recursive>
 800935a:	4628      	mov	r0, r5
 800935c:	bd70      	pop	{r4, r5, r6, pc}
 800935e:	2b00      	cmp	r3, #0
 8009360:	da04      	bge.n	800936c <_puts_r+0x60>
 8009362:	69a2      	ldr	r2, [r4, #24]
 8009364:	429a      	cmp	r2, r3
 8009366:	dc17      	bgt.n	8009398 <_puts_r+0x8c>
 8009368:	290a      	cmp	r1, #10
 800936a:	d015      	beq.n	8009398 <_puts_r+0x8c>
 800936c:	6823      	ldr	r3, [r4, #0]
 800936e:	1c5a      	adds	r2, r3, #1
 8009370:	6022      	str	r2, [r4, #0]
 8009372:	7019      	strb	r1, [r3, #0]
 8009374:	68a3      	ldr	r3, [r4, #8]
 8009376:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800937a:	3b01      	subs	r3, #1
 800937c:	60a3      	str	r3, [r4, #8]
 800937e:	2900      	cmp	r1, #0
 8009380:	d1ed      	bne.n	800935e <_puts_r+0x52>
 8009382:	2b00      	cmp	r3, #0
 8009384:	da11      	bge.n	80093aa <_puts_r+0x9e>
 8009386:	4622      	mov	r2, r4
 8009388:	210a      	movs	r1, #10
 800938a:	4628      	mov	r0, r5
 800938c:	f000 f85f 	bl	800944e <__swbuf_r>
 8009390:	3001      	adds	r0, #1
 8009392:	d0d7      	beq.n	8009344 <_puts_r+0x38>
 8009394:	250a      	movs	r5, #10
 8009396:	e7d7      	b.n	8009348 <_puts_r+0x3c>
 8009398:	4622      	mov	r2, r4
 800939a:	4628      	mov	r0, r5
 800939c:	f000 f857 	bl	800944e <__swbuf_r>
 80093a0:	3001      	adds	r0, #1
 80093a2:	d1e7      	bne.n	8009374 <_puts_r+0x68>
 80093a4:	e7ce      	b.n	8009344 <_puts_r+0x38>
 80093a6:	3e01      	subs	r6, #1
 80093a8:	e7e4      	b.n	8009374 <_puts_r+0x68>
 80093aa:	6823      	ldr	r3, [r4, #0]
 80093ac:	1c5a      	adds	r2, r3, #1
 80093ae:	6022      	str	r2, [r4, #0]
 80093b0:	220a      	movs	r2, #10
 80093b2:	701a      	strb	r2, [r3, #0]
 80093b4:	e7ee      	b.n	8009394 <_puts_r+0x88>
	...

080093b8 <puts>:
 80093b8:	4b02      	ldr	r3, [pc, #8]	@ (80093c4 <puts+0xc>)
 80093ba:	4601      	mov	r1, r0
 80093bc:	6818      	ldr	r0, [r3, #0]
 80093be:	f7ff bfa5 	b.w	800930c <_puts_r>
 80093c2:	bf00      	nop
 80093c4:	20000044 	.word	0x20000044

080093c8 <__sread>:
 80093c8:	b510      	push	{r4, lr}
 80093ca:	460c      	mov	r4, r1
 80093cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093d0:	f000 f95a 	bl	8009688 <_read_r>
 80093d4:	2800      	cmp	r0, #0
 80093d6:	bfab      	itete	ge
 80093d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80093da:	89a3      	ldrhlt	r3, [r4, #12]
 80093dc:	181b      	addge	r3, r3, r0
 80093de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80093e2:	bfac      	ite	ge
 80093e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80093e6:	81a3      	strhlt	r3, [r4, #12]
 80093e8:	bd10      	pop	{r4, pc}

080093ea <__swrite>:
 80093ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ee:	461f      	mov	r7, r3
 80093f0:	898b      	ldrh	r3, [r1, #12]
 80093f2:	4605      	mov	r5, r0
 80093f4:	05db      	lsls	r3, r3, #23
 80093f6:	460c      	mov	r4, r1
 80093f8:	4616      	mov	r6, r2
 80093fa:	d505      	bpl.n	8009408 <__swrite+0x1e>
 80093fc:	2302      	movs	r3, #2
 80093fe:	2200      	movs	r2, #0
 8009400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009404:	f000 f92e 	bl	8009664 <_lseek_r>
 8009408:	89a3      	ldrh	r3, [r4, #12]
 800940a:	4632      	mov	r2, r6
 800940c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009410:	81a3      	strh	r3, [r4, #12]
 8009412:	4628      	mov	r0, r5
 8009414:	463b      	mov	r3, r7
 8009416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800941a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800941e:	f000 b945 	b.w	80096ac <_write_r>

08009422 <__sseek>:
 8009422:	b510      	push	{r4, lr}
 8009424:	460c      	mov	r4, r1
 8009426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800942a:	f000 f91b 	bl	8009664 <_lseek_r>
 800942e:	1c43      	adds	r3, r0, #1
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	bf15      	itete	ne
 8009434:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009436:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800943a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800943e:	81a3      	strheq	r3, [r4, #12]
 8009440:	bf18      	it	ne
 8009442:	81a3      	strhne	r3, [r4, #12]
 8009444:	bd10      	pop	{r4, pc}

08009446 <__sclose>:
 8009446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800944a:	f000 b89d 	b.w	8009588 <_close_r>

0800944e <__swbuf_r>:
 800944e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009450:	460e      	mov	r6, r1
 8009452:	4614      	mov	r4, r2
 8009454:	4605      	mov	r5, r0
 8009456:	b118      	cbz	r0, 8009460 <__swbuf_r+0x12>
 8009458:	6a03      	ldr	r3, [r0, #32]
 800945a:	b90b      	cbnz	r3, 8009460 <__swbuf_r+0x12>
 800945c:	f7ff ff20 	bl	80092a0 <__sinit>
 8009460:	69a3      	ldr	r3, [r4, #24]
 8009462:	60a3      	str	r3, [r4, #8]
 8009464:	89a3      	ldrh	r3, [r4, #12]
 8009466:	071a      	lsls	r2, r3, #28
 8009468:	d501      	bpl.n	800946e <__swbuf_r+0x20>
 800946a:	6923      	ldr	r3, [r4, #16]
 800946c:	b943      	cbnz	r3, 8009480 <__swbuf_r+0x32>
 800946e:	4621      	mov	r1, r4
 8009470:	4628      	mov	r0, r5
 8009472:	f000 f82b 	bl	80094cc <__swsetup_r>
 8009476:	b118      	cbz	r0, 8009480 <__swbuf_r+0x32>
 8009478:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800947c:	4638      	mov	r0, r7
 800947e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009480:	6823      	ldr	r3, [r4, #0]
 8009482:	6922      	ldr	r2, [r4, #16]
 8009484:	b2f6      	uxtb	r6, r6
 8009486:	1a98      	subs	r0, r3, r2
 8009488:	6963      	ldr	r3, [r4, #20]
 800948a:	4637      	mov	r7, r6
 800948c:	4283      	cmp	r3, r0
 800948e:	dc05      	bgt.n	800949c <__swbuf_r+0x4e>
 8009490:	4621      	mov	r1, r4
 8009492:	4628      	mov	r0, r5
 8009494:	f000 face 	bl	8009a34 <_fflush_r>
 8009498:	2800      	cmp	r0, #0
 800949a:	d1ed      	bne.n	8009478 <__swbuf_r+0x2a>
 800949c:	68a3      	ldr	r3, [r4, #8]
 800949e:	3b01      	subs	r3, #1
 80094a0:	60a3      	str	r3, [r4, #8]
 80094a2:	6823      	ldr	r3, [r4, #0]
 80094a4:	1c5a      	adds	r2, r3, #1
 80094a6:	6022      	str	r2, [r4, #0]
 80094a8:	701e      	strb	r6, [r3, #0]
 80094aa:	6962      	ldr	r2, [r4, #20]
 80094ac:	1c43      	adds	r3, r0, #1
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d004      	beq.n	80094bc <__swbuf_r+0x6e>
 80094b2:	89a3      	ldrh	r3, [r4, #12]
 80094b4:	07db      	lsls	r3, r3, #31
 80094b6:	d5e1      	bpl.n	800947c <__swbuf_r+0x2e>
 80094b8:	2e0a      	cmp	r6, #10
 80094ba:	d1df      	bne.n	800947c <__swbuf_r+0x2e>
 80094bc:	4621      	mov	r1, r4
 80094be:	4628      	mov	r0, r5
 80094c0:	f000 fab8 	bl	8009a34 <_fflush_r>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d0d9      	beq.n	800947c <__swbuf_r+0x2e>
 80094c8:	e7d6      	b.n	8009478 <__swbuf_r+0x2a>
	...

080094cc <__swsetup_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	4b29      	ldr	r3, [pc, #164]	@ (8009574 <__swsetup_r+0xa8>)
 80094d0:	4605      	mov	r5, r0
 80094d2:	6818      	ldr	r0, [r3, #0]
 80094d4:	460c      	mov	r4, r1
 80094d6:	b118      	cbz	r0, 80094e0 <__swsetup_r+0x14>
 80094d8:	6a03      	ldr	r3, [r0, #32]
 80094da:	b90b      	cbnz	r3, 80094e0 <__swsetup_r+0x14>
 80094dc:	f7ff fee0 	bl	80092a0 <__sinit>
 80094e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094e4:	0719      	lsls	r1, r3, #28
 80094e6:	d422      	bmi.n	800952e <__swsetup_r+0x62>
 80094e8:	06da      	lsls	r2, r3, #27
 80094ea:	d407      	bmi.n	80094fc <__swsetup_r+0x30>
 80094ec:	2209      	movs	r2, #9
 80094ee:	602a      	str	r2, [r5, #0]
 80094f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80094f8:	81a3      	strh	r3, [r4, #12]
 80094fa:	e033      	b.n	8009564 <__swsetup_r+0x98>
 80094fc:	0758      	lsls	r0, r3, #29
 80094fe:	d512      	bpl.n	8009526 <__swsetup_r+0x5a>
 8009500:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009502:	b141      	cbz	r1, 8009516 <__swsetup_r+0x4a>
 8009504:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009508:	4299      	cmp	r1, r3
 800950a:	d002      	beq.n	8009512 <__swsetup_r+0x46>
 800950c:	4628      	mov	r0, r5
 800950e:	f000 f91b 	bl	8009748 <_free_r>
 8009512:	2300      	movs	r3, #0
 8009514:	6363      	str	r3, [r4, #52]	@ 0x34
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800951c:	81a3      	strh	r3, [r4, #12]
 800951e:	2300      	movs	r3, #0
 8009520:	6063      	str	r3, [r4, #4]
 8009522:	6923      	ldr	r3, [r4, #16]
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f043 0308 	orr.w	r3, r3, #8
 800952c:	81a3      	strh	r3, [r4, #12]
 800952e:	6923      	ldr	r3, [r4, #16]
 8009530:	b94b      	cbnz	r3, 8009546 <__swsetup_r+0x7a>
 8009532:	89a3      	ldrh	r3, [r4, #12]
 8009534:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800953c:	d003      	beq.n	8009546 <__swsetup_r+0x7a>
 800953e:	4621      	mov	r1, r4
 8009540:	4628      	mov	r0, r5
 8009542:	f000 fac4 	bl	8009ace <__smakebuf_r>
 8009546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800954a:	f013 0201 	ands.w	r2, r3, #1
 800954e:	d00a      	beq.n	8009566 <__swsetup_r+0x9a>
 8009550:	2200      	movs	r2, #0
 8009552:	60a2      	str	r2, [r4, #8]
 8009554:	6962      	ldr	r2, [r4, #20]
 8009556:	4252      	negs	r2, r2
 8009558:	61a2      	str	r2, [r4, #24]
 800955a:	6922      	ldr	r2, [r4, #16]
 800955c:	b942      	cbnz	r2, 8009570 <__swsetup_r+0xa4>
 800955e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009562:	d1c5      	bne.n	80094f0 <__swsetup_r+0x24>
 8009564:	bd38      	pop	{r3, r4, r5, pc}
 8009566:	0799      	lsls	r1, r3, #30
 8009568:	bf58      	it	pl
 800956a:	6962      	ldrpl	r2, [r4, #20]
 800956c:	60a2      	str	r2, [r4, #8]
 800956e:	e7f4      	b.n	800955a <__swsetup_r+0x8e>
 8009570:	2000      	movs	r0, #0
 8009572:	e7f7      	b.n	8009564 <__swsetup_r+0x98>
 8009574:	20000044 	.word	0x20000044

08009578 <memset>:
 8009578:	4603      	mov	r3, r0
 800957a:	4402      	add	r2, r0
 800957c:	4293      	cmp	r3, r2
 800957e:	d100      	bne.n	8009582 <memset+0xa>
 8009580:	4770      	bx	lr
 8009582:	f803 1b01 	strb.w	r1, [r3], #1
 8009586:	e7f9      	b.n	800957c <memset+0x4>

08009588 <_close_r>:
 8009588:	b538      	push	{r3, r4, r5, lr}
 800958a:	2300      	movs	r3, #0
 800958c:	4d05      	ldr	r5, [pc, #20]	@ (80095a4 <_close_r+0x1c>)
 800958e:	4604      	mov	r4, r0
 8009590:	4608      	mov	r0, r1
 8009592:	602b      	str	r3, [r5, #0]
 8009594:	f7f9 fbd9 	bl	8002d4a <_close>
 8009598:	1c43      	adds	r3, r0, #1
 800959a:	d102      	bne.n	80095a2 <_close_r+0x1a>
 800959c:	682b      	ldr	r3, [r5, #0]
 800959e:	b103      	cbz	r3, 80095a2 <_close_r+0x1a>
 80095a0:	6023      	str	r3, [r4, #0]
 80095a2:	bd38      	pop	{r3, r4, r5, pc}
 80095a4:	20004200 	.word	0x20004200

080095a8 <_reclaim_reent>:
 80095a8:	4b2d      	ldr	r3, [pc, #180]	@ (8009660 <_reclaim_reent+0xb8>)
 80095aa:	b570      	push	{r4, r5, r6, lr}
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4604      	mov	r4, r0
 80095b0:	4283      	cmp	r3, r0
 80095b2:	d053      	beq.n	800965c <_reclaim_reent+0xb4>
 80095b4:	69c3      	ldr	r3, [r0, #28]
 80095b6:	b31b      	cbz	r3, 8009600 <_reclaim_reent+0x58>
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	b163      	cbz	r3, 80095d6 <_reclaim_reent+0x2e>
 80095bc:	2500      	movs	r5, #0
 80095be:	69e3      	ldr	r3, [r4, #28]
 80095c0:	68db      	ldr	r3, [r3, #12]
 80095c2:	5959      	ldr	r1, [r3, r5]
 80095c4:	b9b1      	cbnz	r1, 80095f4 <_reclaim_reent+0x4c>
 80095c6:	3504      	adds	r5, #4
 80095c8:	2d80      	cmp	r5, #128	@ 0x80
 80095ca:	d1f8      	bne.n	80095be <_reclaim_reent+0x16>
 80095cc:	69e3      	ldr	r3, [r4, #28]
 80095ce:	4620      	mov	r0, r4
 80095d0:	68d9      	ldr	r1, [r3, #12]
 80095d2:	f000 f8b9 	bl	8009748 <_free_r>
 80095d6:	69e3      	ldr	r3, [r4, #28]
 80095d8:	6819      	ldr	r1, [r3, #0]
 80095da:	b111      	cbz	r1, 80095e2 <_reclaim_reent+0x3a>
 80095dc:	4620      	mov	r0, r4
 80095de:	f000 f8b3 	bl	8009748 <_free_r>
 80095e2:	69e3      	ldr	r3, [r4, #28]
 80095e4:	689d      	ldr	r5, [r3, #8]
 80095e6:	b15d      	cbz	r5, 8009600 <_reclaim_reent+0x58>
 80095e8:	4629      	mov	r1, r5
 80095ea:	4620      	mov	r0, r4
 80095ec:	682d      	ldr	r5, [r5, #0]
 80095ee:	f000 f8ab 	bl	8009748 <_free_r>
 80095f2:	e7f8      	b.n	80095e6 <_reclaim_reent+0x3e>
 80095f4:	680e      	ldr	r6, [r1, #0]
 80095f6:	4620      	mov	r0, r4
 80095f8:	f000 f8a6 	bl	8009748 <_free_r>
 80095fc:	4631      	mov	r1, r6
 80095fe:	e7e1      	b.n	80095c4 <_reclaim_reent+0x1c>
 8009600:	6961      	ldr	r1, [r4, #20]
 8009602:	b111      	cbz	r1, 800960a <_reclaim_reent+0x62>
 8009604:	4620      	mov	r0, r4
 8009606:	f000 f89f 	bl	8009748 <_free_r>
 800960a:	69e1      	ldr	r1, [r4, #28]
 800960c:	b111      	cbz	r1, 8009614 <_reclaim_reent+0x6c>
 800960e:	4620      	mov	r0, r4
 8009610:	f000 f89a 	bl	8009748 <_free_r>
 8009614:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009616:	b111      	cbz	r1, 800961e <_reclaim_reent+0x76>
 8009618:	4620      	mov	r0, r4
 800961a:	f000 f895 	bl	8009748 <_free_r>
 800961e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009620:	b111      	cbz	r1, 8009628 <_reclaim_reent+0x80>
 8009622:	4620      	mov	r0, r4
 8009624:	f000 f890 	bl	8009748 <_free_r>
 8009628:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800962a:	b111      	cbz	r1, 8009632 <_reclaim_reent+0x8a>
 800962c:	4620      	mov	r0, r4
 800962e:	f000 f88b 	bl	8009748 <_free_r>
 8009632:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009634:	b111      	cbz	r1, 800963c <_reclaim_reent+0x94>
 8009636:	4620      	mov	r0, r4
 8009638:	f000 f886 	bl	8009748 <_free_r>
 800963c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800963e:	b111      	cbz	r1, 8009646 <_reclaim_reent+0x9e>
 8009640:	4620      	mov	r0, r4
 8009642:	f000 f881 	bl	8009748 <_free_r>
 8009646:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009648:	b111      	cbz	r1, 8009650 <_reclaim_reent+0xa8>
 800964a:	4620      	mov	r0, r4
 800964c:	f000 f87c 	bl	8009748 <_free_r>
 8009650:	6a23      	ldr	r3, [r4, #32]
 8009652:	b11b      	cbz	r3, 800965c <_reclaim_reent+0xb4>
 8009654:	4620      	mov	r0, r4
 8009656:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800965a:	4718      	bx	r3
 800965c:	bd70      	pop	{r4, r5, r6, pc}
 800965e:	bf00      	nop
 8009660:	20000044 	.word	0x20000044

08009664 <_lseek_r>:
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	4604      	mov	r4, r0
 8009668:	4608      	mov	r0, r1
 800966a:	4611      	mov	r1, r2
 800966c:	2200      	movs	r2, #0
 800966e:	4d05      	ldr	r5, [pc, #20]	@ (8009684 <_lseek_r+0x20>)
 8009670:	602a      	str	r2, [r5, #0]
 8009672:	461a      	mov	r2, r3
 8009674:	f7f9 fb8d 	bl	8002d92 <_lseek>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_lseek_r+0x1e>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_lseek_r+0x1e>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	20004200 	.word	0x20004200

08009688 <_read_r>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	4604      	mov	r4, r0
 800968c:	4608      	mov	r0, r1
 800968e:	4611      	mov	r1, r2
 8009690:	2200      	movs	r2, #0
 8009692:	4d05      	ldr	r5, [pc, #20]	@ (80096a8 <_read_r+0x20>)
 8009694:	602a      	str	r2, [r5, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	f7f9 fb1e 	bl	8002cd8 <_read>
 800969c:	1c43      	adds	r3, r0, #1
 800969e:	d102      	bne.n	80096a6 <_read_r+0x1e>
 80096a0:	682b      	ldr	r3, [r5, #0]
 80096a2:	b103      	cbz	r3, 80096a6 <_read_r+0x1e>
 80096a4:	6023      	str	r3, [r4, #0]
 80096a6:	bd38      	pop	{r3, r4, r5, pc}
 80096a8:	20004200 	.word	0x20004200

080096ac <_write_r>:
 80096ac:	b538      	push	{r3, r4, r5, lr}
 80096ae:	4604      	mov	r4, r0
 80096b0:	4608      	mov	r0, r1
 80096b2:	4611      	mov	r1, r2
 80096b4:	2200      	movs	r2, #0
 80096b6:	4d05      	ldr	r5, [pc, #20]	@ (80096cc <_write_r+0x20>)
 80096b8:	602a      	str	r2, [r5, #0]
 80096ba:	461a      	mov	r2, r3
 80096bc:	f7f9 fb29 	bl	8002d12 <_write>
 80096c0:	1c43      	adds	r3, r0, #1
 80096c2:	d102      	bne.n	80096ca <_write_r+0x1e>
 80096c4:	682b      	ldr	r3, [r5, #0]
 80096c6:	b103      	cbz	r3, 80096ca <_write_r+0x1e>
 80096c8:	6023      	str	r3, [r4, #0]
 80096ca:	bd38      	pop	{r3, r4, r5, pc}
 80096cc:	20004200 	.word	0x20004200

080096d0 <__errno>:
 80096d0:	4b01      	ldr	r3, [pc, #4]	@ (80096d8 <__errno+0x8>)
 80096d2:	6818      	ldr	r0, [r3, #0]
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	20000044 	.word	0x20000044

080096dc <__libc_init_array>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	2600      	movs	r6, #0
 80096e0:	4d0c      	ldr	r5, [pc, #48]	@ (8009714 <__libc_init_array+0x38>)
 80096e2:	4c0d      	ldr	r4, [pc, #52]	@ (8009718 <__libc_init_array+0x3c>)
 80096e4:	1b64      	subs	r4, r4, r5
 80096e6:	10a4      	asrs	r4, r4, #2
 80096e8:	42a6      	cmp	r6, r4
 80096ea:	d109      	bne.n	8009700 <__libc_init_array+0x24>
 80096ec:	f000 fa5e 	bl	8009bac <_init>
 80096f0:	2600      	movs	r6, #0
 80096f2:	4d0a      	ldr	r5, [pc, #40]	@ (800971c <__libc_init_array+0x40>)
 80096f4:	4c0a      	ldr	r4, [pc, #40]	@ (8009720 <__libc_init_array+0x44>)
 80096f6:	1b64      	subs	r4, r4, r5
 80096f8:	10a4      	asrs	r4, r4, #2
 80096fa:	42a6      	cmp	r6, r4
 80096fc:	d105      	bne.n	800970a <__libc_init_array+0x2e>
 80096fe:	bd70      	pop	{r4, r5, r6, pc}
 8009700:	f855 3b04 	ldr.w	r3, [r5], #4
 8009704:	4798      	blx	r3
 8009706:	3601      	adds	r6, #1
 8009708:	e7ee      	b.n	80096e8 <__libc_init_array+0xc>
 800970a:	f855 3b04 	ldr.w	r3, [r5], #4
 800970e:	4798      	blx	r3
 8009710:	3601      	adds	r6, #1
 8009712:	e7f2      	b.n	80096fa <__libc_init_array+0x1e>
 8009714:	08009d5c 	.word	0x08009d5c
 8009718:	08009d5c 	.word	0x08009d5c
 800971c:	08009d5c 	.word	0x08009d5c
 8009720:	08009d60 	.word	0x08009d60

08009724 <__retarget_lock_init_recursive>:
 8009724:	4770      	bx	lr

08009726 <__retarget_lock_acquire_recursive>:
 8009726:	4770      	bx	lr

08009728 <__retarget_lock_release_recursive>:
 8009728:	4770      	bx	lr

0800972a <memcpy>:
 800972a:	440a      	add	r2, r1
 800972c:	4291      	cmp	r1, r2
 800972e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009732:	d100      	bne.n	8009736 <memcpy+0xc>
 8009734:	4770      	bx	lr
 8009736:	b510      	push	{r4, lr}
 8009738:	f811 4b01 	ldrb.w	r4, [r1], #1
 800973c:	4291      	cmp	r1, r2
 800973e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009742:	d1f9      	bne.n	8009738 <memcpy+0xe>
 8009744:	bd10      	pop	{r4, pc}
	...

08009748 <_free_r>:
 8009748:	b538      	push	{r3, r4, r5, lr}
 800974a:	4605      	mov	r5, r0
 800974c:	2900      	cmp	r1, #0
 800974e:	d040      	beq.n	80097d2 <_free_r+0x8a>
 8009750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009754:	1f0c      	subs	r4, r1, #4
 8009756:	2b00      	cmp	r3, #0
 8009758:	bfb8      	it	lt
 800975a:	18e4      	addlt	r4, r4, r3
 800975c:	f000 f8de 	bl	800991c <__malloc_lock>
 8009760:	4a1c      	ldr	r2, [pc, #112]	@ (80097d4 <_free_r+0x8c>)
 8009762:	6813      	ldr	r3, [r2, #0]
 8009764:	b933      	cbnz	r3, 8009774 <_free_r+0x2c>
 8009766:	6063      	str	r3, [r4, #4]
 8009768:	6014      	str	r4, [r2, #0]
 800976a:	4628      	mov	r0, r5
 800976c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009770:	f000 b8da 	b.w	8009928 <__malloc_unlock>
 8009774:	42a3      	cmp	r3, r4
 8009776:	d908      	bls.n	800978a <_free_r+0x42>
 8009778:	6820      	ldr	r0, [r4, #0]
 800977a:	1821      	adds	r1, r4, r0
 800977c:	428b      	cmp	r3, r1
 800977e:	bf01      	itttt	eq
 8009780:	6819      	ldreq	r1, [r3, #0]
 8009782:	685b      	ldreq	r3, [r3, #4]
 8009784:	1809      	addeq	r1, r1, r0
 8009786:	6021      	streq	r1, [r4, #0]
 8009788:	e7ed      	b.n	8009766 <_free_r+0x1e>
 800978a:	461a      	mov	r2, r3
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	b10b      	cbz	r3, 8009794 <_free_r+0x4c>
 8009790:	42a3      	cmp	r3, r4
 8009792:	d9fa      	bls.n	800978a <_free_r+0x42>
 8009794:	6811      	ldr	r1, [r2, #0]
 8009796:	1850      	adds	r0, r2, r1
 8009798:	42a0      	cmp	r0, r4
 800979a:	d10b      	bne.n	80097b4 <_free_r+0x6c>
 800979c:	6820      	ldr	r0, [r4, #0]
 800979e:	4401      	add	r1, r0
 80097a0:	1850      	adds	r0, r2, r1
 80097a2:	4283      	cmp	r3, r0
 80097a4:	6011      	str	r1, [r2, #0]
 80097a6:	d1e0      	bne.n	800976a <_free_r+0x22>
 80097a8:	6818      	ldr	r0, [r3, #0]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	4408      	add	r0, r1
 80097ae:	6010      	str	r0, [r2, #0]
 80097b0:	6053      	str	r3, [r2, #4]
 80097b2:	e7da      	b.n	800976a <_free_r+0x22>
 80097b4:	d902      	bls.n	80097bc <_free_r+0x74>
 80097b6:	230c      	movs	r3, #12
 80097b8:	602b      	str	r3, [r5, #0]
 80097ba:	e7d6      	b.n	800976a <_free_r+0x22>
 80097bc:	6820      	ldr	r0, [r4, #0]
 80097be:	1821      	adds	r1, r4, r0
 80097c0:	428b      	cmp	r3, r1
 80097c2:	bf01      	itttt	eq
 80097c4:	6819      	ldreq	r1, [r3, #0]
 80097c6:	685b      	ldreq	r3, [r3, #4]
 80097c8:	1809      	addeq	r1, r1, r0
 80097ca:	6021      	streq	r1, [r4, #0]
 80097cc:	6063      	str	r3, [r4, #4]
 80097ce:	6054      	str	r4, [r2, #4]
 80097d0:	e7cb      	b.n	800976a <_free_r+0x22>
 80097d2:	bd38      	pop	{r3, r4, r5, pc}
 80097d4:	2000420c 	.word	0x2000420c

080097d8 <sbrk_aligned>:
 80097d8:	b570      	push	{r4, r5, r6, lr}
 80097da:	4e0f      	ldr	r6, [pc, #60]	@ (8009818 <sbrk_aligned+0x40>)
 80097dc:	460c      	mov	r4, r1
 80097de:	6831      	ldr	r1, [r6, #0]
 80097e0:	4605      	mov	r5, r0
 80097e2:	b911      	cbnz	r1, 80097ea <sbrk_aligned+0x12>
 80097e4:	f000 f9d2 	bl	8009b8c <_sbrk_r>
 80097e8:	6030      	str	r0, [r6, #0]
 80097ea:	4621      	mov	r1, r4
 80097ec:	4628      	mov	r0, r5
 80097ee:	f000 f9cd 	bl	8009b8c <_sbrk_r>
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	d103      	bne.n	80097fe <sbrk_aligned+0x26>
 80097f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80097fa:	4620      	mov	r0, r4
 80097fc:	bd70      	pop	{r4, r5, r6, pc}
 80097fe:	1cc4      	adds	r4, r0, #3
 8009800:	f024 0403 	bic.w	r4, r4, #3
 8009804:	42a0      	cmp	r0, r4
 8009806:	d0f8      	beq.n	80097fa <sbrk_aligned+0x22>
 8009808:	1a21      	subs	r1, r4, r0
 800980a:	4628      	mov	r0, r5
 800980c:	f000 f9be 	bl	8009b8c <_sbrk_r>
 8009810:	3001      	adds	r0, #1
 8009812:	d1f2      	bne.n	80097fa <sbrk_aligned+0x22>
 8009814:	e7ef      	b.n	80097f6 <sbrk_aligned+0x1e>
 8009816:	bf00      	nop
 8009818:	20004208 	.word	0x20004208

0800981c <_malloc_r>:
 800981c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009820:	1ccd      	adds	r5, r1, #3
 8009822:	f025 0503 	bic.w	r5, r5, #3
 8009826:	3508      	adds	r5, #8
 8009828:	2d0c      	cmp	r5, #12
 800982a:	bf38      	it	cc
 800982c:	250c      	movcc	r5, #12
 800982e:	2d00      	cmp	r5, #0
 8009830:	4606      	mov	r6, r0
 8009832:	db01      	blt.n	8009838 <_malloc_r+0x1c>
 8009834:	42a9      	cmp	r1, r5
 8009836:	d904      	bls.n	8009842 <_malloc_r+0x26>
 8009838:	230c      	movs	r3, #12
 800983a:	6033      	str	r3, [r6, #0]
 800983c:	2000      	movs	r0, #0
 800983e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009842:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009918 <_malloc_r+0xfc>
 8009846:	f000 f869 	bl	800991c <__malloc_lock>
 800984a:	f8d8 3000 	ldr.w	r3, [r8]
 800984e:	461c      	mov	r4, r3
 8009850:	bb44      	cbnz	r4, 80098a4 <_malloc_r+0x88>
 8009852:	4629      	mov	r1, r5
 8009854:	4630      	mov	r0, r6
 8009856:	f7ff ffbf 	bl	80097d8 <sbrk_aligned>
 800985a:	1c43      	adds	r3, r0, #1
 800985c:	4604      	mov	r4, r0
 800985e:	d158      	bne.n	8009912 <_malloc_r+0xf6>
 8009860:	f8d8 4000 	ldr.w	r4, [r8]
 8009864:	4627      	mov	r7, r4
 8009866:	2f00      	cmp	r7, #0
 8009868:	d143      	bne.n	80098f2 <_malloc_r+0xd6>
 800986a:	2c00      	cmp	r4, #0
 800986c:	d04b      	beq.n	8009906 <_malloc_r+0xea>
 800986e:	6823      	ldr	r3, [r4, #0]
 8009870:	4639      	mov	r1, r7
 8009872:	4630      	mov	r0, r6
 8009874:	eb04 0903 	add.w	r9, r4, r3
 8009878:	f000 f988 	bl	8009b8c <_sbrk_r>
 800987c:	4581      	cmp	r9, r0
 800987e:	d142      	bne.n	8009906 <_malloc_r+0xea>
 8009880:	6821      	ldr	r1, [r4, #0]
 8009882:	4630      	mov	r0, r6
 8009884:	1a6d      	subs	r5, r5, r1
 8009886:	4629      	mov	r1, r5
 8009888:	f7ff ffa6 	bl	80097d8 <sbrk_aligned>
 800988c:	3001      	adds	r0, #1
 800988e:	d03a      	beq.n	8009906 <_malloc_r+0xea>
 8009890:	6823      	ldr	r3, [r4, #0]
 8009892:	442b      	add	r3, r5
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	f8d8 3000 	ldr.w	r3, [r8]
 800989a:	685a      	ldr	r2, [r3, #4]
 800989c:	bb62      	cbnz	r2, 80098f8 <_malloc_r+0xdc>
 800989e:	f8c8 7000 	str.w	r7, [r8]
 80098a2:	e00f      	b.n	80098c4 <_malloc_r+0xa8>
 80098a4:	6822      	ldr	r2, [r4, #0]
 80098a6:	1b52      	subs	r2, r2, r5
 80098a8:	d420      	bmi.n	80098ec <_malloc_r+0xd0>
 80098aa:	2a0b      	cmp	r2, #11
 80098ac:	d917      	bls.n	80098de <_malloc_r+0xc2>
 80098ae:	1961      	adds	r1, r4, r5
 80098b0:	42a3      	cmp	r3, r4
 80098b2:	6025      	str	r5, [r4, #0]
 80098b4:	bf18      	it	ne
 80098b6:	6059      	strne	r1, [r3, #4]
 80098b8:	6863      	ldr	r3, [r4, #4]
 80098ba:	bf08      	it	eq
 80098bc:	f8c8 1000 	streq.w	r1, [r8]
 80098c0:	5162      	str	r2, [r4, r5]
 80098c2:	604b      	str	r3, [r1, #4]
 80098c4:	4630      	mov	r0, r6
 80098c6:	f000 f82f 	bl	8009928 <__malloc_unlock>
 80098ca:	f104 000b 	add.w	r0, r4, #11
 80098ce:	1d23      	adds	r3, r4, #4
 80098d0:	f020 0007 	bic.w	r0, r0, #7
 80098d4:	1ac2      	subs	r2, r0, r3
 80098d6:	bf1c      	itt	ne
 80098d8:	1a1b      	subne	r3, r3, r0
 80098da:	50a3      	strne	r3, [r4, r2]
 80098dc:	e7af      	b.n	800983e <_malloc_r+0x22>
 80098de:	6862      	ldr	r2, [r4, #4]
 80098e0:	42a3      	cmp	r3, r4
 80098e2:	bf0c      	ite	eq
 80098e4:	f8c8 2000 	streq.w	r2, [r8]
 80098e8:	605a      	strne	r2, [r3, #4]
 80098ea:	e7eb      	b.n	80098c4 <_malloc_r+0xa8>
 80098ec:	4623      	mov	r3, r4
 80098ee:	6864      	ldr	r4, [r4, #4]
 80098f0:	e7ae      	b.n	8009850 <_malloc_r+0x34>
 80098f2:	463c      	mov	r4, r7
 80098f4:	687f      	ldr	r7, [r7, #4]
 80098f6:	e7b6      	b.n	8009866 <_malloc_r+0x4a>
 80098f8:	461a      	mov	r2, r3
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	42a3      	cmp	r3, r4
 80098fe:	d1fb      	bne.n	80098f8 <_malloc_r+0xdc>
 8009900:	2300      	movs	r3, #0
 8009902:	6053      	str	r3, [r2, #4]
 8009904:	e7de      	b.n	80098c4 <_malloc_r+0xa8>
 8009906:	230c      	movs	r3, #12
 8009908:	4630      	mov	r0, r6
 800990a:	6033      	str	r3, [r6, #0]
 800990c:	f000 f80c 	bl	8009928 <__malloc_unlock>
 8009910:	e794      	b.n	800983c <_malloc_r+0x20>
 8009912:	6005      	str	r5, [r0, #0]
 8009914:	e7d6      	b.n	80098c4 <_malloc_r+0xa8>
 8009916:	bf00      	nop
 8009918:	2000420c 	.word	0x2000420c

0800991c <__malloc_lock>:
 800991c:	4801      	ldr	r0, [pc, #4]	@ (8009924 <__malloc_lock+0x8>)
 800991e:	f7ff bf02 	b.w	8009726 <__retarget_lock_acquire_recursive>
 8009922:	bf00      	nop
 8009924:	20004204 	.word	0x20004204

08009928 <__malloc_unlock>:
 8009928:	4801      	ldr	r0, [pc, #4]	@ (8009930 <__malloc_unlock+0x8>)
 800992a:	f7ff befd 	b.w	8009728 <__retarget_lock_release_recursive>
 800992e:	bf00      	nop
 8009930:	20004204 	.word	0x20004204

08009934 <__sflush_r>:
 8009934:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800993a:	0716      	lsls	r6, r2, #28
 800993c:	4605      	mov	r5, r0
 800993e:	460c      	mov	r4, r1
 8009940:	d454      	bmi.n	80099ec <__sflush_r+0xb8>
 8009942:	684b      	ldr	r3, [r1, #4]
 8009944:	2b00      	cmp	r3, #0
 8009946:	dc02      	bgt.n	800994e <__sflush_r+0x1a>
 8009948:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800994a:	2b00      	cmp	r3, #0
 800994c:	dd48      	ble.n	80099e0 <__sflush_r+0xac>
 800994e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009950:	2e00      	cmp	r6, #0
 8009952:	d045      	beq.n	80099e0 <__sflush_r+0xac>
 8009954:	2300      	movs	r3, #0
 8009956:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800995a:	682f      	ldr	r7, [r5, #0]
 800995c:	6a21      	ldr	r1, [r4, #32]
 800995e:	602b      	str	r3, [r5, #0]
 8009960:	d030      	beq.n	80099c4 <__sflush_r+0x90>
 8009962:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009964:	89a3      	ldrh	r3, [r4, #12]
 8009966:	0759      	lsls	r1, r3, #29
 8009968:	d505      	bpl.n	8009976 <__sflush_r+0x42>
 800996a:	6863      	ldr	r3, [r4, #4]
 800996c:	1ad2      	subs	r2, r2, r3
 800996e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009970:	b10b      	cbz	r3, 8009976 <__sflush_r+0x42>
 8009972:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009974:	1ad2      	subs	r2, r2, r3
 8009976:	2300      	movs	r3, #0
 8009978:	4628      	mov	r0, r5
 800997a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800997c:	6a21      	ldr	r1, [r4, #32]
 800997e:	47b0      	blx	r6
 8009980:	1c43      	adds	r3, r0, #1
 8009982:	89a3      	ldrh	r3, [r4, #12]
 8009984:	d106      	bne.n	8009994 <__sflush_r+0x60>
 8009986:	6829      	ldr	r1, [r5, #0]
 8009988:	291d      	cmp	r1, #29
 800998a:	d82b      	bhi.n	80099e4 <__sflush_r+0xb0>
 800998c:	4a28      	ldr	r2, [pc, #160]	@ (8009a30 <__sflush_r+0xfc>)
 800998e:	40ca      	lsrs	r2, r1
 8009990:	07d6      	lsls	r6, r2, #31
 8009992:	d527      	bpl.n	80099e4 <__sflush_r+0xb0>
 8009994:	2200      	movs	r2, #0
 8009996:	6062      	str	r2, [r4, #4]
 8009998:	6922      	ldr	r2, [r4, #16]
 800999a:	04d9      	lsls	r1, r3, #19
 800999c:	6022      	str	r2, [r4, #0]
 800999e:	d504      	bpl.n	80099aa <__sflush_r+0x76>
 80099a0:	1c42      	adds	r2, r0, #1
 80099a2:	d101      	bne.n	80099a8 <__sflush_r+0x74>
 80099a4:	682b      	ldr	r3, [r5, #0]
 80099a6:	b903      	cbnz	r3, 80099aa <__sflush_r+0x76>
 80099a8:	6560      	str	r0, [r4, #84]	@ 0x54
 80099aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ac:	602f      	str	r7, [r5, #0]
 80099ae:	b1b9      	cbz	r1, 80099e0 <__sflush_r+0xac>
 80099b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099b4:	4299      	cmp	r1, r3
 80099b6:	d002      	beq.n	80099be <__sflush_r+0x8a>
 80099b8:	4628      	mov	r0, r5
 80099ba:	f7ff fec5 	bl	8009748 <_free_r>
 80099be:	2300      	movs	r3, #0
 80099c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80099c2:	e00d      	b.n	80099e0 <__sflush_r+0xac>
 80099c4:	2301      	movs	r3, #1
 80099c6:	4628      	mov	r0, r5
 80099c8:	47b0      	blx	r6
 80099ca:	4602      	mov	r2, r0
 80099cc:	1c50      	adds	r0, r2, #1
 80099ce:	d1c9      	bne.n	8009964 <__sflush_r+0x30>
 80099d0:	682b      	ldr	r3, [r5, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d0c6      	beq.n	8009964 <__sflush_r+0x30>
 80099d6:	2b1d      	cmp	r3, #29
 80099d8:	d001      	beq.n	80099de <__sflush_r+0xaa>
 80099da:	2b16      	cmp	r3, #22
 80099dc:	d11d      	bne.n	8009a1a <__sflush_r+0xe6>
 80099de:	602f      	str	r7, [r5, #0]
 80099e0:	2000      	movs	r0, #0
 80099e2:	e021      	b.n	8009a28 <__sflush_r+0xf4>
 80099e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099e8:	b21b      	sxth	r3, r3
 80099ea:	e01a      	b.n	8009a22 <__sflush_r+0xee>
 80099ec:	690f      	ldr	r7, [r1, #16]
 80099ee:	2f00      	cmp	r7, #0
 80099f0:	d0f6      	beq.n	80099e0 <__sflush_r+0xac>
 80099f2:	0793      	lsls	r3, r2, #30
 80099f4:	bf18      	it	ne
 80099f6:	2300      	movne	r3, #0
 80099f8:	680e      	ldr	r6, [r1, #0]
 80099fa:	bf08      	it	eq
 80099fc:	694b      	ldreq	r3, [r1, #20]
 80099fe:	1bf6      	subs	r6, r6, r7
 8009a00:	600f      	str	r7, [r1, #0]
 8009a02:	608b      	str	r3, [r1, #8]
 8009a04:	2e00      	cmp	r6, #0
 8009a06:	ddeb      	ble.n	80099e0 <__sflush_r+0xac>
 8009a08:	4633      	mov	r3, r6
 8009a0a:	463a      	mov	r2, r7
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	6a21      	ldr	r1, [r4, #32]
 8009a10:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009a14:	47e0      	blx	ip
 8009a16:	2800      	cmp	r0, #0
 8009a18:	dc07      	bgt.n	8009a2a <__sflush_r+0xf6>
 8009a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a26:	81a3      	strh	r3, [r4, #12]
 8009a28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a2a:	4407      	add	r7, r0
 8009a2c:	1a36      	subs	r6, r6, r0
 8009a2e:	e7e9      	b.n	8009a04 <__sflush_r+0xd0>
 8009a30:	20400001 	.word	0x20400001

08009a34 <_fflush_r>:
 8009a34:	b538      	push	{r3, r4, r5, lr}
 8009a36:	690b      	ldr	r3, [r1, #16]
 8009a38:	4605      	mov	r5, r0
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	b913      	cbnz	r3, 8009a44 <_fflush_r+0x10>
 8009a3e:	2500      	movs	r5, #0
 8009a40:	4628      	mov	r0, r5
 8009a42:	bd38      	pop	{r3, r4, r5, pc}
 8009a44:	b118      	cbz	r0, 8009a4e <_fflush_r+0x1a>
 8009a46:	6a03      	ldr	r3, [r0, #32]
 8009a48:	b90b      	cbnz	r3, 8009a4e <_fflush_r+0x1a>
 8009a4a:	f7ff fc29 	bl	80092a0 <__sinit>
 8009a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d0f3      	beq.n	8009a3e <_fflush_r+0xa>
 8009a56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a58:	07d0      	lsls	r0, r2, #31
 8009a5a:	d404      	bmi.n	8009a66 <_fflush_r+0x32>
 8009a5c:	0599      	lsls	r1, r3, #22
 8009a5e:	d402      	bmi.n	8009a66 <_fflush_r+0x32>
 8009a60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a62:	f7ff fe60 	bl	8009726 <__retarget_lock_acquire_recursive>
 8009a66:	4628      	mov	r0, r5
 8009a68:	4621      	mov	r1, r4
 8009a6a:	f7ff ff63 	bl	8009934 <__sflush_r>
 8009a6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a70:	4605      	mov	r5, r0
 8009a72:	07da      	lsls	r2, r3, #31
 8009a74:	d4e4      	bmi.n	8009a40 <_fflush_r+0xc>
 8009a76:	89a3      	ldrh	r3, [r4, #12]
 8009a78:	059b      	lsls	r3, r3, #22
 8009a7a:	d4e1      	bmi.n	8009a40 <_fflush_r+0xc>
 8009a7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a7e:	f7ff fe53 	bl	8009728 <__retarget_lock_release_recursive>
 8009a82:	e7dd      	b.n	8009a40 <_fflush_r+0xc>

08009a84 <__swhatbuf_r>:
 8009a84:	b570      	push	{r4, r5, r6, lr}
 8009a86:	460c      	mov	r4, r1
 8009a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a8c:	4615      	mov	r5, r2
 8009a8e:	2900      	cmp	r1, #0
 8009a90:	461e      	mov	r6, r3
 8009a92:	b096      	sub	sp, #88	@ 0x58
 8009a94:	da0c      	bge.n	8009ab0 <__swhatbuf_r+0x2c>
 8009a96:	89a3      	ldrh	r3, [r4, #12]
 8009a98:	2100      	movs	r1, #0
 8009a9a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a9e:	bf14      	ite	ne
 8009aa0:	2340      	movne	r3, #64	@ 0x40
 8009aa2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009aa6:	2000      	movs	r0, #0
 8009aa8:	6031      	str	r1, [r6, #0]
 8009aaa:	602b      	str	r3, [r5, #0]
 8009aac:	b016      	add	sp, #88	@ 0x58
 8009aae:	bd70      	pop	{r4, r5, r6, pc}
 8009ab0:	466a      	mov	r2, sp
 8009ab2:	f000 f849 	bl	8009b48 <_fstat_r>
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	dbed      	blt.n	8009a96 <__swhatbuf_r+0x12>
 8009aba:	9901      	ldr	r1, [sp, #4]
 8009abc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ac0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ac4:	4259      	negs	r1, r3
 8009ac6:	4159      	adcs	r1, r3
 8009ac8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009acc:	e7eb      	b.n	8009aa6 <__swhatbuf_r+0x22>

08009ace <__smakebuf_r>:
 8009ace:	898b      	ldrh	r3, [r1, #12]
 8009ad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ad2:	079d      	lsls	r5, r3, #30
 8009ad4:	4606      	mov	r6, r0
 8009ad6:	460c      	mov	r4, r1
 8009ad8:	d507      	bpl.n	8009aea <__smakebuf_r+0x1c>
 8009ada:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009ade:	6023      	str	r3, [r4, #0]
 8009ae0:	6123      	str	r3, [r4, #16]
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	6163      	str	r3, [r4, #20]
 8009ae6:	b003      	add	sp, #12
 8009ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aea:	466a      	mov	r2, sp
 8009aec:	ab01      	add	r3, sp, #4
 8009aee:	f7ff ffc9 	bl	8009a84 <__swhatbuf_r>
 8009af2:	9f00      	ldr	r7, [sp, #0]
 8009af4:	4605      	mov	r5, r0
 8009af6:	4639      	mov	r1, r7
 8009af8:	4630      	mov	r0, r6
 8009afa:	f7ff fe8f 	bl	800981c <_malloc_r>
 8009afe:	b948      	cbnz	r0, 8009b14 <__smakebuf_r+0x46>
 8009b00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b04:	059a      	lsls	r2, r3, #22
 8009b06:	d4ee      	bmi.n	8009ae6 <__smakebuf_r+0x18>
 8009b08:	f023 0303 	bic.w	r3, r3, #3
 8009b0c:	f043 0302 	orr.w	r3, r3, #2
 8009b10:	81a3      	strh	r3, [r4, #12]
 8009b12:	e7e2      	b.n	8009ada <__smakebuf_r+0xc>
 8009b14:	89a3      	ldrh	r3, [r4, #12]
 8009b16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009b1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b1e:	81a3      	strh	r3, [r4, #12]
 8009b20:	9b01      	ldr	r3, [sp, #4]
 8009b22:	6020      	str	r0, [r4, #0]
 8009b24:	b15b      	cbz	r3, 8009b3e <__smakebuf_r+0x70>
 8009b26:	4630      	mov	r0, r6
 8009b28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b2c:	f000 f81e 	bl	8009b6c <_isatty_r>
 8009b30:	b128      	cbz	r0, 8009b3e <__smakebuf_r+0x70>
 8009b32:	89a3      	ldrh	r3, [r4, #12]
 8009b34:	f023 0303 	bic.w	r3, r3, #3
 8009b38:	f043 0301 	orr.w	r3, r3, #1
 8009b3c:	81a3      	strh	r3, [r4, #12]
 8009b3e:	89a3      	ldrh	r3, [r4, #12]
 8009b40:	431d      	orrs	r5, r3
 8009b42:	81a5      	strh	r5, [r4, #12]
 8009b44:	e7cf      	b.n	8009ae6 <__smakebuf_r+0x18>
	...

08009b48 <_fstat_r>:
 8009b48:	b538      	push	{r3, r4, r5, lr}
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	4d06      	ldr	r5, [pc, #24]	@ (8009b68 <_fstat_r+0x20>)
 8009b4e:	4604      	mov	r4, r0
 8009b50:	4608      	mov	r0, r1
 8009b52:	4611      	mov	r1, r2
 8009b54:	602b      	str	r3, [r5, #0]
 8009b56:	f7f9 f903 	bl	8002d60 <_fstat>
 8009b5a:	1c43      	adds	r3, r0, #1
 8009b5c:	d102      	bne.n	8009b64 <_fstat_r+0x1c>
 8009b5e:	682b      	ldr	r3, [r5, #0]
 8009b60:	b103      	cbz	r3, 8009b64 <_fstat_r+0x1c>
 8009b62:	6023      	str	r3, [r4, #0]
 8009b64:	bd38      	pop	{r3, r4, r5, pc}
 8009b66:	bf00      	nop
 8009b68:	20004200 	.word	0x20004200

08009b6c <_isatty_r>:
 8009b6c:	b538      	push	{r3, r4, r5, lr}
 8009b6e:	2300      	movs	r3, #0
 8009b70:	4d05      	ldr	r5, [pc, #20]	@ (8009b88 <_isatty_r+0x1c>)
 8009b72:	4604      	mov	r4, r0
 8009b74:	4608      	mov	r0, r1
 8009b76:	602b      	str	r3, [r5, #0]
 8009b78:	f7f9 f901 	bl	8002d7e <_isatty>
 8009b7c:	1c43      	adds	r3, r0, #1
 8009b7e:	d102      	bne.n	8009b86 <_isatty_r+0x1a>
 8009b80:	682b      	ldr	r3, [r5, #0]
 8009b82:	b103      	cbz	r3, 8009b86 <_isatty_r+0x1a>
 8009b84:	6023      	str	r3, [r4, #0]
 8009b86:	bd38      	pop	{r3, r4, r5, pc}
 8009b88:	20004200 	.word	0x20004200

08009b8c <_sbrk_r>:
 8009b8c:	b538      	push	{r3, r4, r5, lr}
 8009b8e:	2300      	movs	r3, #0
 8009b90:	4d05      	ldr	r5, [pc, #20]	@ (8009ba8 <_sbrk_r+0x1c>)
 8009b92:	4604      	mov	r4, r0
 8009b94:	4608      	mov	r0, r1
 8009b96:	602b      	str	r3, [r5, #0]
 8009b98:	f7f9 f908 	bl	8002dac <_sbrk>
 8009b9c:	1c43      	adds	r3, r0, #1
 8009b9e:	d102      	bne.n	8009ba6 <_sbrk_r+0x1a>
 8009ba0:	682b      	ldr	r3, [r5, #0]
 8009ba2:	b103      	cbz	r3, 8009ba6 <_sbrk_r+0x1a>
 8009ba4:	6023      	str	r3, [r4, #0]
 8009ba6:	bd38      	pop	{r3, r4, r5, pc}
 8009ba8:	20004200 	.word	0x20004200

08009bac <_init>:
 8009bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bae:	bf00      	nop
 8009bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bb2:	bc08      	pop	{r3}
 8009bb4:	469e      	mov	lr, r3
 8009bb6:	4770      	bx	lr

08009bb8 <_fini>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	bf00      	nop
 8009bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bbe:	bc08      	pop	{r3}
 8009bc0:	469e      	mov	lr, r3
 8009bc2:	4770      	bx	lr
