

================================================================
== Vitis HLS Report for 'calculateLayer3'
================================================================
* Date:           Mon Dec 30 16:17:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  35.160 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32560|    32560|  1.628 ms|  1.628 ms|  32560|  32560|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3  |    32558|    32558|        85|         26|          1|  1250|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 85


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 26, D = 85, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 15.9>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HW_CNN.cpp:73]   --->   Operation 88 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HW_CNN.cpp:73]   --->   Operation 89 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 90 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HW_CNN.cpp:73]   --->   Operation 91 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 92 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer2_Weights_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_buff = alloca i64 1" [HW_CNN.cpp:74]   --->   Operation 94 'alloca' 'conv_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_buff_addr = getelementptr i32 %conv_buff, i64 0, i64 0"   --->   Operation 95 'getelementptr' 'conv_buff_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_buff_addr_1 = getelementptr i32 %conv_buff, i64 0, i64 168" [HW_CNN.cpp:88]   --->   Operation 96 'getelementptr' 'conv_buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_buff_addr_2 = getelementptr i32 %conv_buff, i64 0, i64 167" [HW_CNN.cpp:88]   --->   Operation 97 'getelementptr' 'conv_buff_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_buff_addr_3 = getelementptr i32 %conv_buff, i64 0, i64 166" [HW_CNN.cpp:88]   --->   Operation 98 'getelementptr' 'conv_buff_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_buff_addr_4 = getelementptr i32 %conv_buff, i64 0, i64 165" [HW_CNN.cpp:88]   --->   Operation 99 'getelementptr' 'conv_buff_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_buff_addr_5 = getelementptr i32 %conv_buff, i64 0, i64 164" [HW_CNN.cpp:88]   --->   Operation 100 'getelementptr' 'conv_buff_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_buff_addr_6 = getelementptr i32 %conv_buff, i64 0, i64 163" [HW_CNN.cpp:88]   --->   Operation 101 'getelementptr' 'conv_buff_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_buff_addr_7 = getelementptr i32 %conv_buff, i64 0, i64 162" [HW_CNN.cpp:88]   --->   Operation 102 'getelementptr' 'conv_buff_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_buff_addr_8 = getelementptr i32 %conv_buff, i64 0, i64 161" [HW_CNN.cpp:88]   --->   Operation 103 'getelementptr' 'conv_buff_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_buff_addr_9 = getelementptr i32 %conv_buff, i64 0, i64 160" [HW_CNN.cpp:88]   --->   Operation 104 'getelementptr' 'conv_buff_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten12"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln73 = store i6 0, i6 %i" [HW_CNN.cpp:73]   --->   Operation 106 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln73 = store i3 0, i3 %j" [HW_CNN.cpp:73]   --->   Operation 108 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln73 = store i3 0, i3 %k" [HW_CNN.cpp:73]   --->   Operation 109 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_81_4" [HW_CNN.cpp:76]   --->   Operation 110 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i11 %indvar_flatten12" [HW_CNN.cpp:76]   --->   Operation 111 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.63ns)   --->   "%icmp_ln76 = icmp_eq  i11 %indvar_flatten12_load, i11 1250" [HW_CNN.cpp:76]   --->   Operation 112 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln76 = add i11 %indvar_flatten12_load, i11 1" [HW_CNN.cpp:76]   --->   Operation 113 'add' 'add_ln76' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc55, void %for.end57" [HW_CNN.cpp:76]   --->   Operation 114 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [HW_CNN.cpp:78]   --->   Operation 115 'load' 'k_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [HW_CNN.cpp:73]   --->   Operation 116 'load' 'j_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [HW_CNN.cpp:77]   --->   Operation 117 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.82ns)   --->   "%icmp_ln77 = icmp_eq  i6 %indvar_flatten_load, i6 25" [HW_CNN.cpp:77]   --->   Operation 118 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.98ns)   --->   "%select_ln73 = select i1 %icmp_ln77, i3 0, i3 %j_load" [HW_CNN.cpp:73]   --->   Operation 119 'select' 'select_ln73' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln73)   --->   "%xor_ln73 = xor i1 %icmp_ln77, i1 1" [HW_CNN.cpp:73]   --->   Operation 120 'xor' 'xor_ln73' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.65ns)   --->   "%icmp_ln78 = icmp_eq  i3 %k_load, i3 5" [HW_CNN.cpp:78]   --->   Operation 121 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln73 = and i1 %icmp_ln78, i1 %xor_ln73" [HW_CNN.cpp:73]   --->   Operation 122 'and' 'and_ln73' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (1.65ns)   --->   "%add_ln77 = add i3 %select_ln73, i3 1" [HW_CNN.cpp:77]   --->   Operation 123 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%or_ln73 = or i1 %and_ln73, i1 %icmp_ln77" [HW_CNN.cpp:73]   --->   Operation 124 'or' 'or_ln73' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln73_1 = select i1 %or_ln73, i3 0, i3 %k_load" [HW_CNN.cpp:73]   --->   Operation 125 'select' 'select_ln73_1' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.98ns)   --->   "%select_ln77 = select i1 %and_ln73, i3 %add_ln77, i3 %select_ln73" [HW_CNN.cpp:77]   --->   Operation 126 'select' 'select_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %select_ln77" [HW_CNN.cpp:77]   --->   Operation 127 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (3.78ns)   --->   "%empty_31 = mul i8 %zext_ln77, i8 26" [HW_CNN.cpp:77]   --->   Operation 128 'mul' 'empty_31' <Predicate = (!icmp_ln76)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%empty_32 = trunc i8 %empty_31" [HW_CNN.cpp:77]   --->   Operation 129 'trunc' 'empty_32' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:80]   --->   Operation 130 'read' 'Layer2_Weights_stream_read' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln73_1, i1 0" [HW_CNN.cpp:73]   --->   Operation 131 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i4 %tmp_8" [HW_CNN.cpp:87]   --->   Operation 132 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.87ns)   --->   "%add_ln87 = add i7 %zext_ln87_1, i7 %empty_32" [HW_CNN.cpp:87]   --->   Operation 133 'add' 'add_ln87' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i7 %add_ln87" [HW_CNN.cpp:87]   --->   Operation 134 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_2" [HW_CNN.cpp:87]   --->   Operation 135 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr" [HW_CNN.cpp:87]   --->   Operation 136 'load' 'Layer2_Neurons_CPU_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln87 = or i4 %tmp_8, i4 1" [HW_CNN.cpp:87]   --->   Operation 137 'or' 'or_ln87' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i4 %or_ln87" [HW_CNN.cpp:87]   --->   Operation 138 'zext' 'zext_ln87_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.87ns)   --->   "%add_ln87_1 = add i7 %zext_ln87_4, i7 %empty_32" [HW_CNN.cpp:87]   --->   Operation 139 'add' 'add_ln87_1' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i7 %add_ln87_1" [HW_CNN.cpp:87]   --->   Operation 140 'zext' 'zext_ln87_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_1 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_5" [HW_CNN.cpp:87]   --->   Operation 141 'getelementptr' 'Layer2_Neurons_CPU_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1" [HW_CNN.cpp:87]   --->   Operation 142 'load' 'Layer2_Neurons_CPU_load_1' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_1 : Operation 143 [1/1] (1.65ns)   --->   "%add_ln78 = add i3 %select_ln73_1, i3 1" [HW_CNN.cpp:78]   --->   Operation 143 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (1.82ns)   --->   "%add_ln77_1 = add i6 %indvar_flatten_load, i6 1" [HW_CNN.cpp:77]   --->   Operation 144 'add' 'add_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (1.18ns)   --->   "%select_ln77_1 = select i1 %icmp_ln77, i6 1, i6 %add_ln77_1" [HW_CNN.cpp:77]   --->   Operation 145 'select' 'select_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln76 = store i11 %add_ln76, i11 %indvar_flatten12" [HW_CNN.cpp:76]   --->   Operation 146 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln77 = store i6 %select_ln77_1, i6 %indvar_flatten" [HW_CNN.cpp:77]   --->   Operation 147 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln73 = store i3 %select_ln77, i3 %j" [HW_CNN.cpp:73]   --->   Operation 148 'store' 'store_ln73' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln73 = store i3 %add_ln78, i3 %k" [HW_CNN.cpp:73]   --->   Operation 149 'store' 'store_ln73' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 150 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr" [HW_CNN.cpp:87]   --->   Operation 150 'load' 'Layer2_Neurons_CPU_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_2 : Operation 151 [1/1] (1.61ns)   --->   "%p_027 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr, i32 %Layer2_Neurons_CPU_load, i1 1" [HW_CNN.cpp:87]   --->   Operation 151 'memshiftread' 'p_027' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_2 : Operation 152 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 152 'read' 'Layer2_Weights_stream_read_1' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 153 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1" [HW_CNN.cpp:87]   --->   Operation 153 'load' 'Layer2_Neurons_CPU_load_1' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_2 : Operation 154 [1/1] (1.73ns)   --->   "%add_ln87_2 = add i4 %tmp_8, i4 2" [HW_CNN.cpp:87]   --->   Operation 154 'add' 'add_ln87_2' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i4 %add_ln87_2" [HW_CNN.cpp:87]   --->   Operation 155 'zext' 'zext_ln87_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.87ns)   --->   "%add_ln87_3 = add i7 %zext_ln87_7, i7 %empty_32" [HW_CNN.cpp:87]   --->   Operation 156 'add' 'add_ln87_3' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln87_8 = zext i7 %add_ln87_3" [HW_CNN.cpp:87]   --->   Operation 157 'zext' 'zext_ln87_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_2 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_8" [HW_CNN.cpp:87]   --->   Operation 158 'getelementptr' 'Layer2_Neurons_CPU_addr_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2" [HW_CNN.cpp:87]   --->   Operation 159 'load' 'Layer2_Neurons_CPU_load_2' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_2 : Operation 160 [1/1] (1.73ns)   --->   "%add_ln87_4 = add i4 %tmp_8, i4 3" [HW_CNN.cpp:87]   --->   Operation 160 'add' 'add_ln87_4' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln87_10 = zext i4 %add_ln87_4" [HW_CNN.cpp:87]   --->   Operation 161 'zext' 'zext_ln87_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.87ns)   --->   "%add_ln87_5 = add i7 %zext_ln87_10, i7 %empty_32" [HW_CNN.cpp:87]   --->   Operation 162 'add' 'add_ln87_5' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln87_11 = zext i7 %add_ln87_5" [HW_CNN.cpp:87]   --->   Operation 163 'zext' 'zext_ln87_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_3 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_11" [HW_CNN.cpp:87]   --->   Operation 164 'getelementptr' 'Layer2_Neurons_CPU_addr_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3" [HW_CNN.cpp:87]   --->   Operation 165 'load' 'Layer2_Neurons_CPU_load_3' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 3 <SV = 2> <Delay = 14.0>
ST_3 : Operation 166 [1/1] (1.87ns)   --->   "%empty_34 = add i7 %empty_32, i7 13" [HW_CNN.cpp:77]   --->   Operation 166 'add' 'empty_34' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i32 %Layer2_Weights_stream_read_1" [HW_CNN.cpp:88]   --->   Operation 167 'bitcast' 'bitcast_ln88' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.61ns)   --->   "%p_s = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_1, i32 %Layer2_Neurons_CPU_load_1, i1 1" [HW_CNN.cpp:87]   --->   Operation 168 'memshiftread' 'p_s' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_3 : Operation 169 [2/2] (12.3ns)   --->   "%mul = fmul i32 %p_s, i32 %bitcast_ln88" [HW_CNN.cpp:88]   --->   Operation 169 'fmul' 'mul' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 170 'read' 'Layer2_Weights_stream_read_2' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 171 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2" [HW_CNN.cpp:87]   --->   Operation 171 'load' 'Layer2_Neurons_CPU_load_2' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 172 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3" [HW_CNN.cpp:87]   --->   Operation 172 'load' 'Layer2_Neurons_CPU_load_3' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 173 [1/1] (1.73ns)   --->   "%add_ln87_6 = add i4 %tmp_8, i4 4" [HW_CNN.cpp:87]   --->   Operation 173 'add' 'add_ln87_6' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln87_13 = zext i4 %add_ln87_6" [HW_CNN.cpp:87]   --->   Operation 174 'zext' 'zext_ln87_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.87ns)   --->   "%add_ln87_7 = add i7 %zext_ln87_13, i7 %empty_32" [HW_CNN.cpp:87]   --->   Operation 175 'add' 'add_ln87_7' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln87_14 = zext i7 %add_ln87_7" [HW_CNN.cpp:87]   --->   Operation 176 'zext' 'zext_ln87_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_4 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_14" [HW_CNN.cpp:87]   --->   Operation 177 'getelementptr' 'Layer2_Neurons_CPU_addr_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4" [HW_CNN.cpp:87]   --->   Operation 178 'load' 'Layer2_Neurons_CPU_load_4' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 179 [1/1] (1.87ns)   --->   "%add_ln87_8 = add i7 %zext_ln87_1, i7 %empty_34" [HW_CNN.cpp:87]   --->   Operation 179 'add' 'add_ln87_8' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln87_15 = zext i7 %add_ln87_8" [HW_CNN.cpp:87]   --->   Operation 180 'zext' 'zext_ln87_15' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_5 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_15" [HW_CNN.cpp:87]   --->   Operation 181 'getelementptr' 'Layer2_Neurons_CPU_addr_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5" [HW_CNN.cpp:87]   --->   Operation 182 'load' 'Layer2_Neurons_CPU_load_5' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%p_cast6 = zext i7 %empty_34" [HW_CNN.cpp:77]   --->   Operation 183 'zext' 'p_cast6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%somme = bitcast i32 %Layer2_Weights_stream_read" [HW_CNN.cpp:80]   --->   Operation 184 'bitcast' 'somme' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i4 %or_ln87" [HW_CNN.cpp:87]   --->   Operation 185 'zext' 'zext_ln87_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 186 [1/2] (12.3ns)   --->   "%mul = fmul i32 %p_s, i32 %bitcast_ln88" [HW_CNN.cpp:88]   --->   Operation 186 'fmul' 'mul' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/2] (22.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [HW_CNN.cpp:88]   --->   Operation 187 'fadd' 'somme_1' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln88_1 = bitcast i32 %Layer2_Weights_stream_read_2" [HW_CNN.cpp:88]   --->   Operation 188 'bitcast' 'bitcast_ln88_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.61ns)   --->   "%p_1 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_2, i32 %Layer2_Neurons_CPU_load_2, i1 1" [HW_CNN.cpp:87]   --->   Operation 189 'memshiftread' 'p_1' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_4 : Operation 190 [2/2] (12.3ns)   --->   "%mul31_s = fmul i32 %p_1, i32 %bitcast_ln88_1" [HW_CNN.cpp:88]   --->   Operation 190 'fmul' 'mul31_s' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 191 'read' 'Layer2_Weights_stream_read_3' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 192 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4" [HW_CNN.cpp:87]   --->   Operation 192 'load' 'Layer2_Neurons_CPU_load_4' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 193 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5" [HW_CNN.cpp:87]   --->   Operation 193 'load' 'Layer2_Neurons_CPU_load_5' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 194 [1/1] (1.87ns)   --->   "%add_ln87_9 = add i8 %zext_ln87_3, i8 %p_cast6" [HW_CNN.cpp:87]   --->   Operation 194 'add' 'add_ln87_9' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln87_16 = zext i8 %add_ln87_9" [HW_CNN.cpp:87]   --->   Operation 195 'zext' 'zext_ln87_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_6 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_16" [HW_CNN.cpp:87]   --->   Operation 196 'getelementptr' 'Layer2_Neurons_CPU_addr_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 197 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6" [HW_CNN.cpp:87]   --->   Operation 197 'load' 'Layer2_Neurons_CPU_load_6' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 198 [1/1] (1.87ns)   --->   "%add_ln87_10 = add i7 %zext_ln87_7, i7 %empty_34" [HW_CNN.cpp:87]   --->   Operation 198 'add' 'add_ln87_10' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln87_17 = zext i7 %add_ln87_10" [HW_CNN.cpp:87]   --->   Operation 199 'zext' 'zext_ln87_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_7 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_17" [HW_CNN.cpp:87]   --->   Operation 200 'getelementptr' 'Layer2_Neurons_CPU_addr_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 201 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7" [HW_CNN.cpp:87]   --->   Operation 201 'load' 'Layer2_Neurons_CPU_load_7' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 202 [1/2] (22.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [HW_CNN.cpp:88]   --->   Operation 202 'fadd' 'somme_1' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/2] (12.3ns)   --->   "%mul31_s = fmul i32 %p_1, i32 %bitcast_ln88_1" [HW_CNN.cpp:88]   --->   Operation 203 'fmul' 'mul31_s' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln88_2 = bitcast i32 %Layer2_Weights_stream_read_3" [HW_CNN.cpp:88]   --->   Operation 204 'bitcast' 'bitcast_ln88_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln87_9 = zext i4 %add_ln87_4" [HW_CNN.cpp:87]   --->   Operation 205 'zext' 'zext_ln87_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.61ns)   --->   "%p_2 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_3, i32 %Layer2_Neurons_CPU_load_3, i1 1" [HW_CNN.cpp:87]   --->   Operation 206 'memshiftread' 'p_2' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_5 : Operation 207 [2/2] (12.3ns)   --->   "%mul31_5 = fmul i32 %p_2, i32 %bitcast_ln88_2" [HW_CNN.cpp:88]   --->   Operation 207 'fmul' 'mul31_5' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_4 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 208 'read' 'Layer2_Weights_stream_read_4' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln87_12 = zext i4 %add_ln87_6" [HW_CNN.cpp:87]   --->   Operation 209 'zext' 'zext_ln87_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 210 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6" [HW_CNN.cpp:87]   --->   Operation 210 'load' 'Layer2_Neurons_CPU_load_6' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 211 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7" [HW_CNN.cpp:87]   --->   Operation 211 'load' 'Layer2_Neurons_CPU_load_7' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 212 [1/1] (1.87ns)   --->   "%add_ln87_11 = add i8 %zext_ln87_9, i8 %p_cast6" [HW_CNN.cpp:87]   --->   Operation 212 'add' 'add_ln87_11' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln87_18 = zext i8 %add_ln87_11" [HW_CNN.cpp:87]   --->   Operation 213 'zext' 'zext_ln87_18' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_8 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_18" [HW_CNN.cpp:87]   --->   Operation 214 'getelementptr' 'Layer2_Neurons_CPU_addr_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 215 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8" [HW_CNN.cpp:87]   --->   Operation 215 'load' 'Layer2_Neurons_CPU_load_8' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 216 [1/1] (1.87ns)   --->   "%add_ln87_12 = add i8 %zext_ln87_12, i8 %p_cast6" [HW_CNN.cpp:87]   --->   Operation 216 'add' 'add_ln87_12' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln87_19 = zext i8 %add_ln87_12" [HW_CNN.cpp:87]   --->   Operation 217 'zext' 'zext_ln87_19' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_9 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_19" [HW_CNN.cpp:87]   --->   Operation 218 'getelementptr' 'Layer2_Neurons_CPU_addr_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 219 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9" [HW_CNN.cpp:87]   --->   Operation 219 'load' 'Layer2_Neurons_CPU_load_9' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 220 [1/1] (1.91ns)   --->   "%empty_35 = add i8 %empty_31, i8 26" [HW_CNN.cpp:77]   --->   Operation 220 'add' 'empty_35' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i4 %tmp_8" [HW_CNN.cpp:87]   --->   Operation 221 'zext' 'zext_ln87' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 222 [2/2] (22.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul31_s" [HW_CNN.cpp:88]   --->   Operation 222 'fadd' 'somme_2' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/2] (12.3ns)   --->   "%mul31_5 = fmul i32 %p_2, i32 %bitcast_ln88_2" [HW_CNN.cpp:88]   --->   Operation 223 'fmul' 'mul31_5' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln88_3 = bitcast i32 %Layer2_Weights_stream_read_4" [HW_CNN.cpp:88]   --->   Operation 224 'bitcast' 'bitcast_ln88_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (1.61ns)   --->   "%p_3 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_4, i1 1" [HW_CNN.cpp:87]   --->   Operation 225 'memshiftread' 'p_3' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_6 : Operation 226 [2/2] (12.3ns)   --->   "%mul31_6 = fmul i32 %p_3, i32 %bitcast_ln88_3" [HW_CNN.cpp:88]   --->   Operation 226 'fmul' 'mul31_6' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_5 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 227 'read' 'Layer2_Weights_stream_read_5' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 228 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8" [HW_CNN.cpp:87]   --->   Operation 228 'load' 'Layer2_Neurons_CPU_load_8' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 229 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9" [HW_CNN.cpp:87]   --->   Operation 229 'load' 'Layer2_Neurons_CPU_load_9' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 230 [1/1] (1.91ns)   --->   "%add_ln87_13 = add i8 %zext_ln87, i8 %empty_35" [HW_CNN.cpp:87]   --->   Operation 230 'add' 'add_ln87_13' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln87_20 = zext i8 %add_ln87_13" [HW_CNN.cpp:87]   --->   Operation 231 'zext' 'zext_ln87_20' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_10 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_20" [HW_CNN.cpp:87]   --->   Operation 232 'getelementptr' 'Layer2_Neurons_CPU_addr_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 233 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10" [HW_CNN.cpp:87]   --->   Operation 233 'load' 'Layer2_Neurons_CPU_load_10' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 234 [1/1] (1.91ns)   --->   "%add_ln87_14 = add i8 %zext_ln87_3, i8 %empty_35" [HW_CNN.cpp:87]   --->   Operation 234 'add' 'add_ln87_14' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln87_21 = zext i8 %add_ln87_14" [HW_CNN.cpp:87]   --->   Operation 235 'zext' 'zext_ln87_21' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_11 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_21" [HW_CNN.cpp:87]   --->   Operation 236 'getelementptr' 'Layer2_Neurons_CPU_addr_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 237 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11" [HW_CNN.cpp:87]   --->   Operation 237 'load' 'Layer2_Neurons_CPU_load_11' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln87_6 = zext i4 %add_ln87_2" [HW_CNN.cpp:87]   --->   Operation 238 'zext' 'zext_ln87_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 239 [1/2] (22.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul31_s" [HW_CNN.cpp:88]   --->   Operation 239 'fadd' 'somme_2' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/2] (12.3ns)   --->   "%mul31_6 = fmul i32 %p_3, i32 %bitcast_ln88_3" [HW_CNN.cpp:88]   --->   Operation 240 'fmul' 'mul31_6' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln88_4 = bitcast i32 %Layer2_Weights_stream_read_5" [HW_CNN.cpp:88]   --->   Operation 241 'bitcast' 'bitcast_ln88_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (1.61ns)   --->   "%p_4 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_5, i1 1" [HW_CNN.cpp:87]   --->   Operation 242 'memshiftread' 'p_4' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_7 : Operation 243 [2/2] (12.3ns)   --->   "%mul31_7 = fmul i32 %p_4, i32 %bitcast_ln88_4" [HW_CNN.cpp:88]   --->   Operation 243 'fmul' 'mul31_7' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_6 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 244 'read' 'Layer2_Weights_stream_read_6' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 245 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10" [HW_CNN.cpp:87]   --->   Operation 245 'load' 'Layer2_Neurons_CPU_load_10' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 246 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11" [HW_CNN.cpp:87]   --->   Operation 246 'load' 'Layer2_Neurons_CPU_load_11' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 247 [1/1] (1.91ns)   --->   "%add_ln87_15 = add i8 %zext_ln87_6, i8 %empty_35" [HW_CNN.cpp:87]   --->   Operation 247 'add' 'add_ln87_15' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln87_22 = zext i8 %add_ln87_15" [HW_CNN.cpp:87]   --->   Operation 248 'zext' 'zext_ln87_22' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_12 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_22" [HW_CNN.cpp:87]   --->   Operation 249 'getelementptr' 'Layer2_Neurons_CPU_addr_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 250 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12" [HW_CNN.cpp:87]   --->   Operation 250 'load' 'Layer2_Neurons_CPU_load_12' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 251 [1/1] (1.91ns)   --->   "%add_ln87_16 = add i8 %zext_ln87_9, i8 %empty_35" [HW_CNN.cpp:87]   --->   Operation 251 'add' 'add_ln87_16' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln87_23 = zext i8 %add_ln87_16" [HW_CNN.cpp:87]   --->   Operation 252 'zext' 'zext_ln87_23' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_13 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_23" [HW_CNN.cpp:87]   --->   Operation 253 'getelementptr' 'Layer2_Neurons_CPU_addr_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 254 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13" [HW_CNN.cpp:87]   --->   Operation 254 'load' 'Layer2_Neurons_CPU_load_13' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 255 [1/1] (1.91ns)   --->   "%empty_36 = add i8 %empty_31, i8 39" [HW_CNN.cpp:77]   --->   Operation 255 'add' 'empty_36' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [2/2] (22.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul31_5" [HW_CNN.cpp:88]   --->   Operation 256 'fadd' 'somme_3' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/2] (12.3ns)   --->   "%mul31_7 = fmul i32 %p_4, i32 %bitcast_ln88_4" [HW_CNN.cpp:88]   --->   Operation 257 'fmul' 'mul31_7' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln88_5 = bitcast i32 %Layer2_Weights_stream_read_6" [HW_CNN.cpp:88]   --->   Operation 258 'bitcast' 'bitcast_ln88_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (1.61ns)   --->   "%p_5 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_2, i32 %Layer2_Neurons_CPU_load_6, i1 1" [HW_CNN.cpp:87]   --->   Operation 259 'memshiftread' 'p_5' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_8 : Operation 260 [2/2] (12.3ns)   --->   "%mul31_1 = fmul i32 %p_5, i32 %bitcast_ln88_5" [HW_CNN.cpp:88]   --->   Operation 260 'fmul' 'mul31_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_7 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 261 'read' 'Layer2_Weights_stream_read_7' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 262 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12" [HW_CNN.cpp:87]   --->   Operation 262 'load' 'Layer2_Neurons_CPU_load_12' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 263 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13" [HW_CNN.cpp:87]   --->   Operation 263 'load' 'Layer2_Neurons_CPU_load_13' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 264 [1/1] (1.91ns)   --->   "%add_ln87_17 = add i8 %zext_ln87_12, i8 %empty_35" [HW_CNN.cpp:87]   --->   Operation 264 'add' 'add_ln87_17' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln87_24 = zext i8 %add_ln87_17" [HW_CNN.cpp:87]   --->   Operation 265 'zext' 'zext_ln87_24' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_14 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_24" [HW_CNN.cpp:87]   --->   Operation 266 'getelementptr' 'Layer2_Neurons_CPU_addr_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 267 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14" [HW_CNN.cpp:87]   --->   Operation 267 'load' 'Layer2_Neurons_CPU_load_14' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 268 [1/1] (1.91ns)   --->   "%add_ln87_18 = add i8 %zext_ln87, i8 %empty_36" [HW_CNN.cpp:87]   --->   Operation 268 'add' 'add_ln87_18' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln87_25 = zext i8 %add_ln87_18" [HW_CNN.cpp:87]   --->   Operation 269 'zext' 'zext_ln87_25' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_15 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_25" [HW_CNN.cpp:87]   --->   Operation 270 'getelementptr' 'Layer2_Neurons_CPU_addr_15' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 271 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15" [HW_CNN.cpp:87]   --->   Operation 271 'load' 'Layer2_Neurons_CPU_load_15' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 272 [1/1] (1.91ns)   --->   "%empty_33 = add i8 %empty_31, i8 52" [HW_CNN.cpp:77]   --->   Operation 272 'add' 'empty_33' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/2] (22.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul31_5" [HW_CNN.cpp:88]   --->   Operation 273 'fadd' 'somme_3' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [1/2] (12.3ns)   --->   "%mul31_1 = fmul i32 %p_5, i32 %bitcast_ln88_5" [HW_CNN.cpp:88]   --->   Operation 274 'fmul' 'mul31_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln88_6 = bitcast i32 %Layer2_Weights_stream_read_7" [HW_CNN.cpp:88]   --->   Operation 275 'bitcast' 'bitcast_ln88_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (1.61ns)   --->   "%p_6 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_3, i32 %Layer2_Neurons_CPU_load_7, i1 1" [HW_CNN.cpp:87]   --->   Operation 276 'memshiftread' 'p_6' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_9 : Operation 277 [2/2] (12.3ns)   --->   "%mul31_1_1 = fmul i32 %p_6, i32 %bitcast_ln88_6" [HW_CNN.cpp:88]   --->   Operation 277 'fmul' 'mul31_1_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_8 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 278 'read' 'Layer2_Weights_stream_read_8' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 279 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14" [HW_CNN.cpp:87]   --->   Operation 279 'load' 'Layer2_Neurons_CPU_load_14' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 280 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15" [HW_CNN.cpp:87]   --->   Operation 280 'load' 'Layer2_Neurons_CPU_load_15' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 281 [1/1] (1.91ns)   --->   "%add_ln87_19 = add i8 %zext_ln87_3, i8 %empty_36" [HW_CNN.cpp:87]   --->   Operation 281 'add' 'add_ln87_19' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln87_26 = zext i8 %add_ln87_19" [HW_CNN.cpp:87]   --->   Operation 282 'zext' 'zext_ln87_26' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_16 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_26" [HW_CNN.cpp:87]   --->   Operation 283 'getelementptr' 'Layer2_Neurons_CPU_addr_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 284 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16" [HW_CNN.cpp:87]   --->   Operation 284 'load' 'Layer2_Neurons_CPU_load_16' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 285 [1/1] (1.91ns)   --->   "%add_ln87_20 = add i8 %zext_ln87_6, i8 %empty_36" [HW_CNN.cpp:87]   --->   Operation 285 'add' 'add_ln87_20' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln87_27 = zext i8 %add_ln87_20" [HW_CNN.cpp:87]   --->   Operation 286 'zext' 'zext_ln87_27' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_17 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_27" [HW_CNN.cpp:87]   --->   Operation 287 'getelementptr' 'Layer2_Neurons_CPU_addr_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 288 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17" [HW_CNN.cpp:87]   --->   Operation 288 'load' 'Layer2_Neurons_CPU_load_17' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 289 [1/1] (1.91ns)   --->   "%add_ln87_25 = add i8 %zext_ln87_6, i8 %empty_33" [HW_CNN.cpp:87]   --->   Operation 289 'add' 'add_ln87_25' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 290 [2/2] (22.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul31_6" [HW_CNN.cpp:88]   --->   Operation 290 'fadd' 'somme_4' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [1/2] (12.3ns)   --->   "%mul31_1_1 = fmul i32 %p_6, i32 %bitcast_ln88_6" [HW_CNN.cpp:88]   --->   Operation 291 'fmul' 'mul31_1_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln88_7 = bitcast i32 %Layer2_Weights_stream_read_8" [HW_CNN.cpp:88]   --->   Operation 292 'bitcast' 'bitcast_ln88_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (1.61ns)   --->   "%p_7 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_8, i1 1" [HW_CNN.cpp:87]   --->   Operation 293 'memshiftread' 'p_7' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_10 : Operation 294 [2/2] (12.3ns)   --->   "%mul31_1_2 = fmul i32 %p_7, i32 %bitcast_ln88_7" [HW_CNN.cpp:88]   --->   Operation 294 'fmul' 'mul31_1_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_9 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 295 'read' 'Layer2_Weights_stream_read_9' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 296 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16" [HW_CNN.cpp:87]   --->   Operation 296 'load' 'Layer2_Neurons_CPU_load_16' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 297 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17" [HW_CNN.cpp:87]   --->   Operation 297 'load' 'Layer2_Neurons_CPU_load_17' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 298 [1/1] (1.91ns)   --->   "%add_ln87_21 = add i8 %zext_ln87_9, i8 %empty_36" [HW_CNN.cpp:87]   --->   Operation 298 'add' 'add_ln87_21' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln87_28 = zext i8 %add_ln87_21" [HW_CNN.cpp:87]   --->   Operation 299 'zext' 'zext_ln87_28' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_18 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_28" [HW_CNN.cpp:87]   --->   Operation 300 'getelementptr' 'Layer2_Neurons_CPU_addr_18' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 301 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18" [HW_CNN.cpp:87]   --->   Operation 301 'load' 'Layer2_Neurons_CPU_load_18' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 302 [1/1] (1.91ns)   --->   "%add_ln87_22 = add i8 %zext_ln87_12, i8 %empty_36" [HW_CNN.cpp:87]   --->   Operation 302 'add' 'add_ln87_22' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln87_29 = zext i8 %add_ln87_22" [HW_CNN.cpp:87]   --->   Operation 303 'zext' 'zext_ln87_29' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_19 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_29" [HW_CNN.cpp:87]   --->   Operation 304 'getelementptr' 'Layer2_Neurons_CPU_addr_19' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 305 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19" [HW_CNN.cpp:87]   --->   Operation 305 'load' 'Layer2_Neurons_CPU_load_19' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 306 [1/1] (1.91ns)   --->   "%add_ln87_23 = add i8 %zext_ln87, i8 %empty_33" [HW_CNN.cpp:87]   --->   Operation 306 'add' 'add_ln87_23' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 307 [1/1] (1.91ns)   --->   "%add_ln87_24 = add i8 %zext_ln87_3, i8 %empty_33" [HW_CNN.cpp:87]   --->   Operation 307 'add' 'add_ln87_24' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 308 [1/1] (1.91ns)   --->   "%add_ln87_26 = add i8 %zext_ln87_9, i8 %empty_33" [HW_CNN.cpp:87]   --->   Operation 308 'add' 'add_ln87_26' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (1.91ns)   --->   "%add_ln87_27 = add i8 %zext_ln87_12, i8 %empty_33" [HW_CNN.cpp:87]   --->   Operation 309 'add' 'add_ln87_27' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 310 [1/2] (22.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul31_6" [HW_CNN.cpp:88]   --->   Operation 310 'fadd' 'somme_4' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/2] (12.3ns)   --->   "%mul31_1_2 = fmul i32 %p_7, i32 %bitcast_ln88_7" [HW_CNN.cpp:88]   --->   Operation 311 'fmul' 'mul31_1_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln88_8 = bitcast i32 %Layer2_Weights_stream_read_9" [HW_CNN.cpp:88]   --->   Operation 312 'bitcast' 'bitcast_ln88_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (1.61ns)   --->   "%p_8 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_9, i1 1" [HW_CNN.cpp:87]   --->   Operation 313 'memshiftread' 'p_8' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_11 : Operation 314 [2/2] (12.3ns)   --->   "%mul31_1_3 = fmul i32 %p_8, i32 %bitcast_ln88_8" [HW_CNN.cpp:88]   --->   Operation 314 'fmul' 'mul31_1_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 315 'read' 'Layer2_Weights_stream_read_10' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 316 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18" [HW_CNN.cpp:87]   --->   Operation 316 'load' 'Layer2_Neurons_CPU_load_18' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 317 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19" [HW_CNN.cpp:87]   --->   Operation 317 'load' 'Layer2_Neurons_CPU_load_19' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln87_30 = zext i8 %add_ln87_23" [HW_CNN.cpp:87]   --->   Operation 318 'zext' 'zext_ln87_30' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_20 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_30" [HW_CNN.cpp:87]   --->   Operation 319 'getelementptr' 'Layer2_Neurons_CPU_addr_20' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_11 : Operation 320 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20" [HW_CNN.cpp:87]   --->   Operation 320 'load' 'Layer2_Neurons_CPU_load_20' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln87_31 = zext i8 %add_ln87_24" [HW_CNN.cpp:87]   --->   Operation 321 'zext' 'zext_ln87_31' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_21 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_31" [HW_CNN.cpp:87]   --->   Operation 322 'getelementptr' 'Layer2_Neurons_CPU_addr_21' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_11 : Operation 323 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21" [HW_CNN.cpp:87]   --->   Operation 323 'load' 'Layer2_Neurons_CPU_load_21' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 324 [2/2] (22.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul31_7" [HW_CNN.cpp:88]   --->   Operation 324 'fadd' 'somme_5' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/2] (12.3ns)   --->   "%mul31_1_3 = fmul i32 %p_8, i32 %bitcast_ln88_8" [HW_CNN.cpp:88]   --->   Operation 325 'fmul' 'mul31_1_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln88_9 = bitcast i32 %Layer2_Weights_stream_read_10" [HW_CNN.cpp:88]   --->   Operation 326 'bitcast' 'bitcast_ln88_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (1.61ns)   --->   "%p_9 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_10, i1 1" [HW_CNN.cpp:87]   --->   Operation 327 'memshiftread' 'p_9' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_12 : Operation 328 [2/2] (12.3ns)   --->   "%mul31_1_4 = fmul i32 %p_9, i32 %bitcast_ln88_9" [HW_CNN.cpp:88]   --->   Operation 328 'fmul' 'mul31_1_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 329 'read' 'Layer2_Weights_stream_read_11' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 330 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20" [HW_CNN.cpp:87]   --->   Operation 330 'load' 'Layer2_Neurons_CPU_load_20' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 331 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21" [HW_CNN.cpp:87]   --->   Operation 331 'load' 'Layer2_Neurons_CPU_load_21' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln87_32 = zext i8 %add_ln87_25" [HW_CNN.cpp:87]   --->   Operation 332 'zext' 'zext_ln87_32' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_22 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_32" [HW_CNN.cpp:87]   --->   Operation 333 'getelementptr' 'Layer2_Neurons_CPU_addr_22' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 334 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22" [HW_CNN.cpp:87]   --->   Operation 334 'load' 'Layer2_Neurons_CPU_load_22' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln87_33 = zext i8 %add_ln87_26" [HW_CNN.cpp:87]   --->   Operation 335 'zext' 'zext_ln87_33' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_23 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_33" [HW_CNN.cpp:87]   --->   Operation 336 'getelementptr' 'Layer2_Neurons_CPU_addr_23' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 337 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23" [HW_CNN.cpp:87]   --->   Operation 337 'load' 'Layer2_Neurons_CPU_load_23' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 338 [1/2] (22.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul31_7" [HW_CNN.cpp:88]   --->   Operation 338 'fadd' 'somme_5' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/2] (12.3ns)   --->   "%mul31_1_4 = fmul i32 %p_9, i32 %bitcast_ln88_9" [HW_CNN.cpp:88]   --->   Operation 339 'fmul' 'mul31_1_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln88_10 = bitcast i32 %Layer2_Weights_stream_read_11" [HW_CNN.cpp:88]   --->   Operation 340 'bitcast' 'bitcast_ln88_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (1.61ns)   --->   "%p_10 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_3, i32 %Layer2_Neurons_CPU_load_11, i1 1" [HW_CNN.cpp:87]   --->   Operation 341 'memshiftread' 'p_10' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_13 : Operation 342 [2/2] (12.3ns)   --->   "%mul31_2 = fmul i32 %p_10, i32 %bitcast_ln88_10" [HW_CNN.cpp:88]   --->   Operation 342 'fmul' 'mul31_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_12 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 343 'read' 'Layer2_Weights_stream_read_12' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 344 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22" [HW_CNN.cpp:87]   --->   Operation 344 'load' 'Layer2_Neurons_CPU_load_22' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 345 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23" [HW_CNN.cpp:87]   --->   Operation 345 'load' 'Layer2_Neurons_CPU_load_23' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln87_34 = zext i8 %add_ln87_27" [HW_CNN.cpp:87]   --->   Operation 346 'zext' 'zext_ln87_34' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_24 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_34" [HW_CNN.cpp:87]   --->   Operation 347 'getelementptr' 'Layer2_Neurons_CPU_addr_24' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24" [HW_CNN.cpp:87]   --->   Operation 348 'load' 'Layer2_Neurons_CPU_load_24' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 349 [2/2] (22.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul31_1" [HW_CNN.cpp:88]   --->   Operation 349 'fadd' 'somme_6' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [1/2] (12.3ns)   --->   "%mul31_2 = fmul i32 %p_10, i32 %bitcast_ln88_10" [HW_CNN.cpp:88]   --->   Operation 350 'fmul' 'mul31_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln88_11 = bitcast i32 %Layer2_Weights_stream_read_12" [HW_CNN.cpp:88]   --->   Operation 351 'bitcast' 'bitcast_ln88_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (1.61ns)   --->   "%p_11 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_12, i1 1" [HW_CNN.cpp:87]   --->   Operation 352 'memshiftread' 'p_11' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_14 : Operation 353 [2/2] (12.3ns)   --->   "%mul31_2_1 = fmul i32 %p_11, i32 %bitcast_ln88_11" [HW_CNN.cpp:88]   --->   Operation 353 'fmul' 'mul31_2_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 354 'read' 'Layer2_Weights_stream_read_13' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 355 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24" [HW_CNN.cpp:87]   --->   Operation 355 'load' 'Layer2_Neurons_CPU_load_24' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 356 [1/2] (22.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul31_1" [HW_CNN.cpp:88]   --->   Operation 356 'fadd' 'somme_6' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [1/2] (12.3ns)   --->   "%mul31_2_1 = fmul i32 %p_11, i32 %bitcast_ln88_11" [HW_CNN.cpp:88]   --->   Operation 357 'fmul' 'mul31_2_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln88_12 = bitcast i32 %Layer2_Weights_stream_read_13" [HW_CNN.cpp:88]   --->   Operation 358 'bitcast' 'bitcast_ln88_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (1.61ns)   --->   "%p_12 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_13, i1 1" [HW_CNN.cpp:87]   --->   Operation 359 'memshiftread' 'p_12' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_15 : Operation 360 [2/2] (12.3ns)   --->   "%mul31_2_2 = fmul i32 %p_12, i32 %bitcast_ln88_12" [HW_CNN.cpp:88]   --->   Operation 360 'fmul' 'mul31_2_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 361 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_14 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 361 'read' 'Layer2_Weights_stream_read_14' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 362 [2/2] (22.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul31_1_1" [HW_CNN.cpp:88]   --->   Operation 362 'fadd' 'somme_7' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [1/2] (12.3ns)   --->   "%mul31_2_2 = fmul i32 %p_12, i32 %bitcast_ln88_12" [HW_CNN.cpp:88]   --->   Operation 363 'fmul' 'mul31_2_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln88_13 = bitcast i32 %Layer2_Weights_stream_read_14" [HW_CNN.cpp:88]   --->   Operation 364 'bitcast' 'bitcast_ln88_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (1.61ns)   --->   "%p_13 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_14, i1 1" [HW_CNN.cpp:87]   --->   Operation 365 'memshiftread' 'p_13' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_16 : Operation 366 [2/2] (12.3ns)   --->   "%mul31_2_3 = fmul i32 %p_13, i32 %bitcast_ln88_13" [HW_CNN.cpp:88]   --->   Operation 366 'fmul' 'mul31_2_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_15 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 367 'read' 'Layer2_Weights_stream_read_15' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 368 [1/2] (22.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul31_1_1" [HW_CNN.cpp:88]   --->   Operation 368 'fadd' 'somme_7' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [1/2] (12.3ns)   --->   "%mul31_2_3 = fmul i32 %p_13, i32 %bitcast_ln88_13" [HW_CNN.cpp:88]   --->   Operation 369 'fmul' 'mul31_2_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln88_14 = bitcast i32 %Layer2_Weights_stream_read_15" [HW_CNN.cpp:88]   --->   Operation 370 'bitcast' 'bitcast_ln88_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (1.61ns)   --->   "%p_14 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_7, i32 %Layer2_Neurons_CPU_load_15, i1 1" [HW_CNN.cpp:87]   --->   Operation 371 'memshiftread' 'p_14' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_17 : Operation 372 [2/2] (12.3ns)   --->   "%mul31_2_4 = fmul i32 %p_14, i32 %bitcast_ln88_14" [HW_CNN.cpp:88]   --->   Operation 372 'fmul' 'mul31_2_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 373 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_16 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 373 'read' 'Layer2_Weights_stream_read_16' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 374 [2/2] (22.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul31_1_2" [HW_CNN.cpp:88]   --->   Operation 374 'fadd' 'somme_8' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/2] (12.3ns)   --->   "%mul31_2_4 = fmul i32 %p_14, i32 %bitcast_ln88_14" [HW_CNN.cpp:88]   --->   Operation 375 'fmul' 'mul31_2_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln88_15 = bitcast i32 %Layer2_Weights_stream_read_16" [HW_CNN.cpp:88]   --->   Operation 376 'bitcast' 'bitcast_ln88_15' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_18 : Operation 377 [1/1] (1.61ns)   --->   "%p_15 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_16, i1 1" [HW_CNN.cpp:87]   --->   Operation 377 'memshiftread' 'p_15' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_18 : Operation 378 [2/2] (12.3ns)   --->   "%mul31_3 = fmul i32 %p_15, i32 %bitcast_ln88_15" [HW_CNN.cpp:88]   --->   Operation 378 'fmul' 'mul31_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 379 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_17 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 379 'read' 'Layer2_Weights_stream_read_17' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 380 [1/2] (22.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul31_1_2" [HW_CNN.cpp:88]   --->   Operation 380 'fadd' 'somme_8' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 381 [1/2] (12.3ns)   --->   "%mul31_3 = fmul i32 %p_15, i32 %bitcast_ln88_15" [HW_CNN.cpp:88]   --->   Operation 381 'fmul' 'mul31_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln88_16 = bitcast i32 %Layer2_Weights_stream_read_17" [HW_CNN.cpp:88]   --->   Operation 382 'bitcast' 'bitcast_ln88_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (1.61ns)   --->   "%p_16 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_17, i1 1" [HW_CNN.cpp:87]   --->   Operation 383 'memshiftread' 'p_16' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_19 : Operation 384 [2/2] (12.3ns)   --->   "%mul31_3_1 = fmul i32 %p_16, i32 %bitcast_ln88_16" [HW_CNN.cpp:88]   --->   Operation 384 'fmul' 'mul31_3_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 385 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_18 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 385 'read' 'Layer2_Weights_stream_read_18' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 386 [2/2] (22.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul31_1_3" [HW_CNN.cpp:88]   --->   Operation 386 'fadd' 'somme_9' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 387 [1/2] (12.3ns)   --->   "%mul31_3_1 = fmul i32 %p_16, i32 %bitcast_ln88_16" [HW_CNN.cpp:88]   --->   Operation 387 'fmul' 'mul31_3_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln88_17 = bitcast i32 %Layer2_Weights_stream_read_18" [HW_CNN.cpp:88]   --->   Operation 388 'bitcast' 'bitcast_ln88_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (1.61ns)   --->   "%p_17 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_18, i1 1" [HW_CNN.cpp:87]   --->   Operation 389 'memshiftread' 'p_17' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_20 : Operation 390 [2/2] (12.3ns)   --->   "%mul31_3_2 = fmul i32 %p_17, i32 %bitcast_ln88_17" [HW_CNN.cpp:88]   --->   Operation 390 'fmul' 'mul31_3_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 391 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_19 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 391 'read' 'Layer2_Weights_stream_read_19' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 392 [1/2] (22.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul31_1_3" [HW_CNN.cpp:88]   --->   Operation 392 'fadd' 'somme_9' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 393 [1/2] (12.3ns)   --->   "%mul31_3_2 = fmul i32 %p_17, i32 %bitcast_ln88_17" [HW_CNN.cpp:88]   --->   Operation 393 'fmul' 'mul31_3_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln88_18 = bitcast i32 %Layer2_Weights_stream_read_19" [HW_CNN.cpp:88]   --->   Operation 394 'bitcast' 'bitcast_ln88_18' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (1.61ns)   --->   "%p_18 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_7, i32 %Layer2_Neurons_CPU_load_19, i1 1" [HW_CNN.cpp:87]   --->   Operation 395 'memshiftread' 'p_18' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_21 : Operation 396 [2/2] (12.3ns)   --->   "%mul31_3_3 = fmul i32 %p_18, i32 %bitcast_ln88_18" [HW_CNN.cpp:88]   --->   Operation 396 'fmul' 'mul31_3_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_20 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 397 'read' 'Layer2_Weights_stream_read_20' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 398 [2/2] (22.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul31_1_4" [HW_CNN.cpp:88]   --->   Operation 398 'fadd' 'somme_10' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 399 [1/2] (12.3ns)   --->   "%mul31_3_3 = fmul i32 %p_18, i32 %bitcast_ln88_18" [HW_CNN.cpp:88]   --->   Operation 399 'fmul' 'mul31_3_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln88_19 = bitcast i32 %Layer2_Weights_stream_read_20" [HW_CNN.cpp:88]   --->   Operation 400 'bitcast' 'bitcast_ln88_19' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_22 : Operation 401 [1/1] (1.61ns)   --->   "%p_19 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_8, i32 %Layer2_Neurons_CPU_load_20, i1 1" [HW_CNN.cpp:87]   --->   Operation 401 'memshiftread' 'p_19' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_22 : Operation 402 [2/2] (12.3ns)   --->   "%mul31_3_4 = fmul i32 %p_19, i32 %bitcast_ln88_19" [HW_CNN.cpp:88]   --->   Operation 402 'fmul' 'mul31_3_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 403 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_21 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 403 'read' 'Layer2_Weights_stream_read_21' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 404 [1/2] (22.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul31_1_4" [HW_CNN.cpp:88]   --->   Operation 404 'fadd' 'somme_10' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 405 [1/2] (12.3ns)   --->   "%mul31_3_4 = fmul i32 %p_19, i32 %bitcast_ln88_19" [HW_CNN.cpp:88]   --->   Operation 405 'fmul' 'mul31_3_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln88_20 = bitcast i32 %Layer2_Weights_stream_read_21" [HW_CNN.cpp:88]   --->   Operation 406 'bitcast' 'bitcast_ln88_20' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 407 [1/1] (1.61ns)   --->   "%p_20 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_21, i1 1" [HW_CNN.cpp:87]   --->   Operation 407 'memshiftread' 'p_20' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_23 : Operation 408 [2/2] (12.3ns)   --->   "%mul31_4 = fmul i32 %p_20, i32 %bitcast_ln88_20" [HW_CNN.cpp:88]   --->   Operation 408 'fmul' 'mul31_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 409 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_22 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 409 'read' 'Layer2_Weights_stream_read_22' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 410 [2/2] (22.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul31_2" [HW_CNN.cpp:88]   --->   Operation 410 'fadd' 'somme_11' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/2] (12.3ns)   --->   "%mul31_4 = fmul i32 %p_20, i32 %bitcast_ln88_20" [HW_CNN.cpp:88]   --->   Operation 411 'fmul' 'mul31_4' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln88_21 = bitcast i32 %Layer2_Weights_stream_read_22" [HW_CNN.cpp:88]   --->   Operation 412 'bitcast' 'bitcast_ln88_21' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (1.61ns)   --->   "%p_21 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_22, i1 1" [HW_CNN.cpp:87]   --->   Operation 413 'memshiftread' 'p_21' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_24 : Operation 414 [2/2] (12.3ns)   --->   "%mul31_4_1 = fmul i32 %p_21, i32 %bitcast_ln88_21" [HW_CNN.cpp:88]   --->   Operation 414 'fmul' 'mul31_4_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 415 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_23 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 415 'read' 'Layer2_Weights_stream_read_23' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 24> <Delay = 22.5>
ST_25 : Operation 416 [1/2] (22.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul31_2" [HW_CNN.cpp:88]   --->   Operation 416 'fadd' 'somme_11' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 417 [1/2] (12.3ns)   --->   "%mul31_4_1 = fmul i32 %p_21, i32 %bitcast_ln88_21" [HW_CNN.cpp:88]   --->   Operation 417 'fmul' 'mul31_4_1' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln88_22 = bitcast i32 %Layer2_Weights_stream_read_23" [HW_CNN.cpp:88]   --->   Operation 418 'bitcast' 'bitcast_ln88_22' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_25 : Operation 419 [1/1] (1.61ns)   --->   "%p_22 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_7, i32 %Layer2_Neurons_CPU_load_23, i1 1" [HW_CNN.cpp:87]   --->   Operation 419 'memshiftread' 'p_22' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_25 : Operation 420 [2/2] (12.3ns)   --->   "%mul31_4_2 = fmul i32 %p_22, i32 %bitcast_ln88_22" [HW_CNN.cpp:88]   --->   Operation 420 'fmul' 'mul31_4_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 421 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_24 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 421 'read' 'Layer2_Weights_stream_read_24' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 26 <SV = 25> <Delay = 22.5>
ST_26 : Operation 422 [2/2] (22.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul31_2_1" [HW_CNN.cpp:88]   --->   Operation 422 'fadd' 'somme_12' <Predicate = (!icmp_ln76)> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 423 [1/2] (12.3ns)   --->   "%mul31_4_2 = fmul i32 %p_22, i32 %bitcast_ln88_22" [HW_CNN.cpp:88]   --->   Operation 423 'fmul' 'mul31_4_2' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln88_23 = bitcast i32 %Layer2_Weights_stream_read_24" [HW_CNN.cpp:88]   --->   Operation 424 'bitcast' 'bitcast_ln88_23' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_26 : Operation 425 [1/1] (1.61ns)   --->   "%p_23 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_8, i32 %Layer2_Neurons_CPU_load_24, i1 1" [HW_CNN.cpp:87]   --->   Operation 425 'memshiftread' 'p_23' <Predicate = (!icmp_ln76)> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_26 : Operation 426 [2/2] (12.3ns)   --->   "%mul31_4_3 = fmul i32 %p_23, i32 %bitcast_ln88_23" [HW_CNN.cpp:88]   --->   Operation 426 'fmul' 'mul31_4_3' <Predicate = (!icmp_ln76)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 427 [1/1] (1.00ns)   --->   "%Layer2_Weights_stream_read_25 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream" [HW_CNN.cpp:88]   --->   Operation 427 'read' 'Layer2_Weights_stream_read_25' <Predicate = (!icmp_ln76)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 26> <Delay = 22.5>
ST_27 : Operation 428 [1/2] (22.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul31_2_1" [HW_CNN.cpp:88]   --->   Operation 428 'fadd' 'somme_12' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 429 [1/2] (12.3ns)   --->   "%mul31_4_3 = fmul i32 %p_23, i32 %bitcast_ln88_23" [HW_CNN.cpp:88]   --->   Operation 429 'fmul' 'mul31_4_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 430 [1/1] (1.61ns)   --->   "%p_0 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_9, i32 <undef>, i1 0" [HW_CNN.cpp:88]   --->   Operation 430 'memshiftread' 'p_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 32> <Depth = 169> <ShiftMem>
ST_27 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln88_24 = bitcast i32 %Layer2_Weights_stream_read_25" [HW_CNN.cpp:88]   --->   Operation 431 'bitcast' 'bitcast_ln88_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 432 [2/2] (12.3ns)   --->   "%mul31_4_4 = fmul i32 %p_0, i32 %bitcast_ln88_24" [HW_CNN.cpp:88]   --->   Operation 432 'fmul' 'mul31_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 22.5>
ST_28 : Operation 433 [2/2] (22.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul31_2_2" [HW_CNN.cpp:88]   --->   Operation 433 'fadd' 'somme_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 434 [1/2] (12.3ns)   --->   "%mul31_4_4 = fmul i32 %p_0, i32 %bitcast_ln88_24" [HW_CNN.cpp:88]   --->   Operation 434 'fmul' 'mul31_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 22.5>
ST_29 : Operation 435 [1/2] (22.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul31_2_2" [HW_CNN.cpp:88]   --->   Operation 435 'fadd' 'somme_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 22.5>
ST_31 : Operation 436 [2/2] (22.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul31_2_3" [HW_CNN.cpp:88]   --->   Operation 436 'fadd' 'somme_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 22.5>
ST_32 : Operation 437 [1/2] (22.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul31_2_3" [HW_CNN.cpp:88]   --->   Operation 437 'fadd' 'somme_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 22.5>
ST_33 : Operation 438 [2/2] (22.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul31_2_4" [HW_CNN.cpp:88]   --->   Operation 438 'fadd' 'somme_15' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 22.5>
ST_34 : Operation 439 [1/2] (22.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul31_2_4" [HW_CNN.cpp:88]   --->   Operation 439 'fadd' 'somme_15' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 22.5>
ST_35 : Operation 440 [2/2] (22.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul31_3" [HW_CNN.cpp:88]   --->   Operation 440 'fadd' 'somme_16' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 22.5>
ST_36 : Operation 441 [1/2] (22.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul31_3" [HW_CNN.cpp:88]   --->   Operation 441 'fadd' 'somme_16' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 22.5>
ST_37 : Operation 442 [2/2] (22.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul31_3_1" [HW_CNN.cpp:88]   --->   Operation 442 'fadd' 'somme_17' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 22.5>
ST_38 : Operation 443 [1/2] (22.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul31_3_1" [HW_CNN.cpp:88]   --->   Operation 443 'fadd' 'somme_17' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 22.5>
ST_39 : Operation 444 [2/2] (22.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul31_3_2" [HW_CNN.cpp:88]   --->   Operation 444 'fadd' 'somme_18' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 22.5>
ST_40 : Operation 445 [1/2] (22.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul31_3_2" [HW_CNN.cpp:88]   --->   Operation 445 'fadd' 'somme_18' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 22.5>
ST_41 : Operation 446 [2/2] (22.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul31_3_3" [HW_CNN.cpp:88]   --->   Operation 446 'fadd' 'somme_19' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 22.5>
ST_42 : Operation 447 [1/2] (22.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul31_3_3" [HW_CNN.cpp:88]   --->   Operation 447 'fadd' 'somme_19' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 22.5>
ST_43 : Operation 448 [2/2] (22.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul31_3_4" [HW_CNN.cpp:88]   --->   Operation 448 'fadd' 'somme_20' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 22.5>
ST_44 : Operation 449 [1/2] (22.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul31_3_4" [HW_CNN.cpp:88]   --->   Operation 449 'fadd' 'somme_20' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 22.5>
ST_45 : Operation 450 [2/2] (22.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul31_4" [HW_CNN.cpp:88]   --->   Operation 450 'fadd' 'somme_21' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 22.5>
ST_46 : Operation 451 [1/2] (22.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul31_4" [HW_CNN.cpp:88]   --->   Operation 451 'fadd' 'somme_21' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 22.5>
ST_47 : Operation 452 [2/2] (22.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul31_4_1" [HW_CNN.cpp:88]   --->   Operation 452 'fadd' 'somme_22' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 22.5>
ST_48 : Operation 453 [1/2] (22.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul31_4_1" [HW_CNN.cpp:88]   --->   Operation 453 'fadd' 'somme_22' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 22.5>
ST_49 : Operation 454 [2/2] (22.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul31_4_2" [HW_CNN.cpp:88]   --->   Operation 454 'fadd' 'somme_23' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 22.5>
ST_50 : Operation 455 [1/2] (22.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul31_4_2" [HW_CNN.cpp:88]   --->   Operation 455 'fadd' 'somme_23' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 22.5>
ST_51 : Operation 456 [2/2] (22.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul31_4_3" [HW_CNN.cpp:88]   --->   Operation 456 'fadd' 'somme_24' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 22.5>
ST_52 : Operation 457 [1/2] (22.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul31_4_3" [HW_CNN.cpp:88]   --->   Operation 457 'fadd' 'somme_24' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 22.5>
ST_53 : Operation 458 [2/2] (22.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul31_4_4" [HW_CNN.cpp:88]   --->   Operation 458 'fadd' 'somme_25' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 22.5>
ST_54 : Operation 459 [1/2] (22.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul31_4_4" [HW_CNN.cpp:88]   --->   Operation 459 'fadd' 'somme_25' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 18.4>
ST_55 : Operation 460 [1/1] (18.4ns)   --->   "%conv = fpext i32 %somme_25" [HW_CNN.cpp:91]   --->   Operation 460 'fpext' 'conv' <Predicate = true> <Delay = 18.4> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 18.4> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 32.3>
ST_56 : Operation 461 [2/2] (32.3ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [HW_CNN.cpp:91]   --->   Operation 461 'dmul' 'x_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 32.3>
ST_57 : Operation 462 [1/2] (32.3ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [HW_CNN.cpp:91]   --->   Operation 462 'dmul' 'x_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 31.0>
ST_59 : Operation 463 [24/24] (31.0ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 463 'call' 'tmp' <Predicate = true> <Delay = 31.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 513 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [HW_CNN.cpp:95]   --->   Operation 513 'ret' 'ret_ln95' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 35.1>
ST_60 : Operation 464 [23/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 464 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 35.1>
ST_61 : Operation 465 [22/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 465 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 35.1>
ST_62 : Operation 466 [21/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 466 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 35.1>
ST_63 : Operation 467 [20/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 467 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 35.1>
ST_64 : Operation 468 [19/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 468 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 35.1>
ST_65 : Operation 469 [18/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 469 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 35.1>
ST_66 : Operation 470 [17/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 470 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 35.1>
ST_67 : Operation 471 [16/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 471 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 35.1>
ST_68 : Operation 472 [15/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 472 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 35.1>
ST_69 : Operation 473 [14/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 473 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 35.1>
ST_70 : Operation 474 [13/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 474 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 35.1>
ST_71 : Operation 475 [12/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 475 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 35.1>
ST_72 : Operation 476 [11/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 476 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 35.1>
ST_73 : Operation 477 [10/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 477 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 35.1>
ST_74 : Operation 478 [9/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 478 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 35.1>
ST_75 : Operation 479 [8/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 479 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 35.1>
ST_76 : Operation 480 [7/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 480 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 35.1>
ST_77 : Operation 481 [6/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 481 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 35.1>
ST_78 : Operation 482 [5/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 482 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 35.1>
ST_79 : Operation 483 [4/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 483 'call' 'tmp' <Predicate = (!icmp_ln76)> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 35.1>
ST_80 : Operation 484 [3/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 484 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 35.1>
ST_81 : Operation 485 [2/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 485 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 34.4>
ST_82 : Operation 486 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [HW_CNN.cpp:76]   --->   Operation 486 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 487 [1/1] (1.82ns)   --->   "%add_ln76_1 = add i6 %i_load, i6 1" [HW_CNN.cpp:76]   --->   Operation 487 'add' 'add_ln76_1' <Predicate = (icmp_ln77)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 488 [1/1] (1.18ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i6 %add_ln76_1, i6 %i_load" [HW_CNN.cpp:76]   --->   Operation 488 'select' 'select_ln76' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i6 %select_ln76" [HW_CNN.cpp:76]   --->   Operation 489 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 490 [3/3] (1.05ns) (grouped into DSP with root node add_ln91_2)   --->   "%empty = mul i11 %zext_ln76, i11 25" [HW_CNN.cpp:76]   --->   Operation 490 'mul' 'empty' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 491 [1/24] (34.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91]   --->   Operation 491 'call' 'tmp' <Predicate = true> <Delay = 34.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 492 [1/1] (1.58ns)   --->   "%store_ln73 = store i6 %select_ln76, i6 %i" [HW_CNN.cpp:73]   --->   Operation 492 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>

State 83 <SV = 82> <Delay = 32.3>
ST_83 : Operation 493 [2/3] (1.05ns) (grouped into DSP with root node add_ln91_2)   --->   "%empty = mul i11 %zext_ln76, i11 25" [HW_CNN.cpp:76]   --->   Operation 493 'mul' 'empty' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 494 [2/2] (32.3ns)   --->   "%mul2 = dmul i64 %tmp, i64 1.7159" [HW_CNN.cpp:91]   --->   Operation 494 'dmul' 'mul2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 32.3>
ST_84 : Operation 495 [1/3] (0.00ns) (grouped into DSP with root node add_ln91_2)   --->   "%empty = mul i11 %zext_ln76, i11 25" [HW_CNN.cpp:76]   --->   Operation 495 'mul' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i3 %select_ln73_1" [HW_CNN.cpp:78]   --->   Operation 496 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 497 [1/2] (32.3ns)   --->   "%mul2 = dmul i64 %tmp, i64 1.7159" [HW_CNN.cpp:91]   --->   Operation 497 'dmul' 'mul2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 498 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln91_2 = add i11 %empty, i11 %zext_ln78" [HW_CNN.cpp:91]   --->   Operation 498 'add' 'add_ln91_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 84> <Delay = 24.9>
ST_85 : Operation 499 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3_str"   --->   Operation 499 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 500 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 500 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i3 %select_ln77" [HW_CNN.cpp:77]   --->   Operation 501 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 502 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln77, i2 0" [HW_CNN.cpp:77]   --->   Operation 502 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 503 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [HW_CNN.cpp:79]   --->   Operation 503 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 504 [1/1] (21.6ns)   --->   "%conv1 = fptrunc i64 %mul2" [HW_CNN.cpp:91]   --->   Operation 504 'fptrunc' 'conv1' <Predicate = true> <Delay = 21.6> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 505 [1/1] (1.78ns)   --->   "%add_ln91_1 = add i5 %p_shl, i5 %zext_ln77_1" [HW_CNN.cpp:91]   --->   Operation 505 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i5 %add_ln91_1" [HW_CNN.cpp:91]   --->   Operation 506 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 507 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln91_2 = add i11 %empty, i11 %zext_ln78" [HW_CNN.cpp:91]   --->   Operation 507 'add' 'add_ln91_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 508 [1/1] (1.63ns)   --->   "%add_ln91 = add i11 %add_ln91_2, i11 %zext_ln91" [HW_CNN.cpp:91]   --->   Operation 508 'add' 'add_ln91' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i11 %add_ln91" [HW_CNN.cpp:91]   --->   Operation 509 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 510 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 %zext_ln91_1" [HW_CNN.cpp:91]   --->   Operation 510 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 511 [1/1] (3.25ns)   --->   "%store_ln91 = store i32 %conv1, i11 %Layer3_Neurons_CPU_addr" [HW_CNN.cpp:91]   --->   Operation 511 'store' 'store_ln91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_85 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln78 = br void %VITIS_LOOP_81_4" [HW_CNN.cpp:78]   --->   Operation 512 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50.000ns, clock uncertainty: 13.500ns.

 <State 1>: 15.927ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [26]  (1.588 ns)
	'load' operation 6 bit ('indvar_flatten_load', HW_CNN.cpp:77) on local variable 'indvar_flatten' [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', HW_CNN.cpp:77) [42]  (1.825 ns)
	'select' operation 3 bit ('select_ln73', HW_CNN.cpp:73) [43]  (0.980 ns)
	'add' operation 3 bit ('add_ln77', HW_CNN.cpp:77) [49]  (1.650 ns)
	'select' operation 3 bit ('select_ln77', HW_CNN.cpp:77) [52]  (0.980 ns)
	'mul' operation 8 bit ('empty_31', HW_CNN.cpp:77) [58]  (3.780 ns)
	'add' operation 7 bit ('add_ln87', HW_CNN.cpp:87) [72]  (1.870 ns)
	'getelementptr' operation 10 bit ('Layer2_Neurons_CPU_addr', HW_CNN.cpp:87) [74]  (0.000 ns)
	'load' operation 32 bit ('Layer2_Neurons_CPU_load', HW_CNN.cpp:87) on array 'Layer2_Neurons_CPU' [75]  (3.254 ns)

 <State 2>: 6.859ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln87_2', HW_CNN.cpp:87) [91]  (1.735 ns)
	'add' operation 7 bit ('add_ln87_3', HW_CNN.cpp:87) [94]  (1.870 ns)
	'getelementptr' operation 10 bit ('Layer2_Neurons_CPU_addr_2', HW_CNN.cpp:87) [96]  (0.000 ns)
	'load' operation 32 bit ('Layer2_Neurons_CPU_load_2', HW_CNN.cpp:87) on array 'Layer2_Neurons_CPU' [97]  (3.254 ns)

 <State 3>: 14.000ns
The critical path consists of the following:
	'memshiftread' operation 32 bit ('p_s', HW_CNN.cpp:87) [86]  (1.617 ns)
	'fmul' operation 32 bit ('mul', HW_CNN.cpp:88) [87]  (12.383 ns)

 <State 4>: 34.961ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HW_CNN.cpp:88) [87]  (12.383 ns)
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [88]  (22.578 ns)

 <State 5>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [88]  (22.578 ns)

 <State 6>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [100]  (22.578 ns)

 <State 7>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [100]  (22.578 ns)

 <State 8>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [112]  (22.578 ns)

 <State 9>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [112]  (22.578 ns)

 <State 10>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [124]  (22.578 ns)

 <State 11>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [124]  (22.578 ns)

 <State 12>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [133]  (22.578 ns)

 <State 13>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [133]  (22.578 ns)

 <State 14>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [142]  (22.578 ns)

 <State 15>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [142]  (22.578 ns)

 <State 16>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [151]  (22.578 ns)

 <State 17>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [151]  (22.578 ns)

 <State 18>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [160]  (22.578 ns)

 <State 19>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [160]  (22.578 ns)

 <State 20>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [169]  (22.578 ns)

 <State 21>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [169]  (22.578 ns)

 <State 22>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [178]  (22.578 ns)

 <State 23>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [178]  (22.578 ns)

 <State 24>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [187]  (22.578 ns)

 <State 25>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [187]  (22.578 ns)

 <State 26>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [196]  (22.578 ns)

 <State 27>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [196]  (22.578 ns)

 <State 28>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [205]  (22.578 ns)

 <State 29>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [205]  (22.578 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [214]  (22.578 ns)

 <State 32>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [214]  (22.578 ns)

 <State 33>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [223]  (22.578 ns)

 <State 34>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [223]  (22.578 ns)

 <State 35>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [232]  (22.578 ns)

 <State 36>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [232]  (22.578 ns)

 <State 37>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [241]  (22.578 ns)

 <State 38>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [241]  (22.578 ns)

 <State 39>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [250]  (22.578 ns)

 <State 40>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [250]  (22.578 ns)

 <State 41>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [259]  (22.578 ns)

 <State 42>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [259]  (22.578 ns)

 <State 43>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [268]  (22.578 ns)

 <State 44>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [268]  (22.578 ns)

 <State 45>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [277]  (22.578 ns)

 <State 46>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [277]  (22.578 ns)

 <State 47>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [286]  (22.578 ns)

 <State 48>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [286]  (22.578 ns)

 <State 49>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [295]  (22.578 ns)

 <State 50>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [295]  (22.578 ns)

 <State 51>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [304]  (22.578 ns)

 <State 52>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [304]  (22.578 ns)

 <State 53>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [309]  (22.578 ns)

 <State 54>: 22.578ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', HW_CNN.cpp:88) [309]  (22.578 ns)

 <State 55>: 18.485ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv', HW_CNN.cpp:91) [310]  (18.485 ns)

 <State 56>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', HW_CNN.cpp:91) [311]  (32.353 ns)

 <State 57>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', HW_CNN.cpp:91) [311]  (32.353 ns)

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 31.062ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (31.062 ns)

 <State 60>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 61>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 62>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 63>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 64>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 65>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 66>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 67>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 68>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 69>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 70>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 71>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 72>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 73>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 74>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 75>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 76>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 77>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 78>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 79>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 80>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 81>: 35.160ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (35.160 ns)

 <State 82>: 34.489ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:91) to 'generic_tanh<double>' [312]  (34.489 ns)

 <State 83>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', HW_CNN.cpp:91) [313]  (32.353 ns)

 <State 84>: 32.353ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', HW_CNN.cpp:91) [313]  (32.353 ns)

 <State 85>: 24.929ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('conv1', HW_CNN.cpp:91) [314]  (21.675 ns)
	'store' operation 0 bit ('store_ln91', HW_CNN.cpp:91) of variable 'conv1', HW_CNN.cpp:91 on array 'Layer3_Neurons_CPU' [321]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
