<stg><name>fft_8pt_Pipeline_VITIS_LOOP_55_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln55 = icmp_eq  i4 %i_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln55 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln55 = br i1 %icmp_ln55, void %for.inc.split, void %arrayctor.loop20.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln55 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc.split:3 %in_stream_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="96">
<![CDATA[
for.inc.split:4 %trunc_ln57 = trunc i96 %in_stream_read

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:5 %local_stream_data_M_value = bitcast i32 %trunc_ln57

]]></Node>
<StgValue><ssdm name="local_stream_data_M_value"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %tmp1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %in_stream_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:7 %local_stream_data_M_value_1 = bitcast i32 %tmp1

]]></Node>
<StgValue><ssdm name="local_stream_data_M_value_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %buffer_M_value_addr = getelementptr i32 %buffer_M_value, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="buffer_M_value_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %buffer_M_value_1_addr = getelementptr i32 %buffer_M_value_1, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="buffer_M_value_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.split:10 %store_ln58 = store i32 %local_stream_data_M_value, i3 %buffer_M_value_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.split:11 %store_ln58 = store i32 %local_stream_data_M_value_1, i3 %buffer_M_value_1_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln55 = store i4 %add_ln55, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln55 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
arrayctor.loop20.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="in_stream" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_stream"/></StgValue>
</port>
<port id="35" name="buffer_M_value" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_M_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="buffer_M_value_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_M_value_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="4">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="in_stream" to="specinterface_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="52" from="empty_1" to="specinterface_ln0" fromId="51" toId="5">
</dataflow>
<dataflow id="53" from="empty_1" to="specinterface_ln0" fromId="51" toId="5">
</dataflow>
<dataflow id="54" from="empty_1" to="specinterface_ln0" fromId="51" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="59" from="empty_1" to="specinterface_ln0" fromId="51" toId="5">
</dataflow>
<dataflow id="60" from="empty_1" to="specinterface_ln0" fromId="51" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="i" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="67" from="i" to="i_2" fromId="4" toId="8">
</dataflow>
<dataflow id="68" from="i_2" to="icmp_ln55" fromId="8" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="icmp_ln55" fromId="69" toId="9">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="71" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_73" to="empty" fromId="73" toId="10">
</dataflow>
<dataflow id="77" from="i_2" to="add_ln55" fromId="8" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln55" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="icmp_ln55" to="br_ln55" fromId="9" toId="12">
</dataflow>
<dataflow id="81" from="i_2" to="zext_ln55" fromId="8" toId="13">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln56" fromId="82" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_37" to="specpipeline_ln56" fromId="37" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_44" to="specpipeline_ln56" fromId="44" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_44" to="specpipeline_ln56" fromId="44" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_44" to="specpipeline_ln56" fromId="44" toId="14">
</dataflow>
<dataflow id="88" from="empty_1" to="specpipeline_ln56" fromId="51" toId="14">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopName" to="specloopname_ln55" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="empty_9" to="specloopname_ln55" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.axis.volatile.i96P128A" to="in_stream_read" fromId="93" toId="16">
</dataflow>
<dataflow id="95" from="in_stream" to="in_stream_read" fromId="34" toId="16">
</dataflow>
<dataflow id="96" from="in_stream_read" to="trunc_ln57" fromId="16" toId="17">
</dataflow>
<dataflow id="97" from="trunc_ln57" to="local_stream_data_M_value" fromId="17" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_PartSelect.i32.i96.i32.i32" to="tmp1" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="in_stream_read" to="tmp1" fromId="16" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="tmp1" fromId="101" toId="19">
</dataflow>
<dataflow id="104" from="StgValue_103" to="tmp1" fromId="103" toId="19">
</dataflow>
<dataflow id="105" from="tmp1" to="local_stream_data_M_value_1" fromId="19" toId="20">
</dataflow>
<dataflow id="106" from="buffer_M_value" to="buffer_M_value_addr" fromId="35" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_107" to="buffer_M_value_addr" fromId="107" toId="21">
</dataflow>
<dataflow id="109" from="zext_ln55" to="buffer_M_value_addr" fromId="13" toId="21">
</dataflow>
<dataflow id="110" from="buffer_M_value_1" to="buffer_M_value_1_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_107" to="buffer_M_value_1_addr" fromId="107" toId="22">
</dataflow>
<dataflow id="112" from="zext_ln55" to="buffer_M_value_1_addr" fromId="13" toId="22">
</dataflow>
<dataflow id="113" from="local_stream_data_M_value" to="store_ln58" fromId="18" toId="23">
</dataflow>
<dataflow id="114" from="buffer_M_value_addr" to="store_ln58" fromId="21" toId="23">
</dataflow>
<dataflow id="115" from="local_stream_data_M_value_1" to="store_ln58" fromId="20" toId="24">
</dataflow>
<dataflow id="116" from="buffer_M_value_1_addr" to="store_ln58" fromId="22" toId="24">
</dataflow>
<dataflow id="117" from="add_ln55" to="store_ln55" fromId="11" toId="25">
</dataflow>
<dataflow id="118" from="i" to="store_ln55" fromId="4" toId="25">
</dataflow>
<dataflow id="119" from="icmp_ln55" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
