<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>STM32F407</title>
<style>
			h1,h2,h3,h4,h5{
				display:inline;
			}
		</style>
</head>
<body>
<h1>STM32F407</h1>
<ol>
<li><h2>version:1.7</h2></li>
<li><h2>description:STM32F407</h2></li>
<li><h2>cpu:
			<table>
<tr>
<th>name</th>
<td>CM4</td>
</tr>
<tr>
<th>revision</th>
<td>r0p1</td>
</tr>
<tr>
<th>endian</th>
<td>little</td>
</tr>
<tr>
<th>mpuPresent</th>
<td>true</td>
</tr>
<tr>
<th>fpuPresent</th>
<td>true</td>
</tr>
<tr>
<th>nvicPrioBits</th>
<td>4</td>
</tr>
<tr>
<th>vendorSystickConfig</th>
<td>false</td>
</tr>
</table>
</h2></li>
<li><h2>addressUnitBits:8</h2></li>
<li><h2>width:32</h2></li>
<li><h2>size:0x20</h2></li>
<li><h2>resetValue:0x0</h2></li>
<li><h2>resetMask:0xFFFFFFFF</h2></li>
<li><h2>peripherals:</h2></li>
<ol>
<li>
<h3>RNG:</h3>Random number generator<ol>
<li><h4>groupName : RNG</h4></li>
<li><h4>baseAddress : 0x50060800</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>FPU</strong>:FPU interrupt<strong> value:</strong>81</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IE</td>
<td>Interrupt enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RNGEN</td>
<td>Random number generator
              enable</td>
<td>2</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SEIS</td>
<td>Seed error interrupt
              status</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CEIS</td>
<td>Clock error interrupt
              status</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>SECS</td>
<td>Seed error current status</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CECS</td>
<td>Clock error current status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DRDY</td>
<td>Data ready</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : data register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RNDATA</td>
<td>Random data</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>DCMI:</h3>Digital camera interface<ol>
<li><h4>groupName : DCMI</h4></li>
<li><h4>baseAddress : 0x50050000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>DCMI</strong>:DCMI global interrupt<strong> value:</strong>78</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ENABLE</td>
<td>DCMI enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>EDM</td>
<td>Extended data mode</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>FCRC</td>
<td>Frame capture rate control</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>VSPOL</td>
<td>Vertical synchronization
              polarity</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>HSPOL</td>
<td>Horizontal synchronization
              polarity</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PCKPOL</td>
<td>Pixel clock polarity</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ESS</td>
<td>Embedded synchronization
              select</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>JPEG</td>
<td>JPEG format</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CROP</td>
<td>Crop feature</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CM</td>
<td>Capture mode</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CAPTURE</td>
<td>Capture enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FNE</td>
<td>FIFO not empty</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>VSYNC</td>
<td>VSYNC</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>HSYNC</td>
<td>HSYNC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>RIS</h5>
								(displayName:<strong>RIS</strong>) : raw interrupt status register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LINE_RIS</td>
<td>Line raw interrupt status</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>VSYNC_RIS</td>
<td>VSYNC raw interrupt status</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ERR_RIS</td>
<td>Synchronization error raw interrupt
              status</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>OVR_RIS</td>
<td>Overrun raw interrupt
              status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FRAME_RIS</td>
<td>Capture complete raw interrupt
              status</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>IER</h5>
								(displayName:<strong>IER</strong>) : interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LINE_IE</td>
<td>Line interrupt enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>VSYNC_IE</td>
<td>VSYNC interrupt enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ERR_IE</td>
<td>Synchronization error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>OVR_IE</td>
<td>Overrun interrupt enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FRAME_IE</td>
<td>Capture complete interrupt
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MIS</h5>
								(displayName:<strong>MIS</strong>) : masked interrupt status
          register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LINE_MIS</td>
<td>Line masked interrupt
              status</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>VSYNC_MIS</td>
<td>VSYNC masked interrupt
              status</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ERR_MIS</td>
<td>Synchronization error masked interrupt
              status</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>OVR_MIS</td>
<td>Overrun masked interrupt
              status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FRAME_MIS</td>
<td>Capture complete masked interrupt
              status</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ICR</h5>
								(displayName:<strong>ICR</strong>) : interrupt clear register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LINE_ISC</td>
<td>line interrupt status
              clear</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>VSYNC_ISC</td>
<td>Vertical synch interrupt status
              clear</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ERR_ISC</td>
<td>Synchronization error interrupt status
              clear</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>OVR_ISC</td>
<td>Overrun interrupt status
              clear</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FRAME_ISC</td>
<td>Capture complete interrupt status
              clear</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ESCR</h5>
								(displayName:<strong>ESCR</strong>) : embedded synchronization code
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEC</td>
<td>Frame end delimiter code</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>LEC</td>
<td>Line end delimiter code</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>LSC</td>
<td>Line start delimiter code</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>FSC</td>
<td>Frame start delimiter code</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>ESUR</h5>
								(displayName:<strong>ESUR</strong>) : embedded synchronization unmask
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEU</td>
<td>Frame end delimiter unmask</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>LEU</td>
<td>Line end delimiter unmask</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>LSU</td>
<td>Line start delimiter
              unmask</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>FSU</td>
<td>Frame start delimiter
              unmask</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>CWSTRT</h5>
								(displayName:<strong>CWSTRT</strong>) : crop window start<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>VST</td>
<td>Vertical start line count</td>
<td>16</td>
<td>13</td>
</tr>
<tr>
<td>HOFFCNT</td>
<td>Horizontal offset count</td>
<td>0</td>
<td>14</td>
</tr>
</table>
</li>
<li>
<h5>CWSIZE</h5>
								(displayName:<strong>CWSIZE</strong>) : crop window size<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>VLINE</td>
<td>Vertical line count</td>
<td>16</td>
<td>14</td>
</tr>
<tr>
<td>CAPCNT</td>
<td>Capture count</td>
<td>0</td>
<td>14</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : data register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>Byte3</td>
<td>Data byte 3</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>Byte2</td>
<td>Data byte 2</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>Byte1</td>
<td>Data byte 1</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Byte0</td>
<td>Data byte 0</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>FSMC:</h3>Flexible memory controller<ol>
<li><h4>groupName : FSMC</h4></li>
<li><h4>baseAddress : 0xA0000000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>FSMC</strong>:FSMC global interrupt<strong> value:</strong>48</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>BCR1</h5>
								(displayName:<strong>BCR1</strong>) : SRAM/NOR-Flash chip-select control register
          1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000030D0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CBURSTRW</td>
<td>CBURSTRW</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>CPSIZE</td>
<td>CPSIZE</td>
<td>16</td>
<td>3</td>
</tr>
<tr>
<td>ASYNCWAIT</td>
<td>ASYNCWAIT</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EXTMOD</td>
<td>EXTMOD</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>WAITEN</td>
<td>WAITEN</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>WREN</td>
<td>WREN</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>WAITCFG</td>
<td>WAITCFG</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>WRAPMOD</td>
<td>WRAPMOD</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>WAITPOL</td>
<td>WAITPOL</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BURSTEN</td>
<td>BURSTEN</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FACCEN</td>
<td>FACCEN</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>MWID</td>
<td>MWID</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MTYP</td>
<td>MTYP</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MUXEN</td>
<td>MUXEN</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MBKEN</td>
<td>MBKEN</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BTR1</h5>
								(displayName:<strong>BTR1</strong>) : SRAM/NOR-Flash chip-select timing register
          1<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>DATLAT</td>
<td>DATLAT</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>CLKDIV</td>
<td>CLKDIV</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>BCR2</h5>
								(displayName:<strong>BCR2</strong>) : SRAM/NOR-Flash chip-select control register
          2<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000030D0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CBURSTRW</td>
<td>CBURSTRW</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>CPSIZE</td>
<td>CPSIZE</td>
<td>16</td>
<td>3</td>
</tr>
<tr>
<td>ASYNCWAIT</td>
<td>ASYNCWAIT</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EXTMOD</td>
<td>EXTMOD</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>WAITEN</td>
<td>WAITEN</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>WREN</td>
<td>WREN</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>WAITCFG</td>
<td>WAITCFG</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>WRAPMOD</td>
<td>WRAPMOD</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>WAITPOL</td>
<td>WAITPOL</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BURSTEN</td>
<td>BURSTEN</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FACCEN</td>
<td>FACCEN</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>MWID</td>
<td>MWID</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MTYP</td>
<td>MTYP</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MUXEN</td>
<td>MUXEN</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MBKEN</td>
<td>MBKEN</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BTR2</h5>
								(displayName:<strong>BTR2</strong>) : SRAM/NOR-Flash chip-select timing register
          2<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>DATLAT</td>
<td>DATLAT</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>CLKDIV</td>
<td>CLKDIV</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>BCR3</h5>
								(displayName:<strong>BCR3</strong>) : SRAM/NOR-Flash chip-select control register
          3<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000030D0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CBURSTRW</td>
<td>CBURSTRW</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>CPSIZE</td>
<td>CPSIZE</td>
<td>16</td>
<td>3</td>
</tr>
<tr>
<td>ASYNCWAIT</td>
<td>ASYNCWAIT</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EXTMOD</td>
<td>EXTMOD</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>WAITEN</td>
<td>WAITEN</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>WREN</td>
<td>WREN</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>WAITCFG</td>
<td>WAITCFG</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>WRAPMOD</td>
<td>WRAPMOD</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>WAITPOL</td>
<td>WAITPOL</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BURSTEN</td>
<td>BURSTEN</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FACCEN</td>
<td>FACCEN</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>MWID</td>
<td>MWID</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MTYP</td>
<td>MTYP</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MUXEN</td>
<td>MUXEN</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MBKEN</td>
<td>MBKEN</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BTR3</h5>
								(displayName:<strong>BTR3</strong>) : SRAM/NOR-Flash chip-select timing register
          3<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>DATLAT</td>
<td>DATLAT</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>CLKDIV</td>
<td>CLKDIV</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>BCR4</h5>
								(displayName:<strong>BCR4</strong>) : SRAM/NOR-Flash chip-select control register
          4<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000030D0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CBURSTRW</td>
<td>CBURSTRW</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>CPSIZE</td>
<td>CPSIZE</td>
<td>16</td>
<td>3</td>
</tr>
<tr>
<td>ASYNCWAIT</td>
<td>ASYNCWAIT</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EXTMOD</td>
<td>EXTMOD</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>WAITEN</td>
<td>WAITEN</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>WREN</td>
<td>WREN</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>WAITCFG</td>
<td>WAITCFG</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>WRAPMOD</td>
<td>WRAPMOD</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>WAITPOL</td>
<td>WAITPOL</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BURSTEN</td>
<td>BURSTEN</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FACCEN</td>
<td>FACCEN</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>MWID</td>
<td>MWID</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MTYP</td>
<td>MTYP</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MUXEN</td>
<td>MUXEN</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MBKEN</td>
<td>MBKEN</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BTR4</h5>
								(displayName:<strong>BTR4</strong>) : SRAM/NOR-Flash chip-select timing register
          4<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>DATLAT</td>
<td>DATLAT</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>CLKDIV</td>
<td>CLKDIV</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>PCR2</h5>
								(displayName:<strong>PCR2</strong>) : PC Card/NAND Flash control register
          2<strong> addressOffset: </strong>0x60<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000018<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ECCPS</td>
<td>ECCPS</td>
<td>17</td>
<td>3</td>
</tr>
<tr>
<td>TAR</td>
<td>TAR</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>TCLR</td>
<td>TCLR</td>
<td>9</td>
<td>4</td>
</tr>
<tr>
<td>ECCEN</td>
<td>ECCEN</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PWID</td>
<td>PWID</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>PTYP</td>
<td>PTYP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>PBKEN</td>
<td>PBKEN</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PWAITEN</td>
<td>PWAITEN</td>
<td>1</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR2</h5>
								(displayName:<strong>SR2</strong>) : FIFO status and interrupt register
          2<strong> addressOffset: </strong>0x64<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000040<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEMPT</td>
<td>FEMPT</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IFEN</td>
<td>IFEN</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ILEN</td>
<td>ILEN</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IREN</td>
<td>IREN</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IFS</td>
<td>IFS</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ILS</td>
<td>ILS</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IRS</td>
<td>IRS</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PMEM2</h5>
								(displayName:<strong>PMEM2</strong>) : Common memory space timing register
          2<strong> addressOffset: </strong>0x68<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFCFCFCFC<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MEMHIZx</td>
<td>MEMHIZx</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>MEMHOLDx</td>
<td>MEMHOLDx</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>MEMWAITx</td>
<td>MEMWAITx</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>MEMSETx</td>
<td>MEMSETx</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>PATT2</h5>
								(displayName:<strong>PATT2</strong>) : Attribute memory space timing register
          2<strong> addressOffset: </strong>0x6C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFCFCFCFC<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ATTHIZx</td>
<td>ATTHIZx</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>ATTHOLDx</td>
<td>ATTHOLDx</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>ATTWAITx</td>
<td>ATTWAITx</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ATTSETx</td>
<td>ATTSETx</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>ECCR2</h5>
								(displayName:<strong>ECCR2</strong>) : ECC result register 2<strong> addressOffset: </strong>0x74<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ECCx</td>
<td>ECCx</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>PCR3</h5>
								(displayName:<strong>PCR3</strong>) : PC Card/NAND Flash control register
          3<strong> addressOffset: </strong>0x80<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000018<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ECCPS</td>
<td>ECCPS</td>
<td>17</td>
<td>3</td>
</tr>
<tr>
<td>TAR</td>
<td>TAR</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>TCLR</td>
<td>TCLR</td>
<td>9</td>
<td>4</td>
</tr>
<tr>
<td>ECCEN</td>
<td>ECCEN</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PWID</td>
<td>PWID</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>PTYP</td>
<td>PTYP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>PBKEN</td>
<td>PBKEN</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PWAITEN</td>
<td>PWAITEN</td>
<td>1</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR3</h5>
								(displayName:<strong>SR3</strong>) : FIFO status and interrupt register
          3<strong> addressOffset: </strong>0x84<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000040<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEMPT</td>
<td>FEMPT</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IFEN</td>
<td>IFEN</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ILEN</td>
<td>ILEN</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IREN</td>
<td>IREN</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IFS</td>
<td>IFS</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ILS</td>
<td>ILS</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IRS</td>
<td>IRS</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PMEM3</h5>
								(displayName:<strong>PMEM3</strong>) : Common memory space timing register
          3<strong> addressOffset: </strong>0x88<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFCFCFCFC<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MEMHIZx</td>
<td>MEMHIZx</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>MEMHOLDx</td>
<td>MEMHOLDx</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>MEMWAITx</td>
<td>MEMWAITx</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>MEMSETx</td>
<td>MEMSETx</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>PATT3</h5>
								(displayName:<strong>PATT3</strong>) : Attribute memory space timing register
          3<strong> addressOffset: </strong>0x8C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFCFCFCFC<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ATTHIZx</td>
<td>ATTHIZx</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>ATTHOLDx</td>
<td>ATTHOLDx</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>ATTWAITx</td>
<td>ATTWAITx</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ATTSETx</td>
<td>ATTSETx</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>ECCR3</h5>
								(displayName:<strong>ECCR3</strong>) : ECC result register 3<strong> addressOffset: </strong>0x94<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ECCx</td>
<td>ECCx</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>PCR4</h5>
								(displayName:<strong>PCR4</strong>) : PC Card/NAND Flash control register
          4<strong> addressOffset: </strong>0xA0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000018<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ECCPS</td>
<td>ECCPS</td>
<td>17</td>
<td>3</td>
</tr>
<tr>
<td>TAR</td>
<td>TAR</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>TCLR</td>
<td>TCLR</td>
<td>9</td>
<td>4</td>
</tr>
<tr>
<td>ECCEN</td>
<td>ECCEN</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PWID</td>
<td>PWID</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>PTYP</td>
<td>PTYP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>PBKEN</td>
<td>PBKEN</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PWAITEN</td>
<td>PWAITEN</td>
<td>1</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR4</h5>
								(displayName:<strong>SR4</strong>) : FIFO status and interrupt register
          4<strong> addressOffset: </strong>0xA4<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000040<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEMPT</td>
<td>FEMPT</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IFEN</td>
<td>IFEN</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ILEN</td>
<td>ILEN</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IREN</td>
<td>IREN</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IFS</td>
<td>IFS</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ILS</td>
<td>ILS</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IRS</td>
<td>IRS</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PMEM4</h5>
								(displayName:<strong>PMEM4</strong>) : Common memory space timing register
          4<strong> addressOffset: </strong>0xA8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFCFCFCFC<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MEMHIZx</td>
<td>MEMHIZx</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>MEMHOLDx</td>
<td>MEMHOLDx</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>MEMWAITx</td>
<td>MEMWAITx</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>MEMSETx</td>
<td>MEMSETx</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>PATT4</h5>
								(displayName:<strong>PATT4</strong>) : Attribute memory space timing register
          4<strong> addressOffset: </strong>0xAC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFCFCFCFC<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ATTHIZx</td>
<td>ATTHIZx</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>ATTHOLDx</td>
<td>ATTHOLDx</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>ATTWAITx</td>
<td>ATTWAITx</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ATTSETx</td>
<td>ATTSETx</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>PIO4</h5>
								(displayName:<strong>PIO4</strong>) : I/O space timing register 4<strong> addressOffset: </strong>0xB0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFCFCFCFC<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IOHIZx</td>
<td>IOHIZx</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>IOHOLDx</td>
<td>IOHOLDx</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>IOWAITx</td>
<td>IOWAITx</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>IOSETx</td>
<td>IOSETx</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>BWTR1</h5>
								(displayName:<strong>BWTR1</strong>) : SRAM/NOR-Flash write timing registers
          1<strong> addressOffset: </strong>0x104<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0FFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>BWTR2</h5>
								(displayName:<strong>BWTR2</strong>) : SRAM/NOR-Flash write timing registers
          2<strong> addressOffset: </strong>0x10C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0FFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>BWTR3</h5>
								(displayName:<strong>BWTR3</strong>) : SRAM/NOR-Flash write timing registers
          3<strong> addressOffset: </strong>0x104<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0FFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>BWTR4</h5>
								(displayName:<strong>BWTR4</strong>) : SRAM/NOR-Flash write timing registers
          4<strong> addressOffset: </strong>0x10C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0FFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ACCMOD</td>
<td>ACCMOD</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>BUSTURN</td>
<td>BUSTURN</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>DATAST</td>
<td>DATAST</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>ADDHLD</td>
<td>ADDHLD</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ADDSET</td>
<td>ADDSET</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>SDCR1</h5>
								(displayName:<strong>SDCR1</strong>) : SDRAM Control Register 1<strong> addressOffset: </strong>0x140<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000002D0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NC</td>
<td>Number of column address
              bits</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>NR</td>
<td>Number of row address bits</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MWID</td>
<td>Memory data bus width</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>NB</td>
<td>Number of internal banks</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CAS</td>
<td>CAS latency</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>WP</td>
<td>Write protection</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>SDCLK</td>
<td>SDRAM clock configuration</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>RBURST</td>
<td>Burst read</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>RPIPE</td>
<td>Read pipe</td>
<td>13</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>SDCR2</h5>
								(displayName:<strong>SDCR2</strong>) : SDRAM Control Register 2<strong> addressOffset: </strong>0x144<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000002D0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NC</td>
<td>Number of column address
              bits</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>NR</td>
<td>Number of row address bits</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MWID</td>
<td>Memory data bus width</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>NB</td>
<td>Number of internal banks</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CAS</td>
<td>CAS latency</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>WP</td>
<td>Write protection</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>SDCLK</td>
<td>SDRAM clock configuration</td>
<td>10</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>SDTR1</h5>
								(displayName:<strong>SDTR1</strong>) : SDRAM Timing register 1<strong> addressOffset: </strong>0x148<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0FFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TMRD</td>
<td>Load Mode Register to
              Active</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>TXSR</td>
<td>Exit self-refresh delay</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>TRAS</td>
<td>Self refresh time</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>TRC</td>
<td>Row cycle delay</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>TWR</td>
<td>Recovery delay</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>TRP</td>
<td>Row precharge delay</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>TRCD</td>
<td>Row to column delay</td>
<td>24</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>SDTR2</h5>
								(displayName:<strong>SDTR2</strong>) : SDRAM Timing register 2<strong> addressOffset: </strong>0x14C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0FFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TMRD</td>
<td>Load Mode Register to
              Active</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>TXSR</td>
<td>Exit self-refresh delay</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>TRAS</td>
<td>Self refresh time</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>TRC</td>
<td>Row cycle delay</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>TWR</td>
<td>Recovery delay</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>TRP</td>
<td>Row precharge delay</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>TRCD</td>
<td>Row to column delay</td>
<td>24</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>SDCMR</h5>
								(displayName:<strong>SDCMR</strong>) : SDRAM Command Mode register<strong> addressOffset: </strong>0x150<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MODE</td>
<td>Command mode</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>CTB2</td>
<td>Command target bank 2</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CTB1</td>
<td>Command target bank 1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>NRFS</td>
<td>Number of Auto-refresh</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>MRD</td>
<td>Mode Register definition</td>
<td>9</td>
<td>13</td>
</tr>
</table>
</li>
<li>
<h5>SDRTR</h5>
								(displayName:<strong>SDRTR</strong>) : SDRAM Refresh Timer register<strong> addressOffset: </strong>0x154<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CRE</td>
<td>Clear Refresh error flag</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>COUNT</td>
<td>Refresh Timer Count</td>
<td>1</td>
<td>13</td>
</tr>
<tr>
<td>REIE</td>
<td>RES Interrupt Enable</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SDSR</h5>
								(displayName:<strong>SDSR</strong>) : SDRAM Status register<strong> addressOffset: </strong>0x158<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RE</td>
<td>Refresh error flag</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>MODES1</td>
<td>Status Mode for Bank 1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MODES2</td>
<td>Status Mode for Bank 2</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>BUSY</td>
<td>Busy status</td>
<td>5</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>DBG:</h3>Debug support<ol>
<li><h4>groupName : DBG</h4></li>
<li><h4>baseAddress : 0xE0042000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>DBGMCU_IDCODE</h5>
								(displayName:<strong>DBGMCU_IDCODE</strong>) : IDCODE<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x10006411<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DEV_ID</td>
<td>DEV_ID</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>REV_ID</td>
<td>REV_ID</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DBGMCU_CR</h5>
								(displayName:<strong>DBGMCU_CR</strong>) : Control Register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBG_SLEEP</td>
<td>DBG_SLEEP</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>DBG_STOP</td>
<td>DBG_STOP</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DBG_STANDBY</td>
<td>DBG_STANDBY</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TRACE_IOEN</td>
<td>TRACE_IOEN</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TRACE_MODE</td>
<td>TRACE_MODE</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>DBG_I2C2_SMBUS_TIMEOUT</td>
<td>DBG_I2C2_SMBUS_TIMEOUT</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM8_STOP</td>
<td>DBG_TIM8_STOP</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM5_STOP</td>
<td>DBG_TIM5_STOP</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM6_STOP</td>
<td>DBG_TIM6_STOP</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM7_STOP</td>
<td>DBG_TIM7_STOP</td>
<td>20</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DBGMCU_APB1_FZ</h5>
								(displayName:<strong>DBGMCU_APB1_FZ</strong>) : Debug MCU APB1 Freeze registe<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBG_TIM2_STOP</td>
<td>DBG_TIM2_STOP</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM3_STOP</td>
<td>DBG_TIM3 _STOP</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM4_STOP</td>
<td>DBG_TIM4_STOP</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM5_STOP</td>
<td>DBG_TIM5_STOP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM6_STOP</td>
<td>DBG_TIM6_STOP</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM7_STOP</td>
<td>DBG_TIM7_STOP</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM12_STOP</td>
<td>DBG_TIM12_STOP</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM13_STOP</td>
<td>DBG_TIM13_STOP</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM14_STOP</td>
<td>DBG_TIM14_STOP</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DBG_WWDG_STOP</td>
<td>DBG_WWDG_STOP</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>DBG_IWDEG_STOP</td>
<td>DBG_IWDEG_STOP</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>DBG_J2C1_SMBUS_TIMEOUT</td>
<td>DBG_J2C1_SMBUS_TIMEOUT</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>DBG_J2C2_SMBUS_TIMEOUT</td>
<td>DBG_J2C2_SMBUS_TIMEOUT</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>DBG_J2C3SMBUS_TIMEOUT</td>
<td>DBG_J2C3SMBUS_TIMEOUT</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>DBG_CAN1_STOP</td>
<td>DBG_CAN1_STOP</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>DBG_CAN2_STOP</td>
<td>DBG_CAN2_STOP</td>
<td>26</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DBGMCU_APB2_FZ</h5>
								(displayName:<strong>DBGMCU_APB2_FZ</strong>) : Debug MCU APB2 Freeze registe<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBG_TIM1_STOP</td>
<td>TIM1 counter stopped when core is
              halted</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM8_STOP</td>
<td>TIM8 counter stopped when core is
              halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM9_STOP</td>
<td>TIM9 counter stopped when core is
              halted</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM10_STOP</td>
<td>TIM10 counter stopped when core is
              halted</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>DBG_TIM11_STOP</td>
<td>TIM11 counter stopped when core is
              halted</td>
<td>18</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>DMA2:</h3>DMA controller<ol>
<li><h4>groupName : DMA</h4></li>
<li><h4>baseAddress : 0x40026400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream0</strong>:DMA2 Stream0 global interrupt<strong> value:</strong>56</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream1</strong>:DMA2 Stream1 global interrupt<strong> value:</strong>57</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream2</strong>:DMA2 Stream2 global interrupt<strong> value:</strong>58</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream3</strong>:DMA2 Stream3 global interrupt<strong> value:</strong>59</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream4</strong>:DMA2 Stream4 global interrupt<strong> value:</strong>60</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream5</strong>:DMA2 Stream5 global interrupt<strong> value:</strong>68</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream6</strong>:DMA2 Stream6 global interrupt<strong> value:</strong>69</li>
<li>
<h4>interrupt : </h4>
<strong>DMA2_Stream7</strong>:DMA2 Stream7 global interrupt<strong> value:</strong>70</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>LISR</h5>
								(displayName:<strong>LISR</strong>) : low interrupt status register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TCIF3</td>
<td>Stream x transfer complete interrupt
              flag (x = 3..0)</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>HTIF3</td>
<td>Stream x half transfer interrupt flag
              (x=3..0)</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>TEIF3</td>
<td>Stream x transfer error interrupt flag
              (x=3..0)</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF3</td>
<td>Stream x direct mode error interrupt
              flag (x=3..0)</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FEIF3</td>
<td>Stream x FIFO error interrupt flag
              (x=3..0)</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>TCIF2</td>
<td>Stream x transfer complete interrupt
              flag (x = 3..0)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>HTIF2</td>
<td>Stream x half transfer interrupt flag
              (x=3..0)</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>TEIF2</td>
<td>Stream x transfer error interrupt flag
              (x=3..0)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF2</td>
<td>Stream x direct mode error interrupt
              flag (x=3..0)</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FEIF2</td>
<td>Stream x FIFO error interrupt flag
              (x=3..0)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>TCIF1</td>
<td>Stream x transfer complete interrupt
              flag (x = 3..0)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>HTIF1</td>
<td>Stream x half transfer interrupt flag
              (x=3..0)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>TEIF1</td>
<td>Stream x transfer error interrupt flag
              (x=3..0)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF1</td>
<td>Stream x direct mode error interrupt
              flag (x=3..0)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FEIF1</td>
<td>Stream x FIFO error interrupt flag
              (x=3..0)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TCIF0</td>
<td>Stream x transfer complete interrupt
              flag (x = 3..0)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>HTIF0</td>
<td>Stream x half transfer interrupt flag
              (x=3..0)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TEIF0</td>
<td>Stream x transfer error interrupt flag
              (x=3..0)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF0</td>
<td>Stream x direct mode error interrupt
              flag (x=3..0)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FEIF0</td>
<td>Stream x FIFO error interrupt flag
              (x=3..0)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>HISR</h5>
								(displayName:<strong>HISR</strong>) : high interrupt status register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TCIF7</td>
<td>Stream x transfer complete interrupt
              flag (x=7..4)</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>HTIF7</td>
<td>Stream x half transfer interrupt flag
              (x=7..4)</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>TEIF7</td>
<td>Stream x transfer error interrupt flag
              (x=7..4)</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF7</td>
<td>Stream x direct mode error interrupt
              flag (x=7..4)</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FEIF7</td>
<td>Stream x FIFO error interrupt flag
              (x=7..4)</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>TCIF6</td>
<td>Stream x transfer complete interrupt
              flag (x=7..4)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>HTIF6</td>
<td>Stream x half transfer interrupt flag
              (x=7..4)</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>TEIF6</td>
<td>Stream x transfer error interrupt flag
              (x=7..4)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF6</td>
<td>Stream x direct mode error interrupt
              flag (x=7..4)</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FEIF6</td>
<td>Stream x FIFO error interrupt flag
              (x=7..4)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>TCIF5</td>
<td>Stream x transfer complete interrupt
              flag (x=7..4)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>HTIF5</td>
<td>Stream x half transfer interrupt flag
              (x=7..4)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>TEIF5</td>
<td>Stream x transfer error interrupt flag
              (x=7..4)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF5</td>
<td>Stream x direct mode error interrupt
              flag (x=7..4)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FEIF5</td>
<td>Stream x FIFO error interrupt flag
              (x=7..4)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TCIF4</td>
<td>Stream x transfer complete interrupt
              flag (x=7..4)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>HTIF4</td>
<td>Stream x half transfer interrupt flag
              (x=7..4)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TEIF4</td>
<td>Stream x transfer error interrupt flag
              (x=7..4)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DMEIF4</td>
<td>Stream x direct mode error interrupt
              flag (x=7..4)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FEIF4</td>
<td>Stream x FIFO error interrupt flag
              (x=7..4)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>LIFCR</h5>
								(displayName:<strong>LIFCR</strong>) : low interrupt flag clear
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CTCIF3</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 3..0)</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF3</td>
<td>Stream x clear half transfer interrupt
              flag (x = 3..0)</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF3</td>
<td>Stream x clear transfer error interrupt
              flag (x = 3..0)</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF3</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 3..0)</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF3</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 3..0)</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>CTCIF2</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 3..0)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF2</td>
<td>Stream x clear half transfer interrupt
              flag (x = 3..0)</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF2</td>
<td>Stream x clear transfer error interrupt
              flag (x = 3..0)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF2</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 3..0)</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF2</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 3..0)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>CTCIF1</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 3..0)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF1</td>
<td>Stream x clear half transfer interrupt
              flag (x = 3..0)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF1</td>
<td>Stream x clear transfer error interrupt
              flag (x = 3..0)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF1</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 3..0)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF1</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 3..0)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CTCIF0</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 3..0)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF0</td>
<td>Stream x clear half transfer interrupt
              flag (x = 3..0)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF0</td>
<td>Stream x clear transfer error interrupt
              flag (x = 3..0)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF0</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 3..0)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF0</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 3..0)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>HIFCR</h5>
								(displayName:<strong>HIFCR</strong>) : high interrupt flag clear
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CTCIF7</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 7..4)</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF7</td>
<td>Stream x clear half transfer interrupt
              flag (x = 7..4)</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF7</td>
<td>Stream x clear transfer error interrupt
              flag (x = 7..4)</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF7</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 7..4)</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF7</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 7..4)</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>CTCIF6</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 7..4)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF6</td>
<td>Stream x clear half transfer interrupt
              flag (x = 7..4)</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF6</td>
<td>Stream x clear transfer error interrupt
              flag (x = 7..4)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF6</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 7..4)</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF6</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 7..4)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>CTCIF5</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 7..4)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF5</td>
<td>Stream x clear half transfer interrupt
              flag (x = 7..4)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF5</td>
<td>Stream x clear transfer error interrupt
              flag (x = 7..4)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF5</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 7..4)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF5</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 7..4)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CTCIF4</td>
<td>Stream x clear transfer complete
              interrupt flag (x = 7..4)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CHTIF4</td>
<td>Stream x clear half transfer interrupt
              flag (x = 7..4)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CTEIF4</td>
<td>Stream x clear transfer error interrupt
              flag (x = 7..4)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CDMEIF4</td>
<td>Stream x clear direct mode error
              interrupt flag (x = 7..4)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CFEIF4</td>
<td>Stream x clear FIFO error interrupt flag
              (x = 7..4)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S0CR</h5>
								(displayName:<strong>S0CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S0NDTR</h5>
								(displayName:<strong>S0NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S0PAR</h5>
								(displayName:<strong>S0PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S0M0AR</h5>
								(displayName:<strong>S0M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S0M1AR</h5>
								(displayName:<strong>S0M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S0FCR</h5>
								(displayName:<strong>S0FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>S1CR</h5>
								(displayName:<strong>S1CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S1NDTR</h5>
								(displayName:<strong>S1NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S1PAR</h5>
								(displayName:<strong>S1PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S1M0AR</h5>
								(displayName:<strong>S1M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S1M1AR</h5>
								(displayName:<strong>S1M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S1FCR</h5>
								(displayName:<strong>S1FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>S2CR</h5>
								(displayName:<strong>S2CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S2NDTR</h5>
								(displayName:<strong>S2NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0x44<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S2PAR</h5>
								(displayName:<strong>S2PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S2M0AR</h5>
								(displayName:<strong>S2M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S2M1AR</h5>
								(displayName:<strong>S2M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S2FCR</h5>
								(displayName:<strong>S2FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0x54<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>S3CR</h5>
								(displayName:<strong>S3CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0x58<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S3NDTR</h5>
								(displayName:<strong>S3NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0x5C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S3PAR</h5>
								(displayName:<strong>S3PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0x60<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S3M0AR</h5>
								(displayName:<strong>S3M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0x64<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S3M1AR</h5>
								(displayName:<strong>S3M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0x68<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S3FCR</h5>
								(displayName:<strong>S3FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0x6C<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>S4CR</h5>
								(displayName:<strong>S4CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0x70<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S4NDTR</h5>
								(displayName:<strong>S4NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0x74<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S4PAR</h5>
								(displayName:<strong>S4PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0x78<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S4M0AR</h5>
								(displayName:<strong>S4M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0x7C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S4M1AR</h5>
								(displayName:<strong>S4M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0x80<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S4FCR</h5>
								(displayName:<strong>S4FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0x84<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>S5CR</h5>
								(displayName:<strong>S5CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0x88<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S5NDTR</h5>
								(displayName:<strong>S5NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0x8C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S5PAR</h5>
								(displayName:<strong>S5PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0x90<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S5M0AR</h5>
								(displayName:<strong>S5M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0x94<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S5M1AR</h5>
								(displayName:<strong>S5M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0x98<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S5FCR</h5>
								(displayName:<strong>S5FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0x9C<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>S6CR</h5>
								(displayName:<strong>S6CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0xA0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S6NDTR</h5>
								(displayName:<strong>S6NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0xA4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S6PAR</h5>
								(displayName:<strong>S6PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0xA8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S6M0AR</h5>
								(displayName:<strong>S6M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0xAC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S6M1AR</h5>
								(displayName:<strong>S6M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0xB0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S6FCR</h5>
								(displayName:<strong>S6FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0xB4<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>S7CR</h5>
								(displayName:<strong>S7CR</strong>) : stream x configuration
          register<strong> addressOffset: </strong>0xB8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHSEL</td>
<td>Channel selection</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>MBURST</td>
<td>Memory burst transfer
              configuration</td>
<td>23</td>
<td>2</td>
</tr>
<tr>
<td>PBURST</td>
<td>Peripheral burst transfer
              configuration</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>CT</td>
<td>Current target (only in double buffer
              mode)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>DBM</td>
<td>Double buffer mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PL</td>
<td>Priority level</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PINCOS</td>
<td>Peripheral increment offset
              size</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MSIZE</td>
<td>Memory data size</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Peripheral data size</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>MINC</td>
<td>Memory increment mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PINC</td>
<td>Peripheral increment mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CIRC</td>
<td>Circular mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DIR</td>
<td>Data transfer direction</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PFCTRL</td>
<td>Peripheral flow controller</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transfer complete interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HTIE</td>
<td>Half transfer interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TEIE</td>
<td>Transfer error interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMEIE</td>
<td>Direct mode error interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>Stream enable / flag stream ready when
              read low</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>S7NDTR</h5>
								(displayName:<strong>S7NDTR</strong>) : stream x number of data
          register<strong> addressOffset: </strong>0xBC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NDT</td>
<td>Number of data items to
              transfer</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>S7PAR</h5>
								(displayName:<strong>S7PAR</strong>) : stream x peripheral address
          register<strong> addressOffset: </strong>0xC0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PA</td>
<td>Peripheral address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S7M0AR</h5>
								(displayName:<strong>S7M0AR</strong>) : stream x memory 0 address
          register<strong> addressOffset: </strong>0xC4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M0A</td>
<td>Memory 0 address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S7M1AR</h5>
								(displayName:<strong>S7M1AR</strong>) : stream x memory 1 address
          register<strong> addressOffset: </strong>0xC8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>M1A</td>
<td>Memory 1 address (used in case of Double
              buffer mode)</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>S7FCR</h5>
								(displayName:<strong>S7FCR</strong>) : stream x FIFO control register<strong> addressOffset: </strong>0xCC<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000021<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FEIE</td>
<td>FIFO error interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FS</td>
<td>FIFO status</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DMDIS</td>
<td>Direct mode disable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FTH</td>
<td>FIFO threshold selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>DMA1:</h3>derivedFromDMA2<ol>
<li><h4>baseAddress : 0x40026000</h4></li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream0</strong>:DMA1 Stream0 global interrupt<strong> value:</strong>11</li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream1</strong>:DMA1 Stream1 global interrupt<strong> value:</strong>12</li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream2</strong>:DMA1 Stream2 global interrupt<strong> value:</strong>13</li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream3</strong>:DMA1 Stream3 global interrupt<strong> value:</strong>14</li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream4</strong>:DMA1 Stream4 global interrupt<strong> value:</strong>15</li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream5</strong>:DMA1 Stream5 global interrupt<strong> value:</strong>16</li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream6</strong>:DMA1 Stream6 global interrupt<strong> value:</strong>17</li>
<li>
<h4>interrupt : </h4>
<strong>DMA1_Stream7</strong>:DMA1 Stream7 global interrupt<strong> value:</strong>47</li>
</ol>
</li>
<li>
<h3>RCC:</h3>Reset and clock control<ol>
<li><h4>groupName : RCC</h4></li>
<li><h4>baseAddress : 0x40023800</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>RCC</strong>:RCC global interrupt<strong> value:</strong>5</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : clock control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000083<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PLLI2SRDY</td>
<td>PLLI2S clock ready flag</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>PLLI2SON</td>
<td>PLLI2S enable</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>PLLRDY</td>
<td>Main PLL (PLL) clock ready
              flag</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>PLLON</td>
<td>Main PLL (PLL) enable</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>CSSON</td>
<td>Clock security system
              enable</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>HSEBYP</td>
<td>HSE clock bypass</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>HSERDY</td>
<td>HSE clock ready flag</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>HSEON</td>
<td>HSE clock enable</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>HSICAL</td>
<td>Internal high-speed clock
              calibration</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>HSITRIM</td>
<td>Internal high-speed clock
              trimming</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>HSIRDY</td>
<td>Internal high-speed clock ready
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>HSION</td>
<td>Internal high-speed clock
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PLLCFGR</h5>
								(displayName:<strong>PLLCFGR</strong>) : PLL configuration register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x24003010<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PLLQ3</td>
<td>Main PLL (PLL) division factor for USB
              OTG FS, SDIO and random number generator
              clocks</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>PLLQ2</td>
<td>Main PLL (PLL) division factor for USB
              OTG FS, SDIO and random number generator
              clocks</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>PLLQ1</td>
<td>Main PLL (PLL) division factor for USB
              OTG FS, SDIO and random number generator
              clocks</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>PLLQ0</td>
<td>Main PLL (PLL) division factor for USB
              OTG FS, SDIO and random number generator
              clocks</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>PLLSRC</td>
<td>Main PLL(PLL) and audio PLL (PLLI2S)
              entry clock source</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>PLLP1</td>
<td>Main PLL (PLL) division factor for main
              system clock</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>PLLP0</td>
<td>Main PLL (PLL) division factor for main
              system clock</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>PLLN8</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>PLLN7</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>PLLN6</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>PLLN5</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>PLLN4</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PLLN3</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PLLN2</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>PLLN1</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PLLN0</td>
<td>Main PLL (PLL) multiplication factor for
              VCO</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PLLM5</td>
<td>Division factor for the main PLL (PLL)
              and audio PLL (PLLI2S) input clock</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>PLLM4</td>
<td>Division factor for the main PLL (PLL)
              and audio PLL (PLLI2S) input clock</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>PLLM3</td>
<td>Division factor for the main PLL (PLL)
              and audio PLL (PLLI2S) input clock</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>PLLM2</td>
<td>Division factor for the main PLL (PLL)
              and audio PLL (PLLI2S) input clock</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PLLM1</td>
<td>Division factor for the main PLL (PLL)
              and audio PLL (PLLI2S) input clock</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PLLM0</td>
<td>Division factor for the main PLL (PLL)
              and audio PLL (PLLI2S) input clock</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CFGR</h5>
								(displayName:<strong>CFGR</strong>) : clock configuration register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MCO2</td>
<td>Microcontroller clock output
              2</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>MCO2PRE</td>
<td>MCO2 prescaler</td>
<td>27</td>
<td>3</td>
</tr>
<tr>
<td>MCO1PRE</td>
<td>MCO1 prescaler</td>
<td>24</td>
<td>3</td>
</tr>
<tr>
<td>I2SSRC</td>
<td>I2S clock selection</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>MCO1</td>
<td>Microcontroller clock output
              1</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>RTCPRE</td>
<td>HSE division factor for RTC
              clock</td>
<td>16</td>
<td>5</td>
</tr>
<tr>
<td>PPRE2</td>
<td>APB high-speed prescaler
              (APB2)</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>PPRE1</td>
<td>APB Low speed prescaler
              (APB1)</td>
<td>10</td>
<td>3</td>
</tr>
<tr>
<td>HPRE</td>
<td>AHB prescaler</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>SWS1</td>
<td>System clock switch status</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>SWS0</td>
<td>System clock switch status</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SW1</td>
<td>System clock switch</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SW0</td>
<td>System clock switch</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CIR</h5>
								(displayName:<strong>CIR</strong>) : clock interrupt register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSSC</td>
<td>Clock security system interrupt
              clear</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>PLLI2SRDYC</td>
<td>PLLI2S ready interrupt
              clear</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>PLLRDYC</td>
<td>Main PLL(PLL) ready interrupt
              clear</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>HSERDYC</td>
<td>HSE ready interrupt clear</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>HSIRDYC</td>
<td>HSI ready interrupt clear</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>LSERDYC</td>
<td>LSE ready interrupt clear</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>LSIRDYC</td>
<td>LSI ready interrupt clear</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>PLLI2SRDYIE</td>
<td>PLLI2S ready interrupt
              enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>PLLRDYIE</td>
<td>Main PLL (PLL) ready interrupt
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>HSERDYIE</td>
<td>HSE ready interrupt enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>HSIRDYIE</td>
<td>HSI ready interrupt enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>LSERDYIE</td>
<td>LSE ready interrupt enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>LSIRDYIE</td>
<td>LSI ready interrupt enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CSSF</td>
<td>Clock security system interrupt
              flag</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PLLI2SRDYF</td>
<td>PLLI2S ready interrupt
              flag</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>PLLRDYF</td>
<td>Main PLL (PLL) ready interrupt
              flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HSERDYF</td>
<td>HSE ready interrupt flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>HSIRDYF</td>
<td>HSI ready interrupt flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>LSERDYF</td>
<td>LSE ready interrupt flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LSIRDYF</td>
<td>LSI ready interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB1RSTR</h5>
								(displayName:<strong>AHB1RSTR</strong>) : AHB1 peripheral reset register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OTGHSRST</td>
<td>USB OTG HS module reset</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACRST</td>
<td>Ethernet MAC reset</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>DMA2RST</td>
<td>DMA2 reset</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>DMA1RST</td>
<td>DMA2 reset</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CRCRST</td>
<td>CRC reset</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>GPIOIRST</td>
<td>IO port I reset</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>GPIOHRST</td>
<td>IO port H reset</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>GPIOGRST</td>
<td>IO port G reset</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>GPIOFRST</td>
<td>IO port F reset</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GPIOERST</td>
<td>IO port E reset</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>GPIODRST</td>
<td>IO port D reset</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>GPIOCRST</td>
<td>IO port C reset</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>GPIOBRST</td>
<td>IO port B reset</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GPIOARST</td>
<td>IO port A reset</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB2RSTR</h5>
								(displayName:<strong>AHB2RSTR</strong>) : AHB2 peripheral reset register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OTGFSRST</td>
<td>USB OTG FS module reset</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RNGRST</td>
<td>Random number generator module
              reset</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>DCMIRST</td>
<td>Camera interface reset</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB3RSTR</h5>
								(displayName:<strong>AHB3RSTR</strong>) : AHB3 peripheral reset register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FSMCRST</td>
<td>Flexible static memory controller module
              reset</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>APB1RSTR</h5>
								(displayName:<strong>APB1RSTR</strong>) : APB1 peripheral reset register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACRST</td>
<td>DAC reset</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>PWRRST</td>
<td>Power interface reset</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>CAN2RST</td>
<td>CAN2 reset</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CAN1RST</td>
<td>CAN1 reset</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>I2C3RST</td>
<td>I2C3 reset</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>I2C2RST</td>
<td>I2C 2 reset</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>I2C1RST</td>
<td>I2C 1 reset</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>UART5RST</td>
<td>USART 5 reset</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>UART4RST</td>
<td>USART 4 reset</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>UART3RST</td>
<td>USART 3 reset</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>UART2RST</td>
<td>USART 2 reset</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>SPI3RST</td>
<td>SPI 3 reset</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>SPI2RST</td>
<td>SPI 2 reset</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>WWDGRST</td>
<td>Window watchdog reset</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>TIM14RST</td>
<td>TIM14 reset</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TIM13RST</td>
<td>TIM13 reset</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TIM12RST</td>
<td>TIM12 reset</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TIM7RST</td>
<td>TIM7 reset</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TIM6RST</td>
<td>TIM6 reset</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TIM5RST</td>
<td>TIM5 reset</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TIM4RST</td>
<td>TIM4 reset</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TIM3RST</td>
<td>TIM3 reset</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TIM2RST</td>
<td>TIM2 reset</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>APB2RSTR</h5>
								(displayName:<strong>APB2RSTR</strong>) : APB2 peripheral reset register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIM11RST</td>
<td>TIM11 reset</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TIM10RST</td>
<td>TIM10 reset</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TIM9RST</td>
<td>TIM9 reset</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SYSCFGRST</td>
<td>System configuration controller
              reset</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>SPI1RST</td>
<td>SPI 1 reset</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>SDIORST</td>
<td>SDIO reset</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ADCRST</td>
<td>ADC interface reset (common to all
              ADCs)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>USART6RST</td>
<td>USART6 reset</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>USART1RST</td>
<td>USART1 reset</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TIM8RST</td>
<td>TIM8 reset</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TIM1RST</td>
<td>TIM1 reset</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB1ENR</h5>
								(displayName:<strong>AHB1ENR</strong>) : AHB1 peripheral clock register<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00100000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OTGHSULPIEN</td>
<td>USB OTG HSULPI clock
              enable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>OTGHSEN</td>
<td>USB OTG HS clock enable</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACPTPEN</td>
<td>Ethernet PTP clock enable</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACRXEN</td>
<td>Ethernet Reception clock
              enable</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACTXEN</td>
<td>Ethernet Transmission clock
              enable</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACEN</td>
<td>Ethernet MAC clock enable</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>DMA2EN</td>
<td>DMA2 clock enable</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>DMA1EN</td>
<td>DMA1 clock enable</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CCMDATARAMEN</td>
<td>CCM data RAM clock enable</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>BKPSRAMEN</td>
<td>Backup SRAM interface clock
              enable</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>CRCEN</td>
<td>CRC clock enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>GPIOIEN</td>
<td>IO port I clock enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>GPIOHEN</td>
<td>IO port H clock enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>GPIOGEN</td>
<td>IO port G clock enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>GPIOFEN</td>
<td>IO port F clock enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GPIOEEN</td>
<td>IO port E clock enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>GPIODEN</td>
<td>IO port D clock enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>GPIOCEN</td>
<td>IO port C clock enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>GPIOBEN</td>
<td>IO port B clock enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GPIOAEN</td>
<td>IO port A clock enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB2ENR</h5>
								(displayName:<strong>AHB2ENR</strong>) : AHB2 peripheral clock enable
          register<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OTGFSEN</td>
<td>USB OTG FS clock enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RNGEN</td>
<td>Random number generator clock
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>DCMIEN</td>
<td>Camera interface enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB3ENR</h5>
								(displayName:<strong>AHB3ENR</strong>) : AHB3 peripheral clock enable
          register<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FSMCEN</td>
<td>Flexible static memory controller module
              clock enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>APB1ENR</h5>
								(displayName:<strong>APB1ENR</strong>) : APB1 peripheral clock enable
          register<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACEN</td>
<td>DAC interface clock enable</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>PWREN</td>
<td>Power interface clock
              enable</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>CAN2EN</td>
<td>CAN 2 clock enable</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CAN1EN</td>
<td>CAN 1 clock enable</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>I2C3EN</td>
<td>I2C3 clock enable</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>I2C2EN</td>
<td>I2C2 clock enable</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>I2C1EN</td>
<td>I2C1 clock enable</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>UART5EN</td>
<td>UART5 clock enable</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>UART4EN</td>
<td>UART4 clock enable</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>USART3EN</td>
<td>USART3 clock enable</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>USART2EN</td>
<td>USART 2 clock enable</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>SPI3EN</td>
<td>SPI3 clock enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>SPI2EN</td>
<td>SPI2 clock enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>WWDGEN</td>
<td>Window watchdog clock
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>TIM14EN</td>
<td>TIM14 clock enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TIM13EN</td>
<td>TIM13 clock enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TIM12EN</td>
<td>TIM12 clock enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TIM7EN</td>
<td>TIM7 clock enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TIM6EN</td>
<td>TIM6 clock enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TIM5EN</td>
<td>TIM5 clock enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TIM4EN</td>
<td>TIM4 clock enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TIM3EN</td>
<td>TIM3 clock enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TIM2EN</td>
<td>TIM2 clock enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>APB2ENR</h5>
								(displayName:<strong>APB2ENR</strong>) : APB2 peripheral clock enable
          register<strong> addressOffset: </strong>0x44<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIM11EN</td>
<td>TIM11 clock enable</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TIM10EN</td>
<td>TIM10 clock enable</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TIM9EN</td>
<td>TIM9 clock enable</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SYSCFGEN</td>
<td>System configuration controller clock
              enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>SPI1EN</td>
<td>SPI1 clock enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>SDIOEN</td>
<td>SDIO clock enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ADC3EN</td>
<td>ADC3 clock enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ADC2EN</td>
<td>ADC2 clock enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ADC1EN</td>
<td>ADC1 clock enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>USART6EN</td>
<td>USART6 clock enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>USART1EN</td>
<td>USART1 clock enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TIM8EN</td>
<td>TIM8 clock enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TIM1EN</td>
<td>TIM1 clock enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB1LPENR</h5>
								(displayName:<strong>AHB1LPENR</strong>) : AHB1 peripheral clock enable in low power
          mode register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x7E6791FF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OTGHSULPILPEN</td>
<td>USB OTG HS ULPI clock enable during
              Sleep mode</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>OTGHSLPEN</td>
<td>USB OTG HS clock enable during Sleep
              mode</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACPTPLPEN</td>
<td>Ethernet PTP clock enable during Sleep
              mode</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACRXLPEN</td>
<td>Ethernet reception clock enable during
              Sleep mode</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACTXLPEN</td>
<td>Ethernet transmission clock enable
              during Sleep mode</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>ETHMACLPEN</td>
<td>Ethernet MAC clock enable during Sleep
              mode</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>DMA2LPEN</td>
<td>DMA2 clock enable during Sleep
              mode</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>DMA1LPEN</td>
<td>DMA1 clock enable during Sleep
              mode</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>BKPSRAMLPEN</td>
<td>Backup SRAM interface clock enable
              during Sleep mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>SRAM2LPEN</td>
<td>SRAM 2 interface clock enable during
              Sleep mode</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>SRAM1LPEN</td>
<td>SRAM 1interface clock enable during
              Sleep mode</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FLITFLPEN</td>
<td>Flash interface clock enable during
              Sleep mode</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>CRCLPEN</td>
<td>CRC clock enable during Sleep
              mode</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>GPIOILPEN</td>
<td>IO port I clock enable during Sleep
              mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>GPIOHLPEN</td>
<td>IO port H clock enable during Sleep
              mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>GPIOGLPEN</td>
<td>IO port G clock enable during Sleep
              mode</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>GPIOFLPEN</td>
<td>IO port F clock enable during Sleep
              mode</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GPIOELPEN</td>
<td>IO port E clock enable during Sleep
              mode</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>GPIODLPEN</td>
<td>IO port D clock enable during Sleep
              mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>GPIOCLPEN</td>
<td>IO port C clock enable during Sleep
              mode</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>GPIOBLPEN</td>
<td>IO port B clock enable during Sleep
              mode</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GPIOALPEN</td>
<td>IO port A clock enable during sleep
              mode</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB2LPENR</h5>
								(displayName:<strong>AHB2LPENR</strong>) : AHB2 peripheral clock enable in low power
          mode register<strong> addressOffset: </strong>0x54<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000000F1<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OTGFSLPEN</td>
<td>USB OTG FS clock enable during Sleep
              mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RNGLPEN</td>
<td>Random number generator clock enable
              during Sleep mode</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>DCMILPEN</td>
<td>Camera interface enable during Sleep
              mode</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AHB3LPENR</h5>
								(displayName:<strong>AHB3LPENR</strong>) : AHB3 peripheral clock enable in low power
          mode register<strong> addressOffset: </strong>0x58<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000001<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FSMCLPEN</td>
<td>Flexible static memory controller module
              clock enable during Sleep mode</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>APB1LPENR</h5>
								(displayName:<strong>APB1LPENR</strong>) : APB1 peripheral clock enable in low power
          mode register<strong> addressOffset: </strong>0x60<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x36FEC9FF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACLPEN</td>
<td>DAC interface clock enable during Sleep
              mode</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>PWRLPEN</td>
<td>Power interface clock enable during
              Sleep mode</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>CAN2LPEN</td>
<td>CAN 2 clock enable during Sleep
              mode</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CAN1LPEN</td>
<td>CAN 1 clock enable during Sleep
              mode</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>I2C3LPEN</td>
<td>I2C3 clock enable during Sleep
              mode</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>I2C2LPEN</td>
<td>I2C2 clock enable during Sleep
              mode</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>I2C1LPEN</td>
<td>I2C1 clock enable during Sleep
              mode</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>UART5LPEN</td>
<td>UART5 clock enable during Sleep
              mode</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>UART4LPEN</td>
<td>UART4 clock enable during Sleep
              mode</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>USART3LPEN</td>
<td>USART3 clock enable during Sleep
              mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>USART2LPEN</td>
<td>USART2 clock enable during Sleep
              mode</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>SPI3LPEN</td>
<td>SPI3 clock enable during Sleep
              mode</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>SPI2LPEN</td>
<td>SPI2 clock enable during Sleep
              mode</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>WWDGLPEN</td>
<td>Window watchdog clock enable during
              Sleep mode</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>TIM14LPEN</td>
<td>TIM14 clock enable during Sleep
              mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TIM13LPEN</td>
<td>TIM13 clock enable during Sleep
              mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TIM12LPEN</td>
<td>TIM12 clock enable during Sleep
              mode</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TIM7LPEN</td>
<td>TIM7 clock enable during Sleep
              mode</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TIM6LPEN</td>
<td>TIM6 clock enable during Sleep
              mode</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TIM5LPEN</td>
<td>TIM5 clock enable during Sleep
              mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TIM4LPEN</td>
<td>TIM4 clock enable during Sleep
              mode</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TIM3LPEN</td>
<td>TIM3 clock enable during Sleep
              mode</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TIM2LPEN</td>
<td>TIM2 clock enable during Sleep
              mode</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>APB2LPENR</h5>
								(displayName:<strong>APB2LPENR</strong>) : APB2 peripheral clock enabled in low power
          mode register<strong> addressOffset: </strong>0x64<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00075F33<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIM11LPEN</td>
<td>TIM11 clock enable during Sleep
              mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TIM10LPEN</td>
<td>TIM10 clock enable during Sleep
              mode</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TIM9LPEN</td>
<td>TIM9 clock enable during sleep
              mode</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SYSCFGLPEN</td>
<td>System configuration controller clock
              enable during Sleep mode</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>SPI1LPEN</td>
<td>SPI 1 clock enable during Sleep
              mode</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>SDIOLPEN</td>
<td>SDIO clock enable during Sleep
              mode</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ADC3LPEN</td>
<td>ADC 3 clock enable during Sleep
              mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ADC2LPEN</td>
<td>ADC2 clock enable during Sleep
              mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ADC1LPEN</td>
<td>ADC1 clock enable during Sleep
              mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>USART6LPEN</td>
<td>USART6 clock enable during Sleep
              mode</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>USART1LPEN</td>
<td>USART1 clock enable during Sleep
              mode</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TIM8LPEN</td>
<td>TIM8 clock enable during Sleep
              mode</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TIM1LPEN</td>
<td>TIM1 clock enable during Sleep
              mode</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BDCR</h5>
								(displayName:<strong>BDCR</strong>) : Backup domain control register<strong> addressOffset: </strong>0x70<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BDRST</td>
<td>Backup domain software
              reset</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>RTCEN</td>
<td>RTC clock enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>RTCSEL1</td>
<td>RTC clock source selection</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>RTCSEL0</td>
<td>RTC clock source selection</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>LSEBYP</td>
<td>External low-speed oscillator
              bypass</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>LSERDY</td>
<td>External low-speed oscillator
              ready</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LSEON</td>
<td>External low-speed oscillator
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CSR</h5>
								(displayName:<strong>CSR</strong>) : clock control &amp; status
          register<strong> addressOffset: </strong>0x74<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x0E000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LPWRRSTF</td>
<td>Low-power reset flag</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>WWDGRSTF</td>
<td>Window watchdog reset flag</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>WDGRSTF</td>
<td>Independent watchdog reset
              flag</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SFTRSTF</td>
<td>Software reset flag</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>PORRSTF</td>
<td>POR/PDR reset flag</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>PADRSTF</td>
<td>PIN reset flag</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>BORRSTF</td>
<td>BOR reset flag</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>RMVF</td>
<td>Remove reset flag</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>LSIRDY</td>
<td>Internal low-speed oscillator
              ready</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LSION</td>
<td>Internal low-speed oscillator
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SSCGR</h5>
								(displayName:<strong>SSCGR</strong>) : spread spectrum clock generation
          register<strong> addressOffset: </strong>0x80<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SSCGEN</td>
<td>Spread spectrum modulation
              enable</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>SPREADSEL</td>
<td>Spread Select</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>INCSTEP</td>
<td>Incrementation step</td>
<td>13</td>
<td>15</td>
</tr>
<tr>
<td>MODPER</td>
<td>Modulation period</td>
<td>0</td>
<td>13</td>
</tr>
</table>
</li>
<li>
<h5>PLLI2SCFGR</h5>
								(displayName:<strong>PLLI2SCFGR</strong>) : PLLI2S configuration register<strong> addressOffset: </strong>0x84<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x20003000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PLLI2SRx</td>
<td>PLLI2S division factor for I2S
              clocks</td>
<td>28</td>
<td>3</td>
</tr>
<tr>
<td>PLLI2SNx</td>
<td>PLLI2S multiplication factor for
              VCO</td>
<td>6</td>
<td>9</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>GPIOI:</h3>General-purpose I/Os<ol>
<li><h4>groupName : GPIO</h4></li>
<li><h4>baseAddress : 0x40022000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>MODER</h5>
								(displayName:<strong>MODER</strong>) : GPIO port mode register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MODER15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>MODER14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>MODER13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>MODER12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>MODER11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>MODER10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>MODER9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MODER8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>MODER7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>MODER6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>MODER5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>MODER4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>MODER3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>MODER2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MODER1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MODER0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTYPER</h5>
								(displayName:<strong>OTYPER</strong>) : GPIO port output type register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OT15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OT14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>OT13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>OT12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>OT11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OT10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>OT9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>OT8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>OT7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OT6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OT5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>OT4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OT3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OT2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>OT1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OT0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OSPEEDR</h5>
								(displayName:<strong>OSPEEDR</strong>) : GPIO port output speed
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OSPEEDR15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>PUPDR</h5>
								(displayName:<strong>PUPDR</strong>) : GPIO port pull-up/pull-down
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PUPDR15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>IDR</h5>
								(displayName:<strong>IDR</strong>) : GPIO port input data register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IDR15</td>
<td>Port input data (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IDR14</td>
<td>Port input data (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>IDR13</td>
<td>Port input data (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>IDR12</td>
<td>Port input data (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>IDR11</td>
<td>Port input data (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>IDR10</td>
<td>Port input data (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>IDR9</td>
<td>Port input data (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IDR8</td>
<td>Port input data (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>IDR7</td>
<td>Port input data (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>IDR6</td>
<td>Port input data (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IDR5</td>
<td>Port input data (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IDR4</td>
<td>Port input data (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IDR3</td>
<td>Port input data (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IDR2</td>
<td>Port input data (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IDR1</td>
<td>Port input data (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IDR0</td>
<td>Port input data (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ODR</h5>
								(displayName:<strong>ODR</strong>) : GPIO port output data register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ODR15</td>
<td>Port output data (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ODR14</td>
<td>Port output data (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ODR13</td>
<td>Port output data (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ODR12</td>
<td>Port output data (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ODR11</td>
<td>Port output data (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ODR10</td>
<td>Port output data (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ODR9</td>
<td>Port output data (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ODR8</td>
<td>Port output data (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>ODR7</td>
<td>Port output data (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ODR6</td>
<td>Port output data (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ODR5</td>
<td>Port output data (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ODR4</td>
<td>Port output data (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ODR3</td>
<td>Port output data (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ODR2</td>
<td>Port output data (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ODR1</td>
<td>Port output data (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ODR0</td>
<td>Port output data (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BSRR</h5>
								(displayName:<strong>BSRR</strong>) : GPIO port bit set/reset
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BR15</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>BR14</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>BR13</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>BR12</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>BR11</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>BR10</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>BR9</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>BR8</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>BR7</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>BR6</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>BR5</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>BR4</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>BR3</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>BR2</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>BR1</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>BR0</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>BS15</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>BS14</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>BS13</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>BS12</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>BS11</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BS10</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>BS9</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BS8</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BS7</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BS6</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>BS5</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>BS4</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>BS3</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>BS2</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>BS1</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BS0</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>LCKR</h5>
								(displayName:<strong>LCKR</strong>) : GPIO port configuration lock
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LCKK</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>LCK15</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LCK14</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>LCK13</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>LCK12</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>LCK11</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>LCK10</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>LCK9</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>LCK8</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>LCK7</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>LCK6</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>LCK5</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>LCK4</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>LCK3</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>LCK2</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>LCK1</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LCK0</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AFRL</h5>
								(displayName:<strong>AFRL</strong>) : GPIO alternate function low
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>AFRL7</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>28</td>
<td>4</td>
</tr>
<tr>
<td>AFRL6</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>AFRL5</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>AFRL4</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>AFRL3</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>AFRL2</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>AFRL1</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>AFRL0</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>AFRH</h5>
								(displayName:<strong>AFRH</strong>) : GPIO alternate function high
          register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>AFRH15</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>28</td>
<td>4</td>
</tr>
<tr>
<td>AFRH14</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>AFRH13</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>AFRH12</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>AFRH11</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>AFRH10</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>AFRH9</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>AFRH8</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>GPIOH:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0x40021C00</h4></li></ol>
</li>
<li>
<h3>GPIOG:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0x40021800</h4></li></ol>
</li>
<li>
<h3>GPIOF:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0x40021400</h4></li></ol>
</li>
<li>
<h3>GPIOE:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0x40021000</h4></li></ol>
</li>
<li>
<h3>GPIOD:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0X40020C00</h4></li></ol>
</li>
<li>
<h3>GPIOC:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0x40020800</h4></li></ol>
</li>
<li>
<h3>GPIOJ:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0x40022400</h4></li></ol>
</li>
<li>
<h3>GPIOK:</h3>derivedFromGPIOI<ol><li><h4>baseAddress : 0x40022800</h4></li></ol>
</li>
<li>
<h3>GPIOB:</h3>General-purpose I/Os<ol>
<li><h4>groupName : GPIO</h4></li>
<li><h4>baseAddress : 0x40020400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>MODER</h5>
								(displayName:<strong>MODER</strong>) : GPIO port mode register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000280<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MODER15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>MODER14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>MODER13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>MODER12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>MODER11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>MODER10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>MODER9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MODER8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>MODER7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>MODER6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>MODER5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>MODER4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>MODER3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>MODER2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MODER1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MODER0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTYPER</h5>
								(displayName:<strong>OTYPER</strong>) : GPIO port output type register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OT15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OT14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>OT13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>OT12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>OT11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OT10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>OT9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>OT8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>OT7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OT6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OT5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>OT4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OT3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OT2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>OT1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OT0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OSPEEDR</h5>
								(displayName:<strong>OSPEEDR</strong>) : GPIO port output speed
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000000C0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OSPEEDR15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>PUPDR</h5>
								(displayName:<strong>PUPDR</strong>) : GPIO port pull-up/pull-down
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000100<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PUPDR15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>IDR</h5>
								(displayName:<strong>IDR</strong>) : GPIO port input data register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IDR15</td>
<td>Port input data (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IDR14</td>
<td>Port input data (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>IDR13</td>
<td>Port input data (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>IDR12</td>
<td>Port input data (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>IDR11</td>
<td>Port input data (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>IDR10</td>
<td>Port input data (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>IDR9</td>
<td>Port input data (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IDR8</td>
<td>Port input data (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>IDR7</td>
<td>Port input data (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>IDR6</td>
<td>Port input data (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IDR5</td>
<td>Port input data (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IDR4</td>
<td>Port input data (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IDR3</td>
<td>Port input data (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IDR2</td>
<td>Port input data (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IDR1</td>
<td>Port input data (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IDR0</td>
<td>Port input data (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ODR</h5>
								(displayName:<strong>ODR</strong>) : GPIO port output data register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ODR15</td>
<td>Port output data (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ODR14</td>
<td>Port output data (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ODR13</td>
<td>Port output data (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ODR12</td>
<td>Port output data (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ODR11</td>
<td>Port output data (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ODR10</td>
<td>Port output data (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ODR9</td>
<td>Port output data (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ODR8</td>
<td>Port output data (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>ODR7</td>
<td>Port output data (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ODR6</td>
<td>Port output data (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ODR5</td>
<td>Port output data (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ODR4</td>
<td>Port output data (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ODR3</td>
<td>Port output data (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ODR2</td>
<td>Port output data (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ODR1</td>
<td>Port output data (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ODR0</td>
<td>Port output data (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BSRR</h5>
								(displayName:<strong>BSRR</strong>) : GPIO port bit set/reset
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BR15</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>BR14</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>BR13</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>BR12</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>BR11</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>BR10</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>BR9</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>BR8</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>BR7</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>BR6</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>BR5</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>BR4</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>BR3</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>BR2</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>BR1</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>BR0</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>BS15</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>BS14</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>BS13</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>BS12</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>BS11</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BS10</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>BS9</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BS8</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BS7</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BS6</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>BS5</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>BS4</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>BS3</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>BS2</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>BS1</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BS0</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>LCKR</h5>
								(displayName:<strong>LCKR</strong>) : GPIO port configuration lock
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LCKK</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>LCK15</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LCK14</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>LCK13</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>LCK12</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>LCK11</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>LCK10</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>LCK9</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>LCK8</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>LCK7</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>LCK6</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>LCK5</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>LCK4</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>LCK3</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>LCK2</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>LCK1</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LCK0</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AFRL</h5>
								(displayName:<strong>AFRL</strong>) : GPIO alternate function low
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>AFRL7</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>28</td>
<td>4</td>
</tr>
<tr>
<td>AFRL6</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>AFRL5</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>AFRL4</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>AFRL3</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>AFRL2</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>AFRL1</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>AFRL0</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>AFRH</h5>
								(displayName:<strong>AFRH</strong>) : GPIO alternate function high
          register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>AFRH15</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>28</td>
<td>4</td>
</tr>
<tr>
<td>AFRH14</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>AFRH13</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>AFRH12</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>AFRH11</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>AFRH10</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>AFRH9</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>AFRH8</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>GPIOA:</h3>General-purpose I/Os<ol>
<li><h4>groupName : GPIO</h4></li>
<li><h4>baseAddress : 0x40020000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>MODER</h5>
								(displayName:<strong>MODER</strong>) : GPIO port mode register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xA8000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MODER15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>MODER14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>MODER13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>MODER12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>MODER11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>MODER10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>MODER9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MODER8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>MODER7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>MODER6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>MODER5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>MODER4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>MODER3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>MODER2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MODER1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MODER0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTYPER</h5>
								(displayName:<strong>OTYPER</strong>) : GPIO port output type register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OT15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OT14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>OT13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>OT12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>OT11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OT10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>OT9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>OT8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>OT7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OT6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OT5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>OT4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OT3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OT2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>OT1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OT0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OSPEEDR</h5>
								(displayName:<strong>OSPEEDR</strong>) : GPIO port output speed
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OSPEEDR15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>OSPEEDR0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>PUPDR</h5>
								(displayName:<strong>PUPDR</strong>) : GPIO port pull-up/pull-down
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x64000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PUPDR15</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>30</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR14</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR13</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR12</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR11</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR10</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR9</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR8</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR7</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR6</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR5</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR4</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR3</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR2</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR1</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>PUPDR0</td>
<td>Port x configuration bits (y =
              0..15)</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>IDR</h5>
								(displayName:<strong>IDR</strong>) : GPIO port input data register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IDR15</td>
<td>Port input data (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IDR14</td>
<td>Port input data (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>IDR13</td>
<td>Port input data (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>IDR12</td>
<td>Port input data (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>IDR11</td>
<td>Port input data (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>IDR10</td>
<td>Port input data (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>IDR9</td>
<td>Port input data (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IDR8</td>
<td>Port input data (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>IDR7</td>
<td>Port input data (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>IDR6</td>
<td>Port input data (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IDR5</td>
<td>Port input data (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IDR4</td>
<td>Port input data (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IDR3</td>
<td>Port input data (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IDR2</td>
<td>Port input data (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IDR1</td>
<td>Port input data (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IDR0</td>
<td>Port input data (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ODR</h5>
								(displayName:<strong>ODR</strong>) : GPIO port output data register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ODR15</td>
<td>Port output data (y =
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ODR14</td>
<td>Port output data (y =
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ODR13</td>
<td>Port output data (y =
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ODR12</td>
<td>Port output data (y =
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ODR11</td>
<td>Port output data (y =
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ODR10</td>
<td>Port output data (y =
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ODR9</td>
<td>Port output data (y =
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ODR8</td>
<td>Port output data (y =
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>ODR7</td>
<td>Port output data (y =
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ODR6</td>
<td>Port output data (y =
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ODR5</td>
<td>Port output data (y =
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ODR4</td>
<td>Port output data (y =
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ODR3</td>
<td>Port output data (y =
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ODR2</td>
<td>Port output data (y =
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ODR1</td>
<td>Port output data (y =
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ODR0</td>
<td>Port output data (y =
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BSRR</h5>
								(displayName:<strong>BSRR</strong>) : GPIO port bit set/reset
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BR15</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>BR14</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>BR13</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>BR12</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>BR11</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>BR10</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>BR9</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>BR8</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>BR7</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>BR6</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>BR5</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>BR4</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>BR3</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>BR2</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>BR1</td>
<td>Port x reset bit y (y =
              0..15)</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>BR0</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>BS15</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>BS14</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>BS13</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>BS12</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>BS11</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BS10</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>BS9</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BS8</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BS7</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BS6</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>BS5</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>BS4</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>BS3</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>BS2</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>BS1</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BS0</td>
<td>Port x set bit y (y=
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>LCKR</h5>
								(displayName:<strong>LCKR</strong>) : GPIO port configuration lock
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LCKK</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>LCK15</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LCK14</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>LCK13</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>LCK12</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>LCK11</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>LCK10</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>LCK9</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>LCK8</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>LCK7</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>LCK6</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>LCK5</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>LCK4</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>LCK3</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>LCK2</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>LCK1</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LCK0</td>
<td>Port x lock bit y (y=
              0..15)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>AFRL</h5>
								(displayName:<strong>AFRL</strong>) : GPIO alternate function low
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>AFRL7</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>28</td>
<td>4</td>
</tr>
<tr>
<td>AFRL6</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>AFRL5</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>AFRL4</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>AFRL3</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>AFRL2</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>AFRL1</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>AFRL0</td>
<td>Alternate function selection for port x
              bit y (y = 0..7)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>AFRH</h5>
								(displayName:<strong>AFRH</strong>) : GPIO alternate function high
          register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>AFRH15</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>28</td>
<td>4</td>
</tr>
<tr>
<td>AFRH14</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>AFRH13</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>AFRH12</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>AFRH11</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>AFRH10</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>AFRH9</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>AFRH8</td>
<td>Alternate function selection for port x
              bit y (y = 8..15)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>SYSCFG:</h3>System configuration controller<ol>
<li><h4>groupName : SYSCFG</h4></li>
<li><h4>baseAddress : 0x40013800</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>MEMRM</h5>
								(displayName:<strong>MEMRM</strong>) : memory remap register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MEM_MODE</td>
<td>MEM_MODE</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>PMC</h5>
								(displayName:<strong>PMC</strong>) : peripheral mode configuration
          register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MII_RMII_SEL</td>
<td>Ethernet PHY interface
              selection</td>
<td>23</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EXTICR1</h5>
								(displayName:<strong>EXTICR1</strong>) : external interrupt configuration register
          1<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EXTI3</td>
<td>EXTI x configuration (x = 0 to
              3)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>EXTI2</td>
<td>EXTI x configuration (x = 0 to
              3)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>EXTI1</td>
<td>EXTI x configuration (x = 0 to
              3)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>EXTI0</td>
<td>EXTI x configuration (x = 0 to
              3)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>EXTICR2</h5>
								(displayName:<strong>EXTICR2</strong>) : external interrupt configuration register
          2<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EXTI7</td>
<td>EXTI x configuration (x = 4 to
              7)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>EXTI6</td>
<td>EXTI x configuration (x = 4 to
              7)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>EXTI5</td>
<td>EXTI x configuration (x = 4 to
              7)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>EXTI4</td>
<td>EXTI x configuration (x = 4 to
              7)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>EXTICR3</h5>
								(displayName:<strong>EXTICR3</strong>) : external interrupt configuration register
          3<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EXTI11</td>
<td>EXTI x configuration (x = 8 to
              11)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>EXTI10</td>
<td>EXTI10</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>EXTI9</td>
<td>EXTI x configuration (x = 8 to
              11)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>EXTI8</td>
<td>EXTI x configuration (x = 8 to
              11)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>EXTICR4</h5>
								(displayName:<strong>EXTICR4</strong>) : external interrupt configuration register
          4<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EXTI15</td>
<td>EXTI x configuration (x = 12 to
              15)</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>EXTI14</td>
<td>EXTI x configuration (x = 12 to
              15)</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>EXTI13</td>
<td>EXTI x configuration (x = 12 to
              15)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>EXTI12</td>
<td>EXTI x configuration (x = 12 to
              15)</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>CMPCR</h5>
								(displayName:<strong>CMPCR</strong>) : Compensation cell control
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>READY</td>
<td>READY</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CMP_PD</td>
<td>Compensation cell
              power-down</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>SPI1:</h3>Serial peripheral interface<ol>
<li><h4>groupName : SPI</h4></li>
<li><h4>baseAddress : 0x40013000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>SPI1</strong>:SPI1 global interrupt<strong> value:</strong>35</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BIDIMODE</td>
<td>Bidirectional data mode
              enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>BIDIOE</td>
<td>Output enable in bidirectional
              mode</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CRCEN</td>
<td>Hardware CRC calculation
              enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>CRCNEXT</td>
<td>CRC transfer next</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>DFF</td>
<td>Data frame format</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>RXONLY</td>
<td>Receive only</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>SSM</td>
<td>Software slave management</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>SSI</td>
<td>Internal slave select</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>LSBFIRST</td>
<td>Frame format</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>SPE</td>
<td>SPI enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>BR</td>
<td>Baud rate control</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>MSTR</td>
<td>Master selection</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CPOL</td>
<td>Clock polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPHA</td>
<td>Clock phase</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TXEIE</td>
<td>Tx buffer empty interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RXNEIE</td>
<td>RX buffer not empty interrupt
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ERRIE</td>
<td>Error interrupt enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FRF</td>
<td>Frame format</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>SSOE</td>
<td>SS output enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TXDMAEN</td>
<td>Tx buffer DMA enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RXDMAEN</td>
<td>Rx buffer DMA enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x0002<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIFRFE</td>
<td>TI frame format error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BSY</td>
<td>Busy flag</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OVR</td>
<td>Overrun flag</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>MODF</td>
<td>Mode fault</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CRCERR</td>
<td>CRC error flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>UDR</td>
<td>Underrun flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CHSIDE</td>
<td>Channel side</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TXE</td>
<td>Transmit buffer empty</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RXNE</td>
<td>Receive buffer not empty</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : data register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DR</td>
<td>Data register</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CRCPR</h5>
								(displayName:<strong>CRCPR</strong>) : CRC polynomial register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0007<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CRCPOLY</td>
<td>CRC polynomial register</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>RXCRCR</h5>
								(displayName:<strong>RXCRCR</strong>) : RX CRC register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RxCRC</td>
<td>Rx CRC register</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>TXCRCR</h5>
								(displayName:<strong>TXCRCR</strong>) : TX CRC register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TxCRC</td>
<td>Tx CRC register</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>I2SCFGR</h5>
								(displayName:<strong>I2SCFGR</strong>) : I2S configuration register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>I2SMOD</td>
<td>I2S mode selection</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>I2SE</td>
<td>I2S Enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>I2SCFG</td>
<td>I2S configuration mode</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>PCMSYNC</td>
<td>PCM frame synchronization</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>I2SSTD</td>
<td>I2S standard selection</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>CKPOL</td>
<td>Steady state clock
              polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DATLEN</td>
<td>Data length to be
              transferred</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>CHLEN</td>
<td>Channel length (number of bits per audio
              channel)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>I2SPR</h5>
								(displayName:<strong>I2SPR</strong>) : I2S prescaler register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>00000010<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MCKOE</td>
<td>Master clock output enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ODD</td>
<td>Odd factor for the
              prescaler</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>I2SDIV</td>
<td>I2S Linear prescaler</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>SPI2:</h3>derivedFromSPI1<ol>
<li><h4>baseAddress : 0x40003800</h4></li>
<li>
<h4>interrupt : </h4>
<strong>SPI2</strong>:SPI2 global interrupt<strong> value:</strong>36</li>
</ol>
</li>
<li>
<h3>SPI3:</h3>derivedFromSPI1<ol>
<li><h4>baseAddress : 0x40003C00</h4></li>
<li>
<h4>interrupt : </h4>
<strong>SPI3</strong>:SPI3 global interrupt<strong> value:</strong>51</li>
</ol>
</li>
<li>
<h3>I2S2ext:</h3>derivedFromSPI1<ol><li><h4>baseAddress : 0x40003400</h4></li></ol>
</li>
<li>
<h3>I2S3ext:</h3>derivedFromSPI1<ol><li><h4>baseAddress : 0x40004000</h4></li></ol>
</li>
<li>
<h3>SDIO:</h3>Secure digital input/output
      interface<ol>
<li><h4>groupName : SDIO</h4></li>
<li><h4>baseAddress : 0x40012C00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>SDIO</strong>:SDIO global interrupt<strong> value:</strong>49</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>POWER</h5>
								(displayName:<strong>POWER</strong>) : power control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PWRCTRL</td>
<td>PWRCTRL</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CLKCR</h5>
								(displayName:<strong>CLKCR</strong>) : SDI clock control register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HWFC_EN</td>
<td>HW Flow Control enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>NEGEDGE</td>
<td>SDIO_CK dephasing selection
              bit</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>WIDBUS</td>
<td>Wide bus mode enable bit</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>BYPASS</td>
<td>Clock divider bypass enable
              bit</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PWRSAV</td>
<td>Power saving configuration
              bit</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CLKEN</td>
<td>Clock enable bit</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CLKDIV</td>
<td>Clock divide factor</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>ARG</h5>
								(displayName:<strong>ARG</strong>) : argument register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CMDARG</td>
<td>Command argument</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CMD</h5>
								(displayName:<strong>CMD</strong>) : command register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CE_ATACMD</td>
<td>CE-ATA command</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>nIEN</td>
<td>not Interrupt Enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ENCMDcompl</td>
<td>Enable CMD completion</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>SDIOSuspend</td>
<td>SD I/O suspend command</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CPSMEN</td>
<td>Command path state machine (CPSM) Enable
              bit</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>WAITPEND</td>
<td>CPSM Waits for ends of data transfer
              (CmdPend internal signal).</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>WAITINT</td>
<td>CPSM waits for interrupt
              request</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>WAITRESP</td>
<td>Wait for response bits</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>CMDINDEX</td>
<td>Command index</td>
<td>0</td>
<td>6</td>
</tr>
</table>
</li>
<li>
<h5>RESPCMD</h5>
								(displayName:<strong>RESPCMD</strong>) : command response register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RESPCMD</td>
<td>Response command index</td>
<td>0</td>
<td>6</td>
</tr>
</table>
</li>
<li>
<h5>RESP1</h5>
								(displayName:<strong>RESP1</strong>) : response 1..4 register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CARDSTATUS1</td>
<td>see Table 132.</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>RESP2</h5>
								(displayName:<strong>RESP2</strong>) : response 1..4 register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CARDSTATUS2</td>
<td>see Table 132.</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>RESP3</h5>
								(displayName:<strong>RESP3</strong>) : response 1..4 register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CARDSTATUS3</td>
<td>see Table 132.</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>RESP4</h5>
								(displayName:<strong>RESP4</strong>) : response 1..4 register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CARDSTATUS4</td>
<td>see Table 132.</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DTIMER</h5>
								(displayName:<strong>DTIMER</strong>) : data timer register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATATIME</td>
<td>Data timeout period</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DLEN</h5>
								(displayName:<strong>DLEN</strong>) : data length register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATALENGTH</td>
<td>Data length value</td>
<td>0</td>
<td>25</td>
</tr>
</table>
</li>
<li>
<h5>DCTRL</h5>
								(displayName:<strong>DCTRL</strong>) : data control register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SDIOEN</td>
<td>SD I/O enable functions</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>RWMOD</td>
<td>Read wait mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>RWSTOP</td>
<td>Read wait stop</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>RWSTART</td>
<td>Read wait start</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DBLOCKSIZE</td>
<td>Data block size</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>DMAEN</td>
<td>DMA enable bit</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DTMODE</td>
<td>Data transfer mode selection 1: Stream
              or SDIO multibyte data transfer.</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DTDIR</td>
<td>Data transfer direction
              selection</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DTEN</td>
<td>DTEN</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DCOUNT</h5>
								(displayName:<strong>DCOUNT</strong>) : data counter register<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATACOUNT</td>
<td>Data count value</td>
<td>0</td>
<td>25</td>
</tr>
</table>
</li>
<li>
<h5>STA</h5>
								(displayName:<strong>STA</strong>) : status register<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CEATAEND</td>
<td>CE-ATA command completion signal
              received for CMD61</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>SDIOIT</td>
<td>SDIO interrupt received</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>RXDAVL</td>
<td>Data available in receive
              FIFO</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXDAVL</td>
<td>Data available in transmit
              FIFO</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>RXFIFOE</td>
<td>Receive FIFO empty</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOE</td>
<td>Transmit FIFO empty</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>RXFIFOF</td>
<td>Receive FIFO full</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOF</td>
<td>Transmit FIFO full</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>RXFIFOHF</td>
<td>Receive FIFO half full: there are at
              least 8 words in the FIFO</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOHE</td>
<td>Transmit FIFO half empty: at least 8
              words can be written into the FIFO</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>RXACT</td>
<td>Data receive in progress</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>TXACT</td>
<td>Data transmit in progress</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CMDACT</td>
<td>Command transfer in
              progress</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>DBCKEND</td>
<td>Data block sent/received (CRC check
              passed)</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>STBITERR</td>
<td>Start bit not detected on all data
              signals in wide bus mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DATAEND</td>
<td>Data end (data counter, SDIDCOUNT, is
              zero)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CMDSENT</td>
<td>Command sent (no response
              required)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CMDREND</td>
<td>Command response received (CRC check
              passed)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RXOVERR</td>
<td>Received FIFO overrun
              error</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXUNDERR</td>
<td>Transmit FIFO underrun
              error</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>DTIMEOUT</td>
<td>Data timeout</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CTIMEOUT</td>
<td>Command response timeout</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DCRCFAIL</td>
<td>Data block sent/received (CRC check
              failed)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CCRCFAIL</td>
<td>Command response received (CRC check
              failed)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ICR</h5>
								(displayName:<strong>ICR</strong>) : interrupt clear register<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CEATAENDC</td>
<td>CEATAEND flag clear bit</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>SDIOITC</td>
<td>SDIOIT flag clear bit</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>DBCKENDC</td>
<td>DBCKEND flag clear bit</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>STBITERRC</td>
<td>STBITERR flag clear bit</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DATAENDC</td>
<td>DATAEND flag clear bit</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CMDSENTC</td>
<td>CMDSENT flag clear bit</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CMDRENDC</td>
<td>CMDREND flag clear bit</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RXOVERRC</td>
<td>RXOVERR flag clear bit</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXUNDERRC</td>
<td>TXUNDERR flag clear bit</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>DTIMEOUTC</td>
<td>DTIMEOUT flag clear bit</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CTIMEOUTC</td>
<td>CTIMEOUT flag clear bit</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DCRCFAILC</td>
<td>DCRCFAIL flag clear bit</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CCRCFAILC</td>
<td>CCRCFAIL flag clear bit</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MASK</h5>
								(displayName:<strong>MASK</strong>) : mask register<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CEATAENDIE</td>
<td>CE-ATA command completion signal
              received interrupt enable</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>SDIOITIE</td>
<td>SDIO mode interrupt received interrupt
              enable</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>RXDAVLIE</td>
<td>Data available in Rx FIFO interrupt
              enable</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXDAVLIE</td>
<td>Data available in Tx FIFO interrupt
              enable</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>RXFIFOEIE</td>
<td>Rx FIFO empty interrupt
              enable</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOEIE</td>
<td>Tx FIFO empty interrupt
              enable</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>RXFIFOFIE</td>
<td>Rx FIFO full interrupt
              enable</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOFIE</td>
<td>Tx FIFO full interrupt
              enable</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>RXFIFOHFIE</td>
<td>Rx FIFO half full interrupt
              enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOHEIE</td>
<td>Tx FIFO half empty interrupt
              enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>RXACTIE</td>
<td>Data receive acting interrupt
              enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>TXACTIE</td>
<td>Data transmit acting interrupt
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CMDACTIE</td>
<td>Command acting interrupt
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>DBCKENDIE</td>
<td>Data block end interrupt
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>STBITERRIE</td>
<td>Start bit error interrupt
              enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DATAENDIE</td>
<td>Data end interrupt enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CMDSENTIE</td>
<td>Command sent interrupt
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CMDRENDIE</td>
<td>Command response received interrupt
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RXOVERRIE</td>
<td>Rx FIFO overrun error interrupt
              enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXUNDERRIE</td>
<td>Tx FIFO underrun error interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>DTIMEOUTIE</td>
<td>Data timeout interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CTIMEOUTIE</td>
<td>Command timeout interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DCRCFAILIE</td>
<td>Data CRC fail interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CCRCFAILIE</td>
<td>Command CRC fail interrupt
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FIFOCNT</h5>
								(displayName:<strong>FIFOCNT</strong>) : FIFO counter register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FIFOCOUNT</td>
<td>Remaining number of words to be written
              to or read from the FIFO.</td>
<td>0</td>
<td>24</td>
</tr>
</table>
</li>
<li>
<h5>FIFO</h5>
								(displayName:<strong>FIFO</strong>) : data FIFO register<strong> addressOffset: </strong>0x80<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FIFOData</td>
<td>Receive and transmit FIFO
              data</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>ADC1:</h3>Analog-to-digital converter<ol>
<li><h4>groupName : ADC</h4></li>
<li><h4>baseAddress : 0x40012000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x51 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>ADC</strong>:ADC1, ADC2 and ADC3 global interrupts<strong> value:</strong>18</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OVR</td>
<td>Overrun</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>STRT</td>
<td>Regular channel start flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>JSTRT</td>
<td>Injected channel start
              flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>JEOC</td>
<td>Injected channel end of
              conversion</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>EOC</td>
<td>Regular channel end of
              conversion</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AWD</td>
<td>Analog watchdog flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OVRIE</td>
<td>Overrun interrupt enable</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>RES</td>
<td>Resolution</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>AWDEN</td>
<td>Analog watchdog enable on regular
              channels</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>JAWDEN</td>
<td>Analog watchdog enable on injected
              channels</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>DISCNUM</td>
<td>Discontinuous mode channel
              count</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>JDISCEN</td>
<td>Discontinuous mode on injected
              channels</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>DISCEN</td>
<td>Discontinuous mode on regular
              channels</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>JAUTO</td>
<td>Automatic injected group
              conversion</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>AWDSGL</td>
<td>Enable the watchdog on a single channel
              in scan mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>SCAN</td>
<td>Scan mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>JEOCIE</td>
<td>Interrupt enable for injected
              channels</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>AWDIE</td>
<td>Analog watchdog interrupt
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>EOCIE</td>
<td>Interrupt enable for EOC</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>AWDCH</td>
<td>Analog watchdog channel select
              bits</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SWSTART</td>
<td>Start conversion of regular
              channels</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EXTEN</td>
<td>External trigger enable for regular
              channels</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>EXTSEL</td>
<td>External event select for regular
              group</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>JSWSTART</td>
<td>Start conversion of injected
              channels</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>JEXTEN</td>
<td>External trigger enable for injected
              channels</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>JEXTSEL</td>
<td>External event select for injected
              group</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>ALIGN</td>
<td>Data alignment</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>EOCS</td>
<td>End of conversion
              selection</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>DDS</td>
<td>DMA disable selection (for single ADC
              mode)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DMA</td>
<td>Direct memory access mode (for single
              ADC mode)</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CONT</td>
<td>Continuous conversion</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADON</td>
<td>A/D Converter ON / OFF</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SMPR1</h5>
								(displayName:<strong>SMPR1</strong>) : sample time register 1<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SMPx_x</td>
<td>Sample time bits</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>SMPR2</h5>
								(displayName:<strong>SMPR2</strong>) : sample time register 2<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SMPx_x</td>
<td>Sample time bits</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>JOFR1</h5>
								(displayName:<strong>JOFR1</strong>) : injected channel data offset register
          x<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JOFFSET1</td>
<td>Data offset for injected channel
              x</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>JOFR2</h5>
								(displayName:<strong>JOFR2</strong>) : injected channel data offset register
          x<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JOFFSET2</td>
<td>Data offset for injected channel
              x</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>JOFR3</h5>
								(displayName:<strong>JOFR3</strong>) : injected channel data offset register
          x<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JOFFSET3</td>
<td>Data offset for injected channel
              x</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>JOFR4</h5>
								(displayName:<strong>JOFR4</strong>) : injected channel data offset register
          x<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JOFFSET4</td>
<td>Data offset for injected channel
              x</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>HTR</h5>
								(displayName:<strong>HTR</strong>) : watchdog higher threshold
          register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000FFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HT</td>
<td>Analog watchdog higher
              threshold</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>LTR</h5>
								(displayName:<strong>LTR</strong>) : watchdog lower threshold
          register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LT</td>
<td>Analog watchdog lower
              threshold</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>SQR1</h5>
								(displayName:<strong>SQR1</strong>) : regular sequence register 1<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>L</td>
<td>Regular channel sequence
              length</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>SQ16</td>
<td>16th conversion in regular
              sequence</td>
<td>15</td>
<td>5</td>
</tr>
<tr>
<td>SQ15</td>
<td>15th conversion in regular
              sequence</td>
<td>10</td>
<td>5</td>
</tr>
<tr>
<td>SQ14</td>
<td>14th conversion in regular
              sequence</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>SQ13</td>
<td>13th conversion in regular
              sequence</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>SQR2</h5>
								(displayName:<strong>SQR2</strong>) : regular sequence register 2<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SQ12</td>
<td>12th conversion in regular
              sequence</td>
<td>25</td>
<td>5</td>
</tr>
<tr>
<td>SQ11</td>
<td>11th conversion in regular
              sequence</td>
<td>20</td>
<td>5</td>
</tr>
<tr>
<td>SQ10</td>
<td>10th conversion in regular
              sequence</td>
<td>15</td>
<td>5</td>
</tr>
<tr>
<td>SQ9</td>
<td>9th conversion in regular
              sequence</td>
<td>10</td>
<td>5</td>
</tr>
<tr>
<td>SQ8</td>
<td>8th conversion in regular
              sequence</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>SQ7</td>
<td>7th conversion in regular
              sequence</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>SQR3</h5>
								(displayName:<strong>SQR3</strong>) : regular sequence register 3<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SQ6</td>
<td>6th conversion in regular
              sequence</td>
<td>25</td>
<td>5</td>
</tr>
<tr>
<td>SQ5</td>
<td>5th conversion in regular
              sequence</td>
<td>20</td>
<td>5</td>
</tr>
<tr>
<td>SQ4</td>
<td>4th conversion in regular
              sequence</td>
<td>15</td>
<td>5</td>
</tr>
<tr>
<td>SQ3</td>
<td>3rd conversion in regular
              sequence</td>
<td>10</td>
<td>5</td>
</tr>
<tr>
<td>SQ2</td>
<td>2nd conversion in regular
              sequence</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>SQ1</td>
<td>1st conversion in regular
              sequence</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>JSQR</h5>
								(displayName:<strong>JSQR</strong>) : injected sequence register<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JL</td>
<td>Injected sequence length</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>JSQ4</td>
<td>4th conversion in injected
              sequence</td>
<td>15</td>
<td>5</td>
</tr>
<tr>
<td>JSQ3</td>
<td>3rd conversion in injected
              sequence</td>
<td>10</td>
<td>5</td>
</tr>
<tr>
<td>JSQ2</td>
<td>2nd conversion in injected
              sequence</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>JSQ1</td>
<td>1st conversion in injected
              sequence</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>JDR1</h5>
								(displayName:<strong>JDR1</strong>) : injected data register x<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JDATA</td>
<td>Injected data</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>JDR2</h5>
								(displayName:<strong>JDR2</strong>) : injected data register x<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JDATA</td>
<td>Injected data</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>JDR3</h5>
								(displayName:<strong>JDR3</strong>) : injected data register x<strong> addressOffset: </strong>0x44<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JDATA</td>
<td>Injected data</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>JDR4</h5>
								(displayName:<strong>JDR4</strong>) : injected data register x<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>JDATA</td>
<td>Injected data</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : regular data register<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA</td>
<td>Regular data</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>ADC2:</h3>derivedFromADC1<ol><li><h4>baseAddress : 0x40012100</h4></li></ol>
</li>
<li>
<h3>ADC3:</h3>derivedFromADC1<ol><li><h4>baseAddress : 0x40012200</h4></li></ol>
</li>
<li>
<h3>USART6:</h3>Universal synchronous asynchronous receiver
      transmitter<ol>
<li><h4>groupName : USART</h4></li>
<li><h4>baseAddress : 0x40011400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>USART6</strong>:USART6 global interrupt<strong> value:</strong>71</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : Status register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00C00000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CTS</td>
<td>CTS flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>LBD</td>
<td>LIN break detection flag</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TXE</td>
<td>Transmit data register
              empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TC</td>
<td>Transmission complete</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RXNE</td>
<td>Read data register not
              empty</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IDLE</td>
<td>IDLE line detected</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ORE</td>
<td>Overrun error</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NF</td>
<td>Noise detected flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FE</td>
<td>Framing error</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PE</td>
<td>Parity error</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : Data register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DR</td>
<td>Data value</td>
<td>0</td>
<td>9</td>
</tr>
</table>
</li>
<li>
<h5>BRR</h5>
								(displayName:<strong>BRR</strong>) : Baud rate register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DIV_Mantissa</td>
<td>mantissa of USARTDIV</td>
<td>4</td>
<td>12</td>
</tr>
<tr>
<td>DIV_Fraction</td>
<td>fraction of USARTDIV</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : Control register 1<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OVER8</td>
<td>Oversampling mode</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>UE</td>
<td>USART enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>M</td>
<td>Word length</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>WAKE</td>
<td>Wakeup method</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>PCE</td>
<td>Parity control enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PS</td>
<td>Parity selection</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PEIE</td>
<td>PE interrupt enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TXEIE</td>
<td>TXE interrupt enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transmission complete interrupt
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RXNEIE</td>
<td>RXNE interrupt enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IDLEIE</td>
<td>IDLE interrupt enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TE</td>
<td>Transmitter enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RE</td>
<td>Receiver enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RWU</td>
<td>Receiver wakeup</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SBK</td>
<td>Send break</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : Control register 2<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LINEN</td>
<td>LIN mode enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>STOP</td>
<td>STOP bits</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>CLKEN</td>
<td>Clock enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CPOL</td>
<td>Clock polarity</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CPHA</td>
<td>Clock phase</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>LBCL</td>
<td>Last bit clock pulse</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>LBDIE</td>
<td>LIN break detection interrupt
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>LBDL</td>
<td>lin break detection length</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ADD</td>
<td>Address of the USART node</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>CR3</h5>
								(displayName:<strong>CR3</strong>) : Control register 3<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ONEBIT</td>
<td>One sample bit method
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CTSIE</td>
<td>CTS interrupt enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CTSE</td>
<td>CTS enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>RTSE</td>
<td>RTS enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DMAT</td>
<td>DMA enable transmitter</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>DMAR</td>
<td>DMA enable receiver</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>SCEN</td>
<td>Smartcard mode enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NACK</td>
<td>Smartcard NACK enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>HDSEL</td>
<td>Half-duplex selection</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IRLP</td>
<td>IrDA low-power</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IREN</td>
<td>IrDA mode enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EIE</td>
<td>Error interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>GTPR</h5>
								(displayName:<strong>GTPR</strong>) : Guard time and prescaler
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>GT</td>
<td>Guard time value</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>USART1:</h3>derivedFromUSART6<ol>
<li><h4>baseAddress : 0x40011000</h4></li>
<li>
<h4>interrupt : </h4>
<strong>USART1</strong>:USART1 global interrupt<strong> value:</strong>37</li>
</ol>
</li>
<li>
<h3>USART2:</h3>derivedFromUSART6<ol>
<li><h4>baseAddress : 0x40004400</h4></li>
<li>
<h4>interrupt : </h4>
<strong>USART2</strong>:USART2 global interrupt<strong> value:</strong>38</li>
</ol>
</li>
<li>
<h3>USART3:</h3>derivedFromUSART6<ol>
<li><h4>baseAddress : 0x40004800</h4></li>
<li>
<h4>interrupt : </h4>
<strong>USART3</strong>:USART3 global interrupt<strong> value:</strong>39</li>
</ol>
</li>
<li>
<h3>DAC:</h3>Digital-to-analog converter<ol>
<li><h4>groupName : DAC</h4></li>
<li><h4>baseAddress : 0x40007400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM6_DAC</strong>:TIM6 global interrupt, DAC1 and DAC2 underrun
        error interrupt<strong> value:</strong>54</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAUDRIE2</td>
<td>DAC channel2 DMA underrun interrupt
              enable</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>DMAEN2</td>
<td>DAC channel2 DMA enable</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>MAMP2</td>
<td>DAC channel2 mask/amplitude
              selector</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>WAVE2</td>
<td>DAC channel2 noise/triangle wave
              generation enable</td>
<td>22</td>
<td>2</td>
</tr>
<tr>
<td>TSEL2</td>
<td>DAC channel2 trigger
              selection</td>
<td>19</td>
<td>3</td>
</tr>
<tr>
<td>TEN2</td>
<td>DAC channel2 trigger
              enable</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>BOFF2</td>
<td>DAC channel2 output buffer
              disable</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EN2</td>
<td>DAC channel2 enable</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>DMAUDRIE1</td>
<td>DAC channel1 DMA Underrun Interrupt
              enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>DMAEN1</td>
<td>DAC channel1 DMA enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>MAMP1</td>
<td>DAC channel1 mask/amplitude
              selector</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>WAVE1</td>
<td>DAC channel1 noise/triangle wave
              generation enable</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>TSEL1</td>
<td>DAC channel1 trigger
              selection</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>TEN1</td>
<td>DAC channel1 trigger
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>BOFF1</td>
<td>DAC channel1 output buffer
              disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN1</td>
<td>DAC channel1 enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SWTRIGR</h5>
								(displayName:<strong>SWTRIGR</strong>) : software trigger register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SWTRIG2</td>
<td>DAC channel2 software
              trigger</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SWTRIG1</td>
<td>DAC channel1 software
              trigger</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DHR12R1</h5>
								(displayName:<strong>DHR12R1</strong>) : channel1 12-bit right-aligned data holding
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC1DHR</td>
<td>DAC channel1 12-bit right-aligned
              data</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DHR12L1</h5>
								(displayName:<strong>DHR12L1</strong>) : channel1 12-bit left aligned data holding
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC1DHR</td>
<td>DAC channel1 12-bit left-aligned
              data</td>
<td>4</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DHR8R1</h5>
								(displayName:<strong>DHR8R1</strong>) : channel1 8-bit right aligned data holding
          register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC1DHR</td>
<td>DAC channel1 8-bit right-aligned
              data</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>DHR12R2</h5>
								(displayName:<strong>DHR12R2</strong>) : channel2 12-bit right aligned data holding
          register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC2DHR</td>
<td>DAC channel2 12-bit right-aligned
              data</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DHR12L2</h5>
								(displayName:<strong>DHR12L2</strong>) : channel2 12-bit left aligned data holding
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC2DHR</td>
<td>DAC channel2 12-bit left-aligned
              data</td>
<td>4</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DHR8R2</h5>
								(displayName:<strong>DHR8R2</strong>) : channel2 8-bit right-aligned data holding
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC2DHR</td>
<td>DAC channel2 8-bit right-aligned
              data</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>DHR12RD</h5>
								(displayName:<strong>DHR12RD</strong>) : Dual DAC 12-bit right-aligned data holding
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC2DHR</td>
<td>DAC channel2 12-bit right-aligned
              data</td>
<td>16</td>
<td>12</td>
</tr>
<tr>
<td>DACC1DHR</td>
<td>DAC channel1 12-bit right-aligned
              data</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DHR12LD</h5>
								(displayName:<strong>DHR12LD</strong>) : DUAL DAC 12-bit left aligned data holding
          register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC2DHR</td>
<td>DAC channel2 12-bit left-aligned
              data</td>
<td>20</td>
<td>12</td>
</tr>
<tr>
<td>DACC1DHR</td>
<td>DAC channel1 12-bit left-aligned
              data</td>
<td>4</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DHR8RD</h5>
								(displayName:<strong>DHR8RD</strong>) : DUAL DAC 8-bit right aligned data holding
          register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC2DHR</td>
<td>DAC channel2 8-bit right-aligned
              data</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DACC1DHR</td>
<td>DAC channel1 8-bit right-aligned
              data</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>DOR1</h5>
								(displayName:<strong>DOR1</strong>) : channel1 data output register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC1DOR</td>
<td>DAC channel1 data output</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DOR2</h5>
								(displayName:<strong>DOR2</strong>) : channel2 data output register<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DACC2DOR</td>
<td>DAC channel2 data output</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAUDR2</td>
<td>DAC channel2 DMA underrun
              flag</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>DMAUDR1</td>
<td>DAC channel1 DMA underrun
              flag</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>PWR:</h3>Power control<ol>
<li><h4>groupName : PWR</h4></li>
<li><h4>baseAddress : 0x40007000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>PVD</strong>:PVD through EXTI line detection
        interrupt<strong> value:</strong>1</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : power control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FPDS</td>
<td>Flash power down in Stop
              mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DBP</td>
<td>Disable backup domain write
              protection</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>PLS</td>
<td>PVD level selection</td>
<td>5</td>
<td>3</td>
</tr>
<tr>
<td>PVDE</td>
<td>Power voltage detector
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CSBF</td>
<td>Clear standby flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CWUF</td>
<td>Clear wakeup flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PDDS</td>
<td>Power down deepsleep</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LPDS</td>
<td>Low-power deep sleep</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CSR</h5>
								(displayName:<strong>CSR</strong>) : power control/status register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>WUF</td>
<td>Wakeup flag</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>SBF</td>
<td>Standby flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PVDO</td>
<td>PVD output</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>BRR</td>
<td>Backup regulator ready</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EWUP</td>
<td>Enable WKUP pin</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BRE</td>
<td>Backup regulator enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>VOSRDY</td>
<td>Regulator voltage scaling output
              selection ready bit</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>I2C3:</h3>Inter-integrated circuit<ol>
<li><h4>groupName : I2C</h4></li>
<li><h4>baseAddress : 0x40005C00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>I2C3_EV</strong>:I2C3 event interrupt<strong> value:</strong>72</li>
<li>
<h4>interrupt : </h4>
<strong>I2C3_ER</strong>:I2C3 error interrupt<strong> value:</strong>73</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : Control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SWRST</td>
<td>Software reset</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ALERT</td>
<td>SMBus alert</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>PEC</td>
<td>Packet error checking</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>POS</td>
<td>Acknowledge/PEC Position (for data
              reception)</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>Acknowledge enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>STOP</td>
<td>Stop generation</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>START</td>
<td>Start generation</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>NOSTRETCH</td>
<td>Clock stretching disable (Slave
              mode)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ENGC</td>
<td>General call enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ENPEC</td>
<td>PEC enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ENARP</td>
<td>ARP enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>SMBTYPE</td>
<td>SMBus type</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>SMBUS</td>
<td>SMBus mode</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PE</td>
<td>Peripheral enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : Control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LAST</td>
<td>DMA last transfer</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>DMAEN</td>
<td>DMA requests enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ITBUFEN</td>
<td>Buffer interrupt enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ITEVTEN</td>
<td>Event interrupt enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ITERREN</td>
<td>Error interrupt enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FREQ</td>
<td>Peripheral clock frequency</td>
<td>0</td>
<td>6</td>
</tr>
</table>
</li>
<li>
<h5>OAR1</h5>
								(displayName:<strong>OAR1</strong>) : Own address register 1<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ADDMODE</td>
<td>Addressing mode (slave
              mode)</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ADD10</td>
<td>Interface address</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ADD7</td>
<td>Interface address</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>ADD0</td>
<td>Interface address</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OAR2</h5>
								(displayName:<strong>OAR2</strong>) : Own address register 2<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ADD2</td>
<td>Interface address</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>ENDUAL</td>
<td>Dual addressing mode
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : Data register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DR</td>
<td>8-bit data register</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>SR1</h5>
								(displayName:<strong>SR1</strong>) : Status register 1<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SMBALERT</td>
<td>SMBus alert</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TIMEOUT</td>
<td>Timeout or Tlow error</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>PECERR</td>
<td>PEC Error in reception</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>OVR</td>
<td>Overrun/Underrun</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>AF</td>
<td>Acknowledge failure</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ARLO</td>
<td>Arbitration lost (master
              mode)</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Bus error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TxE</td>
<td>Data register empty
              (transmitters)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RxNE</td>
<td>Data register not empty
              (receivers)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>STOPF</td>
<td>Stop detection (slave
              mode)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ADD10</td>
<td>10-bit header sent (Master
              mode)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>BTF</td>
<td>Byte transfer finished</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ADDR</td>
<td>Address sent (master mode)/matched
              (slave mode)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SB</td>
<td>Start bit (Master mode)</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR2</h5>
								(displayName:<strong>SR2</strong>) : Status register 2<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PEC</td>
<td>acket error checking
              register</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DUALF</td>
<td>Dual flag (Slave mode)</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>SMBHOST</td>
<td>SMBus host header (Slave
              mode)</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>SMBDEFAULT</td>
<td>SMBus device default address (Slave
              mode)</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GENCALL</td>
<td>General call address (Slave
              mode)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TRA</td>
<td>Transmitter/receiver</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>BUSY</td>
<td>Bus busy</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MSL</td>
<td>Master/slave</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCR</h5>
								(displayName:<strong>CCR</strong>) : Clock control register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>F_S</td>
<td>I2C master mode selection</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>DUTY</td>
<td>Fast mode duty cycle</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CCR</td>
<td>Clock control register in Fast/Standard
              mode (Master mode)</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>TRISE</h5>
								(displayName:<strong>TRISE</strong>) : TRISE register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0002<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TRISE</td>
<td>Maximum rise time in Fast/Standard mode
              (Master mode)</td>
<td>0</td>
<td>6</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>I2C2:</h3>derivedFromI2C3<ol>
<li><h4>baseAddress : 0x40005800</h4></li>
<li>
<h4>interrupt : </h4>
<strong>I2C2_EV</strong>:I2C2 event interrupt<strong> value:</strong>33</li>
<li>
<h4>interrupt : </h4>
<strong>I2C2_ER</strong>:I2C2 error interrupt<strong> value:</strong>34</li>
</ol>
</li>
<li>
<h3>I2C1:</h3>derivedFromI2C3<ol>
<li><h4>baseAddress : 0x40005400</h4></li>
<li>
<h4>interrupt : </h4>
<strong>I2C1_EV</strong>:I2C1 event interrupt<strong> value:</strong>31</li>
<li>
<h4>interrupt : </h4>
<strong>I2C1_ER</strong>:I2C1 error interrupt<strong> value:</strong>32</li>
</ol>
</li>
<li>
<h3>IWDG:</h3>Independent watchdog<ol>
<li><h4>groupName : IWDG</h4></li>
<li><h4>baseAddress : 0x40003000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>KR</h5>
								(displayName:<strong>KR</strong>) : Key register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>KEY</td>
<td>Key value (write only, read
              0000h)</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PR</h5>
								(displayName:<strong>PR</strong>) : Prescaler register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PR</td>
<td>Prescaler divider</td>
<td>0</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>RLR</h5>
								(displayName:<strong>RLR</strong>) : Reload register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000FFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RL</td>
<td>Watchdog counter reload
              value</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : Status register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RVU</td>
<td>Watchdog counter reload value
              update</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PVU</td>
<td>Watchdog prescaler value
              update</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>WWDG:</h3>Window watchdog<ol>
<li><h4>groupName : WWDG</h4></li>
<li><h4>baseAddress : 0x40002C00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>WWDG</strong>:Window Watchdog interrupt<strong> value:</strong>0</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : Control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x7F<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>WDGA</td>
<td>Activation bit</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>T</td>
<td>7-bit counter (MSB to LSB)</td>
<td>0</td>
<td>7</td>
</tr>
</table>
</li>
<li>
<h5>CFR</h5>
								(displayName:<strong>CFR</strong>) : Configuration register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x7F<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EWI</td>
<td>Early wakeup interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>WDGTB1</td>
<td>Timer base</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>WDGTB0</td>
<td>Timer base</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>W</td>
<td>7-bit window value</td>
<td>0</td>
<td>7</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : Status register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EWIF</td>
<td>Early wakeup interrupt
              flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>RTC:</h3>Real-time clock<ol>
<li><h4>groupName : RTC</h4></li>
<li><h4>baseAddress : 0x40002800</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>RTC_WKUP</strong>:RTC Wakeup interrupt through the EXTI
        line<strong> value:</strong>3</li>
<li>
<h4>interrupt : </h4>
<strong>RTC_Alarm</strong>:RTC Alarms (A and B) through EXTI line
        interrupt<strong> value:</strong>41</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>TR</h5>
								(displayName:<strong>TR</strong>) : time register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PM</td>
<td>AM/PM notation</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>HT</td>
<td>Hour tens in BCD format</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>HU</td>
<td>Hour units in BCD format</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>MNT</td>
<td>Minute tens in BCD format</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>MNU</td>
<td>Minute units in BCD format</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>ST</td>
<td>Second tens in BCD format</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SU</td>
<td>Second units in BCD format</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : date register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00002101<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>YT</td>
<td>Year tens in BCD format</td>
<td>20</td>
<td>4</td>
</tr>
<tr>
<td>YU</td>
<td>Year units in BCD format</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>WDU</td>
<td>Week day units</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>MT</td>
<td>Month tens in BCD format</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>MU</td>
<td>Month units in BCD format</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>DT</td>
<td>Date tens in BCD format</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>DU</td>
<td>Date units in BCD format</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : control register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>COE</td>
<td>Calibration output enable</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>OSEL</td>
<td>Output selection</td>
<td>21</td>
<td>2</td>
</tr>
<tr>
<td>POL</td>
<td>Output polarity</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>BKP</td>
<td>Backup</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>SUB1H</td>
<td>Subtract 1 hour (winter time
              change)</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>ADD1H</td>
<td>Add 1 hour (summer time
              change)</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>TSIE</td>
<td>Time-stamp interrupt
              enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>WUTIE</td>
<td>Wakeup timer interrupt
              enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ALRBIE</td>
<td>Alarm B interrupt enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ALRAIE</td>
<td>Alarm A interrupt enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>TSE</td>
<td>Time stamp enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>WUTE</td>
<td>Wakeup timer enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ALRBE</td>
<td>Alarm B enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ALRAE</td>
<td>Alarm A enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DCE</td>
<td>Coarse digital calibration
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FMT</td>
<td>Hour format</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>REFCKON</td>
<td>Reference clock detection enable (50 or
              60 Hz)</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TSEDGE</td>
<td>Time-stamp event active
              edge</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>WCKSEL</td>
<td>Wakeup clock selection</td>
<td>0</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>ISR</h5>
								(displayName:<strong>ISR</strong>) : initialization and status
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000007<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ALRAWF</td>
<td>Alarm A write flag</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>ALRBWF</td>
<td>Alarm B write flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>WUTWF</td>
<td>Wakeup timer write flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SHPF</td>
<td>Shift operation pending</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>INITS</td>
<td>Initialization status flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>RSF</td>
<td>Registers synchronization
              flag</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>INITF</td>
<td>Initialization flag</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>INIT</td>
<td>Initialization mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ALRAF</td>
<td>Alarm A flag</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>ALRBF</td>
<td>Alarm B flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>WUTF</td>
<td>Wakeup timer flag</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>TSF</td>
<td>Time-stamp flag</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>TSOVF</td>
<td>Time-stamp overflow flag</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>TAMP1F</td>
<td>Tamper detection flag</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>TAMP2F</td>
<td>TAMPER2 detection flag</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>RECALPF</td>
<td>Recalibration pending Flag</td>
<td>16</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PRER</h5>
								(displayName:<strong>PRER</strong>) : prescaler register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x007F00FF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PREDIV_A</td>
<td>Asynchronous prescaler
              factor</td>
<td>16</td>
<td>7</td>
</tr>
<tr>
<td>PREDIV_S</td>
<td>Synchronous prescaler
              factor</td>
<td>0</td>
<td>15</td>
</tr>
</table>
</li>
<li>
<h5>WUTR</h5>
								(displayName:<strong>WUTR</strong>) : wakeup timer register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000FFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>WUT</td>
<td>Wakeup auto-reload value
              bits</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CALIBR</h5>
								(displayName:<strong>CALIBR</strong>) : calibration register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DCS</td>
<td>Digital calibration sign</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>DC</td>
<td>Digital calibration</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>ALRMAR</h5>
								(displayName:<strong>ALRMAR</strong>) : alarm A register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MSK4</td>
<td>Alarm A date mask</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>WDSEL</td>
<td>Week day selection</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>DT</td>
<td>Date tens in BCD format</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>DU</td>
<td>Date units or day in BCD
              format</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>MSK3</td>
<td>Alarm A hours mask</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>PM</td>
<td>AM/PM notation</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>HT</td>
<td>Hour tens in BCD format</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>HU</td>
<td>Hour units in BCD format</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>MSK2</td>
<td>Alarm A minutes mask</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MNT</td>
<td>Minute tens in BCD format</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>MNU</td>
<td>Minute units in BCD format</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>MSK1</td>
<td>Alarm A seconds mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ST</td>
<td>Second tens in BCD format</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SU</td>
<td>Second units in BCD format</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>ALRMBR</h5>
								(displayName:<strong>ALRMBR</strong>) : alarm B register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MSK4</td>
<td>Alarm B date mask</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>WDSEL</td>
<td>Week day selection</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>DT</td>
<td>Date tens in BCD format</td>
<td>28</td>
<td>2</td>
</tr>
<tr>
<td>DU</td>
<td>Date units or day in BCD
              format</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>MSK3</td>
<td>Alarm B hours mask</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>PM</td>
<td>AM/PM notation</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>HT</td>
<td>Hour tens in BCD format</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>HU</td>
<td>Hour units in BCD format</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>MSK2</td>
<td>Alarm B minutes mask</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MNT</td>
<td>Minute tens in BCD format</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>MNU</td>
<td>Minute units in BCD format</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>MSK1</td>
<td>Alarm B seconds mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ST</td>
<td>Second tens in BCD format</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SU</td>
<td>Second units in BCD format</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>WPR</h5>
								(displayName:<strong>WPR</strong>) : write protection register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>KEY</td>
<td>Write protection key</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>SSR</h5>
								(displayName:<strong>SSR</strong>) : sub second register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SS</td>
<td>Sub second value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>SHIFTR</h5>
								(displayName:<strong>SHIFTR</strong>) : shift control register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ADD1S</td>
<td>Add one second</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>SUBFS</td>
<td>Subtract a fraction of a
              second</td>
<td>0</td>
<td>15</td>
</tr>
</table>
</li>
<li>
<h5>TSTR</h5>
								(displayName:<strong>TSTR</strong>) : time stamp time register<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ALARMOUTTYPE</td>
<td>AFO_ALARM output type</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TSINSEL</td>
<td>TIMESTAMP mapping</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TAMP1INSEL</td>
<td>TAMPER1 mapping</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>TAMPIE</td>
<td>Tamper interrupt enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TAMP1TRG</td>
<td>Active level for tamper 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TAMP1E</td>
<td>Tamper 1 detection enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>TSDR</h5>
								(displayName:<strong>TSDR</strong>) : time stamp date register<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>WDU</td>
<td>Week day units</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>MT</td>
<td>Month tens in BCD format</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>MU</td>
<td>Month units in BCD format</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>DT</td>
<td>Date tens in BCD format</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>DU</td>
<td>Date units in BCD format</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>TSSSR</h5>
								(displayName:<strong>TSSSR</strong>) : timestamp sub second register<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SS</td>
<td>Sub second value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CALR</h5>
								(displayName:<strong>CALR</strong>) : calibration register<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CALP</td>
<td>Increase frequency of RTC by 488.5
              ppm</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>CALW8</td>
<td>Use an 8-second calibration cycle
              period</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CALW16</td>
<td>Use a 16-second calibration cycle
              period</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>CALM</td>
<td>Calibration minus</td>
<td>0</td>
<td>9</td>
</tr>
</table>
</li>
<li>
<h5>TAFCR</h5>
								(displayName:<strong>TAFCR</strong>) : tamper and alternate function configuration
          register<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ALARMOUTTYPE</td>
<td>AFO_ALARM output type</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TSINSEL</td>
<td>TIMESTAMP mapping</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TAMP1INSEL</td>
<td>TAMPER1 mapping</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>TAMPPUDIS</td>
<td>TAMPER pull-up disable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TAMPPRCH</td>
<td>Tamper precharge duration</td>
<td>13</td>
<td>2</td>
</tr>
<tr>
<td>TAMPFLT</td>
<td>Tamper filter count</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>TAMPFREQ</td>
<td>Tamper sampling frequency</td>
<td>8</td>
<td>3</td>
</tr>
<tr>
<td>TAMPTS</td>
<td>Activate timestamp on tamper detection
              event</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TAMP2TRG</td>
<td>Active level for tamper 2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TAMP2E</td>
<td>Tamper 2 detection enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TAMPIE</td>
<td>Tamper interrupt enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TAMP1TRG</td>
<td>Active level for tamper 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TAMP1E</td>
<td>Tamper 1 detection enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ALRMASSR</h5>
								(displayName:<strong>ALRMASSR</strong>) : alarm A sub second register<strong> addressOffset: </strong>0x44<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MASKSS</td>
<td>Mask the most-significant bits starting
              at this bit</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>SS</td>
<td>Sub seconds value</td>
<td>0</td>
<td>15</td>
</tr>
</table>
</li>
<li>
<h5>ALRMBSSR</h5>
								(displayName:<strong>ALRMBSSR</strong>) : alarm B sub second register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MASKSS</td>
<td>Mask the most-significant bits starting
              at this bit</td>
<td>24</td>
<td>4</td>
</tr>
<tr>
<td>SS</td>
<td>Sub seconds value</td>
<td>0</td>
<td>15</td>
</tr>
</table>
</li>
<li>
<h5>BKP0R</h5>
								(displayName:<strong>BKP0R</strong>) : backup register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP1R</h5>
								(displayName:<strong>BKP1R</strong>) : backup register<strong> addressOffset: </strong>0x54<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP2R</h5>
								(displayName:<strong>BKP2R</strong>) : backup register<strong> addressOffset: </strong>0x58<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP3R</h5>
								(displayName:<strong>BKP3R</strong>) : backup register<strong> addressOffset: </strong>0x5C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP4R</h5>
								(displayName:<strong>BKP4R</strong>) : backup register<strong> addressOffset: </strong>0x60<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP5R</h5>
								(displayName:<strong>BKP5R</strong>) : backup register<strong> addressOffset: </strong>0x64<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP6R</h5>
								(displayName:<strong>BKP6R</strong>) : backup register<strong> addressOffset: </strong>0x68<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP7R</h5>
								(displayName:<strong>BKP7R</strong>) : backup register<strong> addressOffset: </strong>0x6C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP8R</h5>
								(displayName:<strong>BKP8R</strong>) : backup register<strong> addressOffset: </strong>0x70<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP9R</h5>
								(displayName:<strong>BKP9R</strong>) : backup register<strong> addressOffset: </strong>0x74<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP10R</h5>
								(displayName:<strong>BKP10R</strong>) : backup register<strong> addressOffset: </strong>0x78<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP11R</h5>
								(displayName:<strong>BKP11R</strong>) : backup register<strong> addressOffset: </strong>0x7C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP12R</h5>
								(displayName:<strong>BKP12R</strong>) : backup register<strong> addressOffset: </strong>0x80<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP13R</h5>
								(displayName:<strong>BKP13R</strong>) : backup register<strong> addressOffset: </strong>0x84<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP14R</h5>
								(displayName:<strong>BKP14R</strong>) : backup register<strong> addressOffset: </strong>0x88<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP15R</h5>
								(displayName:<strong>BKP15R</strong>) : backup register<strong> addressOffset: </strong>0x8C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP16R</h5>
								(displayName:<strong>BKP16R</strong>) : backup register<strong> addressOffset: </strong>0x90<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP17R</h5>
								(displayName:<strong>BKP17R</strong>) : backup register<strong> addressOffset: </strong>0x94<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP18R</h5>
								(displayName:<strong>BKP18R</strong>) : backup register<strong> addressOffset: </strong>0x98<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>BKP19R</h5>
								(displayName:<strong>BKP19R</strong>) : backup register<strong> addressOffset: </strong>0x9C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BKP</td>
<td>BKP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>UART4:</h3>Universal synchronous asynchronous receiver
      transmitter<ol>
<li><h4>groupName : USART</h4></li>
<li><h4>baseAddress : 0x40004C00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>UART4</strong>:UART4 global interrupt<strong> value:</strong>52</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : Status register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00C00000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LBD</td>
<td>LIN break detection flag</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TXE</td>
<td>Transmit data register
              empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TC</td>
<td>Transmission complete</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RXNE</td>
<td>Read data register not
              empty</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IDLE</td>
<td>IDLE line detected</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ORE</td>
<td>Overrun error</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NF</td>
<td>Noise detected flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FE</td>
<td>Framing error</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PE</td>
<td>Parity error</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : Data register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DR</td>
<td>Data value</td>
<td>0</td>
<td>9</td>
</tr>
</table>
</li>
<li>
<h5>BRR</h5>
								(displayName:<strong>BRR</strong>) : Baud rate register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DIV_Mantissa</td>
<td>mantissa of USARTDIV</td>
<td>4</td>
<td>12</td>
</tr>
<tr>
<td>DIV_Fraction</td>
<td>fraction of USARTDIV</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : Control register 1<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OVER8</td>
<td>Oversampling mode</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>UE</td>
<td>USART enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>M</td>
<td>Word length</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>WAKE</td>
<td>Wakeup method</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>PCE</td>
<td>Parity control enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PS</td>
<td>Parity selection</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PEIE</td>
<td>PE interrupt enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TXEIE</td>
<td>TXE interrupt enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TCIE</td>
<td>Transmission complete interrupt
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RXNEIE</td>
<td>RXNE interrupt enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IDLEIE</td>
<td>IDLE interrupt enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TE</td>
<td>Transmitter enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RE</td>
<td>Receiver enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RWU</td>
<td>Receiver wakeup</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SBK</td>
<td>Send break</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : Control register 2<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LINEN</td>
<td>LIN mode enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>STOP</td>
<td>STOP bits</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>LBDIE</td>
<td>LIN break detection interrupt
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>LBDL</td>
<td>lin break detection length</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ADD</td>
<td>Address of the USART node</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>CR3</h5>
								(displayName:<strong>CR3</strong>) : Control register 3<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ONEBIT</td>
<td>One sample bit method
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>DMAT</td>
<td>DMA enable transmitter</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>DMAR</td>
<td>DMA enable receiver</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>HDSEL</td>
<td>Half-duplex selection</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IRLP</td>
<td>IrDA low-power</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IREN</td>
<td>IrDA mode enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EIE</td>
<td>Error interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>UART5:</h3>derivedFromUART4<ol>
<li><h4>baseAddress : 0x40005000</h4></li>
<li>
<h4>interrupt : </h4>
<strong>UART5</strong>:UART5 global interrupt<strong> value:</strong>53</li>
</ol>
</li>
<li>
<h3>C_ADC:</h3>Common ADC registers<ol>
<li><h4>groupName : ADC</h4></li>
<li><h4>baseAddress : 0x40012300</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CSR</h5>
								(displayName:<strong>CSR</strong>) : ADC Common status register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OVR3</td>
<td>Overrun flag of ADC3</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>STRT3</td>
<td>Regular channel Start flag of ADC
              3</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>JSTRT3</td>
<td>Injected channel Start flag of ADC
              3</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>JEOC3</td>
<td>Injected channel end of conversion of
              ADC 3</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>EOC3</td>
<td>End of conversion of ADC 3</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>AWD3</td>
<td>Analog watchdog flag of ADC
              3</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>OVR2</td>
<td>Overrun flag of ADC 2</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>STRT2</td>
<td>Regular channel Start flag of ADC
              2</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>JSTRT2</td>
<td>Injected channel Start flag of ADC
              2</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>JEOC2</td>
<td>Injected channel end of conversion of
              ADC 2</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>EOC2</td>
<td>End of conversion of ADC 2</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>AWD2</td>
<td>Analog watchdog flag of ADC
              2</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>OVR1</td>
<td>Overrun flag of ADC 1</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>STRT1</td>
<td>Regular channel Start flag of ADC
              1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>JSTRT1</td>
<td>Injected channel Start flag of ADC
              1</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>JEOC1</td>
<td>Injected channel end of conversion of
              ADC 1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>EOC1</td>
<td>End of conversion of ADC 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AWD1</td>
<td>Analog watchdog flag of ADC
              1</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCR</h5>
								(displayName:<strong>CCR</strong>) : ADC common control register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TSVREFE</td>
<td>Temperature sensor and VREFINT
              enable</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>VBATE</td>
<td>VBAT enable</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>ADCPRE</td>
<td>ADC prescaler</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>DMA</td>
<td>Direct memory access mode for multi ADC
              mode</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>DDS</td>
<td>DMA disable selection for multi-ADC
              mode</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>DELAY</td>
<td>Delay between 2 sampling
              phases</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>MULT</td>
<td>Multi ADC mode selection</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>CDR</h5>
								(displayName:<strong>CDR</strong>) : ADC common regular data register for dual
          and triple modes<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA2</td>
<td>2nd data item of a pair of regular
              conversions</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>DATA1</td>
<td>1st data item of a pair of regular
              conversions</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM1:</h3>Advanced-timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40010000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM1_BRK_TIM9</strong>:TIM1 Break interrupt and TIM9 global
        interrupt<strong> value:</strong>24</li>
<li>
<h4>interrupt : </h4>
<strong>TIM1_UP_TIM10</strong>:TIM1 Update interrupt and TIM10 global
        interrupt<strong> value:</strong>25</li>
<li>
<h4>interrupt : </h4>
<strong>TIM1_TRG_COM_TIM11</strong>:TIM1 Trigger and Commutation interrupts and
        TIM11 global interrupt<strong> value:</strong>26</li>
<li>
<h4>interrupt : </h4>
<strong>TIM1_CC</strong>:TIM1 Capture Compare interrupt<strong> value:</strong>27</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CKD</td>
<td>Clock division</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CMS</td>
<td>Center-aligned mode
              selection</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>DIR</td>
<td>Direction</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OPM</td>
<td>One-pulse mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OIS4</td>
<td>Output Idle state 4</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>OIS3N</td>
<td>Output Idle state 3</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>OIS3</td>
<td>Output Idle state 3</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>OIS2N</td>
<td>Output Idle state 2</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OIS2</td>
<td>Output Idle state 2</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>OIS1N</td>
<td>Output Idle state 1</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>OIS1</td>
<td>Output Idle state 1</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TI1S</td>
<td>TI1 selection</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>MMS</td>
<td>Master mode selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>CCDS</td>
<td>Capture/compare DMA
              selection</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CCUS</td>
<td>Capture/compare control update
              selection</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CCPC</td>
<td>Capture/compare preloaded
              control</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SMCR</h5>
								(displayName:<strong>SMCR</strong>) : slave mode control register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ETP</td>
<td>External trigger polarity</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ECE</td>
<td>External clock enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ETPS</td>
<td>External trigger prescaler</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>ETF</td>
<td>External trigger filter</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>MSM</td>
<td>Master/Slave mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TS</td>
<td>Trigger selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SMS</td>
<td>Slave mode selection</td>
<td>0</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TDE</td>
<td>Trigger DMA request enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>COMDE</td>
<td>COM DMA request enable</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>CC4DE</td>
<td>Capture/Compare 4 DMA request
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3DE</td>
<td>Capture/Compare 3 DMA request
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2DE</td>
<td>Capture/Compare 2 DMA request
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1DE</td>
<td>Capture/Compare 1 DMA request
              enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>UDE</td>
<td>Update DMA request enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TIE</td>
<td>Trigger interrupt enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4IE</td>
<td>Capture/Compare 4 interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IE</td>
<td>Capture/Compare 3 interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IE</td>
<td>Capture/Compare 2 interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IE</td>
<td>Capture/Compare 1 interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>BIE</td>
<td>Break interrupt enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>COMIE</td>
<td>COM interrupt enable</td>
<td>5</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4OF</td>
<td>Capture/Compare 4 overcapture
              flag</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3OF</td>
<td>Capture/Compare 3 overcapture
              flag</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2OF</td>
<td>Capture/compare 2 overcapture
              flag</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1OF</td>
<td>Capture/Compare 1 overcapture
              flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BIF</td>
<td>Break interrupt flag</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TIF</td>
<td>Trigger interrupt flag</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>COMIF</td>
<td>COM interrupt flag</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CC4IF</td>
<td>Capture/Compare 4 interrupt
              flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IF</td>
<td>Capture/Compare 3 interrupt
              flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IF</td>
<td>Capture/Compare 2 interrupt
              flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IF</td>
<td>Capture/compare 1 interrupt
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BG</td>
<td>Break generation</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TG</td>
<td>Trigger generation</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>COMG</td>
<td>Capture/Compare control update
              generation</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CC4G</td>
<td>Capture/compare 4
              generation</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3G</td>
<td>Capture/compare 3
              generation</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2G</td>
<td>Capture/compare 2
              generation</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1G</td>
<td>Capture/compare 1
              generation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Output</h5>
								(displayName:<strong>CCMR1_Output</strong>) : capture/compare mode register 1 (output
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC2CE</td>
<td>Output Compare 2 clear
              enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC2M</td>
<td>Output Compare 2 mode</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC2PE</td>
<td>Output Compare 2 preload
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC2FE</td>
<td>Output Compare 2 fast
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC2S</td>
<td>Capture/Compare 2
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC1CE</td>
<td>Output Compare 1 clear
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC1M</td>
<td>Output Compare 1 mode</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC1PE</td>
<td>Output Compare 1 preload
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC1FE</td>
<td>Output Compare 1 fast
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Input</h5>
								(displayName:<strong>CCMR1_Input</strong>) : capture/compare mode register 1 (input
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC2F</td>
<td>Input capture 2 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC2PCS</td>
<td>Input capture 2 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC2S</td>
<td>Capture/Compare 2
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC1F</td>
<td>Input capture 1 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ICPCS</td>
<td>Input capture 1 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Output</h5>
								(displayName:<strong>CCMR2_Output</strong>) : capture/compare mode register 2 (output
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC4CE</td>
<td>Output compare 4 clear
              enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC4M</td>
<td>Output compare 4 mode</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC4PE</td>
<td>Output compare 4 preload
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC4FE</td>
<td>Output compare 4 fast
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC4S</td>
<td>Capture/Compare 4
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC3CE</td>
<td>Output compare 3 clear
              enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC3M</td>
<td>Output compare 3 mode</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC3PE</td>
<td>Output compare 3 preload
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC3FE</td>
<td>Output compare 3 fast
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC3S</td>
<td>Capture/Compare 3
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Input</h5>
								(displayName:<strong>CCMR2_Input</strong>) : capture/compare mode register 2 (input
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC4F</td>
<td>Input capture 4 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC4PSC</td>
<td>Input capture 4 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC4S</td>
<td>Capture/Compare 4
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC3F</td>
<td>Input capture 3 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>IC3PSC</td>
<td>Input capture 3 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC3S</td>
<td>Capture/compare 3
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCER</h5>
								(displayName:<strong>CCER</strong>) : capture/compare enable
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>CC4E</td>
<td>Capture/Compare 4 output
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3NP</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC3NE</td>
<td>Capture/Compare 3 complementary output
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC3P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CC3E</td>
<td>Capture/Compare 3 output
              enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CC2NP</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CC2NE</td>
<td>Capture/Compare 2 complementary output
              enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC2P</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CC2E</td>
<td>Capture/Compare 2 output
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC1NP</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC1NE</td>
<td>Capture/Compare 1 complementary output
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1P</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CC1E</td>
<td>Capture/Compare 1 output
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT</td>
<td>counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR</td>
<td>Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR1</h5>
								(displayName:<strong>CCR1</strong>) : capture/compare register 1<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR1</td>
<td>Capture/Compare 1 value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR2</h5>
								(displayName:<strong>CCR2</strong>) : capture/compare register 2<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR2</td>
<td>Capture/Compare 2 value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR3</h5>
								(displayName:<strong>CCR3</strong>) : capture/compare register 3<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR3</td>
<td>Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR4</h5>
								(displayName:<strong>CCR4</strong>) : capture/compare register 4<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR4</td>
<td>Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DCR</h5>
								(displayName:<strong>DCR</strong>) : DMA control register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBL</td>
<td>DMA burst length</td>
<td>8</td>
<td>5</td>
</tr>
<tr>
<td>DBA</td>
<td>DMA base address</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>DMAR</h5>
								(displayName:<strong>DMAR</strong>) : DMA address for full transfer<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAB</td>
<td>DMA register for burst
              accesses</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>RCR</h5>
								(displayName:<strong>RCR</strong>) : repetition counter register<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>REP</td>
<td>Repetition counter value</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>BDTR</h5>
								(displayName:<strong>BDTR</strong>) : break and dead-time register<strong> addressOffset: </strong>0x44<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MOE</td>
<td>Main output enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>AOE</td>
<td>Automatic output enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>BKP</td>
<td>Break polarity</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>BKE</td>
<td>Break enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>OSSR</td>
<td>Off-state selection for Run
              mode</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OSSI</td>
<td>Off-state selection for Idle
              mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>LOCK</td>
<td>Lock configuration</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>DTG</td>
<td>Dead-time generator setup</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM8:</h3>derivedFromTIM1<ol>
<li><h4>baseAddress : 0x40010400</h4></li>
<li>
<h4>interrupt : </h4>
<strong>TIM8_BRK_TIM12</strong>:TIM8 Break interrupt and TIM12 global
        interrupt<strong> value:</strong>43</li>
<li>
<h4>interrupt : </h4>
<strong>TIM8_UP_TIM13</strong>:TIM8 Update interrupt and TIM13 global
        interrupt<strong> value:</strong>44</li>
<li>
<h4>interrupt : </h4>
<strong>TIM8_TRG_COM_TIM14</strong>:TIM8 Trigger and Commutation interrupts and
        TIM14 global interrupt<strong> value:</strong>45</li>
<li>
<h4>interrupt : </h4>
<strong>TIM8_CC</strong>:TIM8 Capture Compare interrupt<strong> value:</strong>46</li>
</ol>
</li>
<li>
<h3>TIM2:</h3>General purpose timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40000000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM2</strong>:TIM2 global interrupt<strong> value:</strong>28</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CKD</td>
<td>Clock division</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CMS</td>
<td>Center-aligned mode
              selection</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>DIR</td>
<td>Direction</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OPM</td>
<td>One-pulse mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TI1S</td>
<td>TI1 selection</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>MMS</td>
<td>Master mode selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>CCDS</td>
<td>Capture/compare DMA
              selection</td>
<td>3</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SMCR</h5>
								(displayName:<strong>SMCR</strong>) : slave mode control register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ETP</td>
<td>External trigger polarity</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ECE</td>
<td>External clock enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ETPS</td>
<td>External trigger prescaler</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>ETF</td>
<td>External trigger filter</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>MSM</td>
<td>Master/Slave mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TS</td>
<td>Trigger selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SMS</td>
<td>Slave mode selection</td>
<td>0</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TDE</td>
<td>Trigger DMA request enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CC4DE</td>
<td>Capture/Compare 4 DMA request
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3DE</td>
<td>Capture/Compare 3 DMA request
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2DE</td>
<td>Capture/Compare 2 DMA request
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1DE</td>
<td>Capture/Compare 1 DMA request
              enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>UDE</td>
<td>Update DMA request enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TIE</td>
<td>Trigger interrupt enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4IE</td>
<td>Capture/Compare 4 interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IE</td>
<td>Capture/Compare 3 interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IE</td>
<td>Capture/Compare 2 interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IE</td>
<td>Capture/Compare 1 interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4OF</td>
<td>Capture/Compare 4 overcapture
              flag</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3OF</td>
<td>Capture/Compare 3 overcapture
              flag</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2OF</td>
<td>Capture/compare 2 overcapture
              flag</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1OF</td>
<td>Capture/Compare 1 overcapture
              flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TIF</td>
<td>Trigger interrupt flag</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4IF</td>
<td>Capture/Compare 4 interrupt
              flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IF</td>
<td>Capture/Compare 3 interrupt
              flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IF</td>
<td>Capture/Compare 2 interrupt
              flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IF</td>
<td>Capture/compare 1 interrupt
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TG</td>
<td>Trigger generation</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4G</td>
<td>Capture/compare 4
              generation</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3G</td>
<td>Capture/compare 3
              generation</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2G</td>
<td>Capture/compare 2
              generation</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1G</td>
<td>Capture/compare 1
              generation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Output</h5>
								(displayName:<strong>CCMR1_Output</strong>) : capture/compare mode register 1 (output
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC2CE</td>
<td>OC2CE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC2M</td>
<td>OC2M</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC2PE</td>
<td>OC2PE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC2FE</td>
<td>OC2FE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC2S</td>
<td>CC2S</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC1CE</td>
<td>OC1CE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC1M</td>
<td>OC1M</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC1PE</td>
<td>OC1PE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC1FE</td>
<td>OC1FE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1S</td>
<td>CC1S</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Input</h5>
								(displayName:<strong>CCMR1_Input</strong>) : capture/compare mode register 1 (input
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC2F</td>
<td>Input capture 2 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC2PCS</td>
<td>Input capture 2 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC2S</td>
<td>Capture/Compare 2
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC1F</td>
<td>Input capture 1 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ICPCS</td>
<td>Input capture 1 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Output</h5>
								(displayName:<strong>CCMR2_Output</strong>) : capture/compare mode register 2 (output
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC4CE</td>
<td>OC4CE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC4M</td>
<td>OC4M</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC4PE</td>
<td>OC4PE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC4FE</td>
<td>OC4FE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC4S</td>
<td>CC4S</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC3CE</td>
<td>OC3CE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC3M</td>
<td>OC3M</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC3PE</td>
<td>OC3PE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC3FE</td>
<td>OC3FE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC3S</td>
<td>CC3S</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Input</h5>
								(displayName:<strong>CCMR2_Input</strong>) : capture/compare mode register 2 (input
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC4F</td>
<td>Input capture 4 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC4PSC</td>
<td>Input capture 4 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC4S</td>
<td>Capture/Compare 4
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC3F</td>
<td>Input capture 3 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>IC3PSC</td>
<td>Input capture 3 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC3S</td>
<td>Capture/compare 3
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCER</h5>
								(displayName:<strong>CCER</strong>) : capture/compare enable
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4NP</td>
<td>Capture/Compare 4 output
              Polarity</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>CC4P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>CC4E</td>
<td>Capture/Compare 4 output
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3NP</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC3P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CC3E</td>
<td>Capture/Compare 3 output
              enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CC2NP</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CC2P</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CC2E</td>
<td>Capture/Compare 2 output
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC1NP</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC1P</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CC1E</td>
<td>Capture/Compare 1 output
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT_H</td>
<td>High counter value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CNT_L</td>
<td>Low counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR_H</td>
<td>High Auto-reload value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>ARR_L</td>
<td>Low Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR1</h5>
								(displayName:<strong>CCR1</strong>) : capture/compare register 1<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR1_H</td>
<td>High Capture/Compare 1
              value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR1_L</td>
<td>Low Capture/Compare 1
              value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR2</h5>
								(displayName:<strong>CCR2</strong>) : capture/compare register 2<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR2_H</td>
<td>High Capture/Compare 2
              value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR2_L</td>
<td>Low Capture/Compare 2
              value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR3</h5>
								(displayName:<strong>CCR3</strong>) : capture/compare register 3<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR3_H</td>
<td>High Capture/Compare value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR3_L</td>
<td>Low Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR4</h5>
								(displayName:<strong>CCR4</strong>) : capture/compare register 4<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR4_H</td>
<td>High Capture/Compare value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR4_L</td>
<td>Low Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DCR</h5>
								(displayName:<strong>DCR</strong>) : DMA control register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBL</td>
<td>DMA burst length</td>
<td>8</td>
<td>5</td>
</tr>
<tr>
<td>DBA</td>
<td>DMA base address</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>DMAR</h5>
								(displayName:<strong>DMAR</strong>) : DMA address for full transfer<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAB</td>
<td>DMA register for burst
              accesses</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OR</h5>
								(displayName:<strong>OR</strong>) : TIM5 option register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ITR1_RMP</td>
<td>Timer Input 4 remap</td>
<td>10</td>
<td>2</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM3:</h3>General purpose timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40000400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM3</strong>:TIM3 global interrupt<strong> value:</strong>29</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CKD</td>
<td>Clock division</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CMS</td>
<td>Center-aligned mode
              selection</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>DIR</td>
<td>Direction</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OPM</td>
<td>One-pulse mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TI1S</td>
<td>TI1 selection</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>MMS</td>
<td>Master mode selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>CCDS</td>
<td>Capture/compare DMA
              selection</td>
<td>3</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SMCR</h5>
								(displayName:<strong>SMCR</strong>) : slave mode control register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ETP</td>
<td>External trigger polarity</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ECE</td>
<td>External clock enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ETPS</td>
<td>External trigger prescaler</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>ETF</td>
<td>External trigger filter</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>MSM</td>
<td>Master/Slave mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TS</td>
<td>Trigger selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SMS</td>
<td>Slave mode selection</td>
<td>0</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TDE</td>
<td>Trigger DMA request enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CC4DE</td>
<td>Capture/Compare 4 DMA request
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3DE</td>
<td>Capture/Compare 3 DMA request
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2DE</td>
<td>Capture/Compare 2 DMA request
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1DE</td>
<td>Capture/Compare 1 DMA request
              enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>UDE</td>
<td>Update DMA request enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TIE</td>
<td>Trigger interrupt enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4IE</td>
<td>Capture/Compare 4 interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IE</td>
<td>Capture/Compare 3 interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IE</td>
<td>Capture/Compare 2 interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IE</td>
<td>Capture/Compare 1 interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4OF</td>
<td>Capture/Compare 4 overcapture
              flag</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3OF</td>
<td>Capture/Compare 3 overcapture
              flag</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2OF</td>
<td>Capture/compare 2 overcapture
              flag</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1OF</td>
<td>Capture/Compare 1 overcapture
              flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TIF</td>
<td>Trigger interrupt flag</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4IF</td>
<td>Capture/Compare 4 interrupt
              flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IF</td>
<td>Capture/Compare 3 interrupt
              flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IF</td>
<td>Capture/Compare 2 interrupt
              flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IF</td>
<td>Capture/compare 1 interrupt
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TG</td>
<td>Trigger generation</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4G</td>
<td>Capture/compare 4
              generation</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3G</td>
<td>Capture/compare 3
              generation</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2G</td>
<td>Capture/compare 2
              generation</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1G</td>
<td>Capture/compare 1
              generation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Output</h5>
								(displayName:<strong>CCMR1_Output</strong>) : capture/compare mode register 1 (output
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC2CE</td>
<td>OC2CE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC2M</td>
<td>OC2M</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC2PE</td>
<td>OC2PE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC2FE</td>
<td>OC2FE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC2S</td>
<td>CC2S</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC1CE</td>
<td>OC1CE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC1M</td>
<td>OC1M</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC1PE</td>
<td>OC1PE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC1FE</td>
<td>OC1FE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1S</td>
<td>CC1S</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Input</h5>
								(displayName:<strong>CCMR1_Input</strong>) : capture/compare mode register 1 (input
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC2F</td>
<td>Input capture 2 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC2PCS</td>
<td>Input capture 2 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC2S</td>
<td>Capture/Compare 2
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC1F</td>
<td>Input capture 1 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ICPCS</td>
<td>Input capture 1 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Output</h5>
								(displayName:<strong>CCMR2_Output</strong>) : capture/compare mode register 2 (output
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC4CE</td>
<td>OC4CE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC4M</td>
<td>OC4M</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC4PE</td>
<td>OC4PE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC4FE</td>
<td>OC4FE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC4S</td>
<td>CC4S</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC3CE</td>
<td>OC3CE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC3M</td>
<td>OC3M</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC3PE</td>
<td>OC3PE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC3FE</td>
<td>OC3FE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC3S</td>
<td>CC3S</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Input</h5>
								(displayName:<strong>CCMR2_Input</strong>) : capture/compare mode register 2 (input
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC4F</td>
<td>Input capture 4 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC4PSC</td>
<td>Input capture 4 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC4S</td>
<td>Capture/Compare 4
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC3F</td>
<td>Input capture 3 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>IC3PSC</td>
<td>Input capture 3 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC3S</td>
<td>Capture/compare 3
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCER</h5>
								(displayName:<strong>CCER</strong>) : capture/compare enable
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4NP</td>
<td>Capture/Compare 4 output
              Polarity</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>CC4P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>CC4E</td>
<td>Capture/Compare 4 output
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3NP</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC3P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CC3E</td>
<td>Capture/Compare 3 output
              enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CC2NP</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CC2P</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CC2E</td>
<td>Capture/Compare 2 output
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC1NP</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC1P</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CC1E</td>
<td>Capture/Compare 1 output
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT_H</td>
<td>High counter value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CNT_L</td>
<td>Low counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR_H</td>
<td>High Auto-reload value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>ARR_L</td>
<td>Low Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR1</h5>
								(displayName:<strong>CCR1</strong>) : capture/compare register 1<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR1_H</td>
<td>High Capture/Compare 1
              value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR1_L</td>
<td>Low Capture/Compare 1
              value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR2</h5>
								(displayName:<strong>CCR2</strong>) : capture/compare register 2<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR2_H</td>
<td>High Capture/Compare 2
              value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR2_L</td>
<td>Low Capture/Compare 2
              value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR3</h5>
								(displayName:<strong>CCR3</strong>) : capture/compare register 3<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR3_H</td>
<td>High Capture/Compare value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR3_L</td>
<td>Low Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR4</h5>
								(displayName:<strong>CCR4</strong>) : capture/compare register 4<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR4_H</td>
<td>High Capture/Compare value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR4_L</td>
<td>Low Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DCR</h5>
								(displayName:<strong>DCR</strong>) : DMA control register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBL</td>
<td>DMA burst length</td>
<td>8</td>
<td>5</td>
</tr>
<tr>
<td>DBA</td>
<td>DMA base address</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>DMAR</h5>
								(displayName:<strong>DMAR</strong>) : DMA address for full transfer<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAB</td>
<td>DMA register for burst
              accesses</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM4:</h3>derivedFromTIM3<ol>
<li><h4>baseAddress : 0x40000800</h4></li>
<li>
<h4>interrupt : </h4>
<strong>TIM4</strong>:TIM4 global interrupt<strong> value:</strong>30</li>
</ol>
</li>
<li>
<h3>TIM5:</h3>General-purpose-timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40000C00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM5</strong>:TIM5 global interrupt<strong> value:</strong>50</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CKD</td>
<td>Clock division</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CMS</td>
<td>Center-aligned mode
              selection</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>DIR</td>
<td>Direction</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OPM</td>
<td>One-pulse mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TI1S</td>
<td>TI1 selection</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>MMS</td>
<td>Master mode selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>CCDS</td>
<td>Capture/compare DMA
              selection</td>
<td>3</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SMCR</h5>
								(displayName:<strong>SMCR</strong>) : slave mode control register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ETP</td>
<td>External trigger polarity</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ECE</td>
<td>External clock enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>ETPS</td>
<td>External trigger prescaler</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>ETF</td>
<td>External trigger filter</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>MSM</td>
<td>Master/Slave mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TS</td>
<td>Trigger selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SMS</td>
<td>Slave mode selection</td>
<td>0</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TDE</td>
<td>Trigger DMA request enable</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CC4DE</td>
<td>Capture/Compare 4 DMA request
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3DE</td>
<td>Capture/Compare 3 DMA request
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2DE</td>
<td>Capture/Compare 2 DMA request
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1DE</td>
<td>Capture/Compare 1 DMA request
              enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>UDE</td>
<td>Update DMA request enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TIE</td>
<td>Trigger interrupt enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4IE</td>
<td>Capture/Compare 4 interrupt
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IE</td>
<td>Capture/Compare 3 interrupt
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IE</td>
<td>Capture/Compare 2 interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IE</td>
<td>Capture/Compare 1 interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4OF</td>
<td>Capture/Compare 4 overcapture
              flag</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3OF</td>
<td>Capture/Compare 3 overcapture
              flag</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC2OF</td>
<td>Capture/compare 2 overcapture
              flag</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1OF</td>
<td>Capture/Compare 1 overcapture
              flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TIF</td>
<td>Trigger interrupt flag</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4IF</td>
<td>Capture/Compare 4 interrupt
              flag</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3IF</td>
<td>Capture/Compare 3 interrupt
              flag</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2IF</td>
<td>Capture/Compare 2 interrupt
              flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IF</td>
<td>Capture/compare 1 interrupt
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TG</td>
<td>Trigger generation</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC4G</td>
<td>Capture/compare 4
              generation</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC3G</td>
<td>Capture/compare 3
              generation</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC2G</td>
<td>Capture/compare 2
              generation</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1G</td>
<td>Capture/compare 1
              generation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Output</h5>
								(displayName:<strong>CCMR1_Output</strong>) : capture/compare mode register 1 (output
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC2CE</td>
<td>OC2CE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC2M</td>
<td>OC2M</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC2PE</td>
<td>OC2PE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC2FE</td>
<td>OC2FE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC2S</td>
<td>CC2S</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC1CE</td>
<td>OC1CE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC1M</td>
<td>OC1M</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC1PE</td>
<td>OC1PE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC1FE</td>
<td>OC1FE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1S</td>
<td>CC1S</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Input</h5>
								(displayName:<strong>CCMR1_Input</strong>) : capture/compare mode register 1 (input
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC2F</td>
<td>Input capture 2 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC2PCS</td>
<td>Input capture 2 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC2S</td>
<td>Capture/Compare 2
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC1F</td>
<td>Input capture 1 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ICPCS</td>
<td>Input capture 1 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Output</h5>
								(displayName:<strong>CCMR2_Output</strong>) : capture/compare mode register 2 (output
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC4CE</td>
<td>OC4CE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>OC4M</td>
<td>OC4M</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC4PE</td>
<td>OC4PE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC4FE</td>
<td>OC4FE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC4S</td>
<td>CC4S</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC3CE</td>
<td>OC3CE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OC3M</td>
<td>OC3M</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC3PE</td>
<td>OC3PE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC3FE</td>
<td>OC3FE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC3S</td>
<td>CC3S</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR2_Input</h5>
								(displayName:<strong>CCMR2_Input</strong>) : capture/compare mode register 2 (input
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC4F</td>
<td>Input capture 4 filter</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>IC4PSC</td>
<td>Input capture 4 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC4S</td>
<td>Capture/Compare 4
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC3F</td>
<td>Input capture 3 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>IC3PSC</td>
<td>Input capture 3 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC3S</td>
<td>Capture/compare 3
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCER</h5>
								(displayName:<strong>CCER</strong>) : capture/compare enable
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC4NP</td>
<td>Capture/Compare 4 output
              Polarity</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>CC4P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>CC4E</td>
<td>Capture/Compare 4 output
              enable</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>CC3NP</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CC3P</td>
<td>Capture/Compare 3 output
              Polarity</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CC3E</td>
<td>Capture/Compare 3 output
              enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>CC2NP</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CC2P</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CC2E</td>
<td>Capture/Compare 2 output
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC1NP</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC1P</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CC1E</td>
<td>Capture/Compare 1 output
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT_H</td>
<td>High counter value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CNT_L</td>
<td>Low counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR_H</td>
<td>High Auto-reload value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>ARR_L</td>
<td>Low Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR1</h5>
								(displayName:<strong>CCR1</strong>) : capture/compare register 1<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR1_H</td>
<td>High Capture/Compare 1
              value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR1_L</td>
<td>Low Capture/Compare 1
              value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR2</h5>
								(displayName:<strong>CCR2</strong>) : capture/compare register 2<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR2_H</td>
<td>High Capture/Compare 2
              value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR2_L</td>
<td>Low Capture/Compare 2
              value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR3</h5>
								(displayName:<strong>CCR3</strong>) : capture/compare register 3<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR3_H</td>
<td>High Capture/Compare value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR3_L</td>
<td>Low Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR4</h5>
								(displayName:<strong>CCR4</strong>) : capture/compare register 4<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR4_H</td>
<td>High Capture/Compare value</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>CCR4_L</td>
<td>Low Capture/Compare value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DCR</h5>
								(displayName:<strong>DCR</strong>) : DMA control register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBL</td>
<td>DMA burst length</td>
<td>8</td>
<td>5</td>
</tr>
<tr>
<td>DBA</td>
<td>DMA base address</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>DMAR</h5>
								(displayName:<strong>DMAR</strong>) : DMA address for full transfer<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAB</td>
<td>DMA register for burst
              accesses</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OR</h5>
								(displayName:<strong>OR</strong>) : TIM5 option register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IT4_RMP</td>
<td>Timer Input 4 remap</td>
<td>6</td>
<td>2</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM9:</h3>General purpose timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40014000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM1_BRK_TIM9</strong>:TIM1 Break interrupt and TIM9 global
        interrupt<strong> value:</strong>24</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CKD</td>
<td>Clock division</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OPM</td>
<td>One-pulse mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MMS</td>
<td>Master mode selection</td>
<td>4</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>SMCR</h5>
								(displayName:<strong>SMCR</strong>) : slave mode control register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MSM</td>
<td>Master/Slave mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TS</td>
<td>Trigger selection</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SMS</td>
<td>Slave mode selection</td>
<td>0</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIE</td>
<td>Trigger interrupt enable</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC2IE</td>
<td>Capture/Compare 2 interrupt
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IE</td>
<td>Capture/Compare 1 interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC2OF</td>
<td>Capture/compare 2 overcapture
              flag</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC1OF</td>
<td>Capture/Compare 1 overcapture
              flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TIF</td>
<td>Trigger interrupt flag</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC2IF</td>
<td>Capture/Compare 2 interrupt
              flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1IF</td>
<td>Capture/compare 1 interrupt
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TG</td>
<td>Trigger generation</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>CC2G</td>
<td>Capture/compare 2
              generation</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1G</td>
<td>Capture/compare 1
              generation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Output</h5>
								(displayName:<strong>CCMR1_Output</strong>) : capture/compare mode register 1 (output
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC2M</td>
<td>Output Compare 2 mode</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>OC2PE</td>
<td>Output Compare 2 preload
              enable</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>OC2FE</td>
<td>Output Compare 2 fast
              enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>CC2S</td>
<td>Capture/Compare 2
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>OC1M</td>
<td>Output Compare 1 mode</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC1PE</td>
<td>Output Compare 1 preload
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC1FE</td>
<td>Output Compare 1 fast
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Input</h5>
								(displayName:<strong>CCMR1_Input</strong>) : capture/compare mode register 1 (input
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC2F</td>
<td>Input capture 2 filter</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>IC2PCS</td>
<td>Input capture 2 prescaler</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>CC2S</td>
<td>Capture/Compare 2
              selection</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>IC1F</td>
<td>Input capture 1 filter</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>ICPCS</td>
<td>Input capture 1 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCER</h5>
								(displayName:<strong>CCER</strong>) : capture/compare enable
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC2NP</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CC2P</td>
<td>Capture/Compare 2 output
              Polarity</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>CC2E</td>
<td>Capture/Compare 2 output
              enable</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>CC1NP</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC1P</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CC1E</td>
<td>Capture/Compare 1 output
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT</td>
<td>counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR</td>
<td>Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR1</h5>
								(displayName:<strong>CCR1</strong>) : capture/compare register 1<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR1</td>
<td>Capture/Compare 1 value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR2</h5>
								(displayName:<strong>CCR2</strong>) : capture/compare register 2<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR2</td>
<td>Capture/Compare 2 value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM12:</h3>derivedFromTIM9<ol>
<li><h4>baseAddress : 0x40001800</h4></li>
<li>
<h4>interrupt : </h4>
<strong>TIM8_BRK_TIM12</strong>:TIM8 Break interrupt and TIM12 global
        interrupt<strong> value:</strong>43</li>
</ol>
</li>
<li>
<h3>TIM10:</h3>General-purpose-timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40014400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM1_UP_TIM10</strong>:TIM1 Update interrupt and TIM10 global
        interrupt<strong> value:</strong>25</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CKD</td>
<td>Clock division</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1IE</td>
<td>Capture/Compare 1 interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1OF</td>
<td>Capture/Compare 1 overcapture
              flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CC1IF</td>
<td>Capture/compare 1 interrupt
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1G</td>
<td>Capture/compare 1
              generation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Output</h5>
								(displayName:<strong>CCMR1_Output</strong>) : capture/compare mode register 1 (output
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC1M</td>
<td>Output Compare 1 mode</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC1PE</td>
<td>Output Compare 1 preload
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC1FE</td>
<td>Output Compare 1 fast
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Input</h5>
								(displayName:<strong>CCMR1_Input</strong>) : capture/compare mode register 1 (input
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC1F</td>
<td>Input capture 1 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ICPCS</td>
<td>Input capture 1 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCER</h5>
								(displayName:<strong>CCER</strong>) : capture/compare enable
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1NP</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC1P</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CC1E</td>
<td>Capture/Compare 1 output
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT</td>
<td>counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR</td>
<td>Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR1</h5>
								(displayName:<strong>CCR1</strong>) : capture/compare register 1<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR1</td>
<td>Capture/Compare 1 value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM13:</h3>derivedFromTIM10<ol>
<li><h4>baseAddress : 0x40001C00</h4></li>
<li>
<h4>interrupt : </h4>
<strong>TIM8_UP_TIM13</strong>:TIM8 Update interrupt and TIM13 global
        interrupt<strong> value:</strong>44</li>
</ol>
</li>
<li>
<h3>TIM14:</h3>derivedFromTIM10<ol>
<li><h4>baseAddress : 0x40002000</h4></li>
<li>
<h4>interrupt : </h4>
<strong>TIM8_TRG_COM_TIM14</strong>:TIM8 Trigger and Commutation interrupts and
        TIM14 global interrupt<strong> value:</strong>45</li>
</ol>
</li>
<li>
<h3>TIM11:</h3>General-purpose-timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40014800</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM1_TRG_COM_TIM11</strong>:TIM1 Trigger and Commutation interrupts and
        TIM11 global interrupt<strong> value:</strong>26</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CKD</td>
<td>Clock division</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1IE</td>
<td>Capture/Compare 1 interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1OF</td>
<td>Capture/Compare 1 overcapture
              flag</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CC1IF</td>
<td>Capture/compare 1 interrupt
              flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1G</td>
<td>Capture/compare 1
              generation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Output</h5>
								(displayName:<strong>CCMR1_Output</strong>) : capture/compare mode register 1 (output
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OC1M</td>
<td>Output Compare 1 mode</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>OC1PE</td>
<td>Output Compare 1 preload
              enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OC1FE</td>
<td>Output Compare 1 fast
              enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCMR1_Input</h5>
								(displayName:<strong>CCMR1_Input</strong>) : capture/compare mode register 1 (input
          mode)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IC1F</td>
<td>Input capture 1 filter</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ICPCS</td>
<td>Input capture 1 prescaler</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CC1S</td>
<td>Capture/Compare 1
              selection</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>CCER</h5>
								(displayName:<strong>CCER</strong>) : capture/compare enable
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CC1NP</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>CC1P</td>
<td>Capture/Compare 1 output
              Polarity</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CC1E</td>
<td>Capture/Compare 1 output
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT</td>
<td>counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR</td>
<td>Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>CCR1</h5>
								(displayName:<strong>CCR1</strong>) : capture/compare register 1<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CCR1</td>
<td>Capture/Compare 1 value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OR</h5>
								(displayName:<strong>OR</strong>) : option register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RMP</td>
<td>Input 1 remapping
              capability</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM6:</h3>Basic timers<ol>
<li><h4>groupName : TIM</h4></li>
<li><h4>baseAddress : 0x40001000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TIM6_DAC</strong>:TIM6 global interrupt, DAC1 and DAC2 underrun
        error interrupt<strong> value:</strong>54</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR1</h5>
								(displayName:<strong>CR1</strong>) : control register 1<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARPE</td>
<td>Auto-reload preload enable</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>OPM</td>
<td>One-pulse mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>URS</td>
<td>Update request source</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UDIS</td>
<td>Update disable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CEN</td>
<td>Counter enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR2</h5>
								(displayName:<strong>CR2</strong>) : control register 2<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MMS</td>
<td>Master mode selection</td>
<td>4</td>
<td>3</td>
</tr>
</table>
</li>
<li>
<h5>DIER</h5>
								(displayName:<strong>DIER</strong>) : DMA/Interrupt enable register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>UDE</td>
<td>Update DMA request enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>UIE</td>
<td>Update interrupt enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>UIF</td>
<td>Update interrupt flag</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EGR</h5>
								(displayName:<strong>EGR</strong>) : event generation register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>UG</td>
<td>Update generation</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CNT</h5>
								(displayName:<strong>CNT</strong>) : counter<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CNT</td>
<td>Low counter value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>PSC</h5>
								(displayName:<strong>PSC</strong>) : prescaler<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PSC</td>
<td>Prescaler value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>ARR</h5>
								(displayName:<strong>ARR</strong>) : auto-reload register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ARR</td>
<td>Low Auto-reload value</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>TIM7:</h3>derivedFromTIM6<ol>
<li><h4>baseAddress : 0x40001400</h4></li>
<li>
<h4>interrupt : </h4>
<strong>TIM7</strong>:TIM7 global interrupt<strong> value:</strong>55</li>
</ol>
</li>
<li>
<h3>Ethernet_MAC:</h3>Ethernet: media access control
      (MAC)<ol>
<li><h4>groupName : Ethernet</h4></li>
<li><h4>baseAddress : 0x40028000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x61 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>ETH</strong>:Ethernet global interrupt<strong> value:</strong>61</li>
<li>
<h4>interrupt : </h4>
<strong>ETH_WKUP</strong>:Ethernet Wakeup through EXTI line
        interrupt<strong> value:</strong>62</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>MACCR</h5>
								(displayName:<strong>MACCR</strong>) : Ethernet MAC configuration
          register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0008000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RE</td>
<td>RE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TE</td>
<td>TE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DC</td>
<td>DC</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>BL</td>
<td>BL</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>APCS</td>
<td>APCS</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RD</td>
<td>RD</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IPCO</td>
<td>IPCO</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>DM</td>
<td>DM</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>LM</td>
<td>LM</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ROD</td>
<td>ROD</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FES</td>
<td>FES</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CSD</td>
<td>CSD</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>IFG</td>
<td>IFG</td>
<td>17</td>
<td>3</td>
</tr>
<tr>
<td>JD</td>
<td>JD</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>WD</td>
<td>WD</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>CSTF</td>
<td>CSTF</td>
<td>25</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACFFR</h5>
								(displayName:<strong>MACFFR</strong>) : Ethernet MAC frame filter
          register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PM</td>
<td>PM</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>HU</td>
<td>HU</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>HM</td>
<td>HM</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DAIF</td>
<td>DAIF</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RAM</td>
<td>RAM</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>BFD</td>
<td>BFD</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>PCF</td>
<td>PCF</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>SAIF</td>
<td>SAIF</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>SAF</td>
<td>SAF</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>HPF</td>
<td>HPF</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>RA</td>
<td>RA</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACHTHR</h5>
								(displayName:<strong>MACHTHR</strong>) : Ethernet MAC hash table high
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HTH</td>
<td>HTH</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MACHTLR</h5>
								(displayName:<strong>MACHTLR</strong>) : Ethernet MAC hash table low
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HTL</td>
<td>HTL</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MACMIIAR</h5>
								(displayName:<strong>MACMIIAR</strong>) : Ethernet MAC MII address
          register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MB</td>
<td>MB</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>MW</td>
<td>MW</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CR</td>
<td>CR</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>MR</td>
<td>MR</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>PA</td>
<td>PA</td>
<td>11</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>MACMIIDR</h5>
								(displayName:<strong>MACMIIDR</strong>) : Ethernet MAC MII data register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TD</td>
<td>TD</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>MACFCR</h5>
								(displayName:<strong>MACFCR</strong>) : Ethernet MAC flow control
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FCB</td>
<td>FCB</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TFCE</td>
<td>TFCE</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RFCE</td>
<td>RFCE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>UPFD</td>
<td>UPFD</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>PLT</td>
<td>PLT</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>ZQPD</td>
<td>ZQPD</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PT</td>
<td>PT</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>MACVLANTR</h5>
								(displayName:<strong>MACVLANTR</strong>) : Ethernet MAC VLAN tag register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>VLANTI</td>
<td>VLANTI</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>VLANTC</td>
<td>VLANTC</td>
<td>16</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACPMTCSR</h5>
								(displayName:<strong>MACPMTCSR</strong>) : Ethernet MAC PMT control and status
          register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PD</td>
<td>PD</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>MPE</td>
<td>MPE</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>WFE</td>
<td>WFE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MPR</td>
<td>MPR</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>WFR</td>
<td>WFR</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>GU</td>
<td>GU</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>WFFRPR</td>
<td>WFFRPR</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACDBGR</h5>
								(displayName:<strong>MACDBGR</strong>) : Ethernet MAC debug register<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CR</td>
<td>CR</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CSR</td>
<td>CSR</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ROR</td>
<td>ROR</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MCF</td>
<td>MCF</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>MCP</td>
<td>MCP</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>MCFHP</td>
<td>MCFHP</td>
<td>5</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACSR</h5>
								(displayName:<strong>MACSR</strong>) : Ethernet MAC interrupt status
          register<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PMTS</td>
<td>PMTS</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>MMCS</td>
<td>MMCS</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>MMCRS</td>
<td>MMCRS</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>MMCTS</td>
<td>MMCTS</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TSTS</td>
<td>TSTS</td>
<td>9</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACIMR</h5>
								(displayName:<strong>MACIMR</strong>) : Ethernet MAC interrupt mask
          register<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PMTIM</td>
<td>PMTIM</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TSTIM</td>
<td>TSTIM</td>
<td>9</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACA0HR</h5>
								(displayName:<strong>MACA0HR</strong>) : Ethernet MAC address 0 high
          register<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x0010FFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MACA0H</td>
<td>MAC address0 high</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>MO</td>
<td>Always 1</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACA0LR</h5>
								(displayName:<strong>MACA0LR</strong>) : Ethernet MAC address 0 low
          register<strong> addressOffset: </strong>0x44<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MACA0L</td>
<td>0</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MACA1HR</h5>
								(displayName:<strong>MACA1HR</strong>) : Ethernet MAC address 1 high
          register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000FFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MACA1H</td>
<td>MACA1H</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>MBC</td>
<td>MBC</td>
<td>24</td>
<td>6</td>
</tr>
<tr>
<td>SA</td>
<td>SA</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>AE</td>
<td>AE</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACA1LR</h5>
								(displayName:<strong>MACA1LR</strong>) : Ethernet MAC address1 low
          register<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MACA1LR</td>
<td>MACA1LR</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MACA2HR</h5>
								(displayName:<strong>MACA2HR</strong>) : Ethernet MAC address 2 high
          register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000FFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MAC2AH</td>
<td>MAC2AH</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>MBC</td>
<td>MBC</td>
<td>24</td>
<td>6</td>
</tr>
<tr>
<td>SA</td>
<td>SA</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>AE</td>
<td>AE</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACA2LR</h5>
								(displayName:<strong>MACA2LR</strong>) : Ethernet MAC address 2 low
          register<strong> addressOffset: </strong>0x54<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MACA2L</td>
<td>MACA2L</td>
<td>0</td>
<td>31</td>
</tr>
</table>
</li>
<li>
<h5>MACA3HR</h5>
								(displayName:<strong>MACA3HR</strong>) : Ethernet MAC address 3 high
          register<strong> addressOffset: </strong>0x58<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000FFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MACA3H</td>
<td>MACA3H</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>MBC</td>
<td>MBC</td>
<td>24</td>
<td>6</td>
</tr>
<tr>
<td>SA</td>
<td>SA</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>AE</td>
<td>AE</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MACA3LR</h5>
								(displayName:<strong>MACA3LR</strong>) : Ethernet MAC address 3 low
          register<strong> addressOffset: </strong>0x5C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MBCA3L</td>
<td>MBCA3L</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>Ethernet_MMC:</h3>Ethernet: MAC management counters<ol>
<li><h4>groupName : Ethernet</h4></li>
<li><h4>baseAddress : 0x40028100</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>MMCCR</h5>
								(displayName:<strong>MMCCR</strong>) : Ethernet MMC control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CR</td>
<td>CR</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CSR</td>
<td>CSR</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ROR</td>
<td>ROR</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MCF</td>
<td>MCF</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>MCP</td>
<td>MCP</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>MCFHP</td>
<td>MCFHP</td>
<td>5</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MMCRIR</h5>
								(displayName:<strong>MMCRIR</strong>) : Ethernet MMC receive interrupt
          register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RFCES</td>
<td>RFCES</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>RFAES</td>
<td>RFAES</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RGUFS</td>
<td>RGUFS</td>
<td>17</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MMCTIR</h5>
								(displayName:<strong>MMCTIR</strong>) : Ethernet MMC transmit interrupt
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TGFSCS</td>
<td>TGFSCS</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>TGFMSCS</td>
<td>TGFMSCS</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TGFS</td>
<td>TGFS</td>
<td>21</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MMCRIMR</h5>
								(displayName:<strong>MMCRIMR</strong>) : Ethernet MMC receive interrupt mask
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RFCEM</td>
<td>RFCEM</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>RFAEM</td>
<td>RFAEM</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RGUFM</td>
<td>RGUFM</td>
<td>17</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MMCTIMR</h5>
								(displayName:<strong>MMCTIMR</strong>) : Ethernet MMC transmit interrupt mask
          register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TGFSCM</td>
<td>TGFSCM</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>TGFMSCM</td>
<td>TGFMSCM</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TGFM</td>
<td>TGFM</td>
<td>16</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MMCTGFSCCR</h5>
								(displayName:<strong>MMCTGFSCCR</strong>) : Ethernet MMC transmitted good frames after a
          single collision counter<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TGFSCC</td>
<td>TGFSCC</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MMCTGFMSCCR</h5>
								(displayName:<strong>MMCTGFMSCCR</strong>) : Ethernet MMC transmitted good frames after
          more than a single collision<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TGFMSCC</td>
<td>TGFMSCC</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MMCTGFCR</h5>
								(displayName:<strong>MMCTGFCR</strong>) : Ethernet MMC transmitted good frames counter
          register<strong> addressOffset: </strong>0x68<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TGFC</td>
<td>HTL</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MMCRFCECR</h5>
								(displayName:<strong>MMCRFCECR</strong>) : Ethernet MMC received frames with CRC error
          counter register<strong> addressOffset: </strong>0x94<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RFCFC</td>
<td>RFCFC</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MMCRFAECR</h5>
								(displayName:<strong>MMCRFAECR</strong>) : Ethernet MMC received frames with alignment
          error counter register<strong> addressOffset: </strong>0x98<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RFAEC</td>
<td>RFAEC</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>MMCRGUFCR</h5>
								(displayName:<strong>MMCRGUFCR</strong>) : MMC received good unicast frames counter
          register<strong> addressOffset: </strong>0xC4<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RGUFC</td>
<td>RGUFC</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>Ethernet_PTP:</h3>Ethernet: Precision time protocol<ol>
<li><h4>groupName : Ethernet</h4></li>
<li><h4>baseAddress : 0x40028700</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>PTPTSCR</h5>
								(displayName:<strong>PTPTSCR</strong>) : Ethernet PTP time stamp control
          register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00002000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TSE</td>
<td>TSE</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TSFCU</td>
<td>TSFCU</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TSPTPPSV2E</td>
<td>TSPTPPSV2E</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>TSSPTPOEFE</td>
<td>TSSPTPOEFE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>TSSIPV6FE</td>
<td>TSSIPV6FE</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>TSSIPV4FE</td>
<td>TSSIPV4FE</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>TSSEME</td>
<td>TSSEME</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>TSSMRME</td>
<td>TSSMRME</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TSCNT</td>
<td>TSCNT</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>TSPFFMAE</td>
<td>TSPFFMAE</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TSSTI</td>
<td>TSSTI</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TSSTU</td>
<td>TSSTU</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TSITE</td>
<td>TSITE</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TTSARU</td>
<td>TTSARU</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TSSARFE</td>
<td>TSSARFE</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TSSSR</td>
<td>TSSSR</td>
<td>9</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PTPSSIR</h5>
								(displayName:<strong>PTPSSIR</strong>) : Ethernet PTP subsecond increment
          register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STSSI</td>
<td>STSSI</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>PTPTSHR</h5>
								(displayName:<strong>PTPTSHR</strong>) : Ethernet PTP time stamp high
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STS</td>
<td>STS</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>PTPTSLR</h5>
								(displayName:<strong>PTPTSLR</strong>) : Ethernet PTP time stamp low
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STSS</td>
<td>STSS</td>
<td>0</td>
<td>31</td>
</tr>
<tr>
<td>STPNS</td>
<td>STPNS</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PTPTSHUR</h5>
								(displayName:<strong>PTPTSHUR</strong>) : Ethernet PTP time stamp high update
          register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TSUS</td>
<td>TSUS</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>PTPTSLUR</h5>
								(displayName:<strong>PTPTSLUR</strong>) : Ethernet PTP time stamp low update
          register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TSUSS</td>
<td>TSUSS</td>
<td>0</td>
<td>31</td>
</tr>
<tr>
<td>TSUPNS</td>
<td>TSUPNS</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PTPTSAR</h5>
								(displayName:<strong>PTPTSAR</strong>) : Ethernet PTP time stamp addend
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TSA</td>
<td>TSA</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>PTPTTHR</h5>
								(displayName:<strong>PTPTTHR</strong>) : Ethernet PTP target time high
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TTSH</td>
<td>0</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>PTPTTLR</h5>
								(displayName:<strong>PTPTTLR</strong>) : Ethernet PTP target time low
          register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TTSL</td>
<td>TTSL</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>PTPTSSR</h5>
								(displayName:<strong>PTPTSSR</strong>) : Ethernet PTP time stamp status
          register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TSSO</td>
<td>TSSO</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TSTTR</td>
<td>TSTTR</td>
<td>1</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PTPPPSCR</h5>
								(displayName:<strong>PTPPPSCR</strong>) : Ethernet PTP PPS control
          register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TSSO</td>
<td>TSSO</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TSTTR</td>
<td>TSTTR</td>
<td>1</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>Ethernet_DMA:</h3>Ethernet: DMA controller operation<ol>
<li><h4>groupName : Ethernet</h4></li>
<li><h4>baseAddress : 0x40029000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>DMABMR</h5>
								(displayName:<strong>DMABMR</strong>) : Ethernet DMA bus mode register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00002101<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SR</td>
<td>SR</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>DA</td>
<td>DA</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DSL</td>
<td>DSL</td>
<td>2</td>
<td>5</td>
</tr>
<tr>
<td>EDFE</td>
<td>EDFE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PBL</td>
<td>PBL</td>
<td>8</td>
<td>6</td>
</tr>
<tr>
<td>RTPR</td>
<td>RTPR</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>FB</td>
<td>FB</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>RDP</td>
<td>RDP</td>
<td>17</td>
<td>6</td>
</tr>
<tr>
<td>USP</td>
<td>USP</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FPM</td>
<td>FPM</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>AAB</td>
<td>AAB</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>MB</td>
<td>MB</td>
<td>26</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DMATPDR</h5>
								(displayName:<strong>DMATPDR</strong>) : Ethernet DMA transmit poll demand
          register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TPD</td>
<td>TPD</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMARPDR</h5>
								(displayName:<strong>DMARPDR</strong>) : EHERNET DMA receive poll demand
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RPD</td>
<td>RPD</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMARDLAR</h5>
								(displayName:<strong>DMARDLAR</strong>) : Ethernet DMA receive descriptor list address
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SRL</td>
<td>SRL</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMATDLAR</h5>
								(displayName:<strong>DMATDLAR</strong>) : Ethernet DMA transmit descriptor list
          address register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STL</td>
<td>STL</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMASR</h5>
								(displayName:<strong>DMASR</strong>) : Ethernet DMA status register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TS</td>
<td>TS</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TPSS</td>
<td>TPSS</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TBUS</td>
<td>TBUS</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TJTS</td>
<td>TJTS</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ROS</td>
<td>ROS</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TUS</td>
<td>TUS</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>RS</td>
<td>RS</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RBUS</td>
<td>RBUS</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RPSS</td>
<td>RPSS</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>PWTS</td>
<td>PWTS</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ETS</td>
<td>ETS</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FBES</td>
<td>FBES</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ERS</td>
<td>ERS</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>AIS</td>
<td>AIS</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>NIS</td>
<td>NIS</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>RPS</td>
<td>RPS</td>
<td>17</td>
<td>3</td>
</tr>
<tr>
<td>TPS</td>
<td>TPS</td>
<td>20</td>
<td>3</td>
</tr>
<tr>
<td>EBS</td>
<td>EBS</td>
<td>23</td>
<td>3</td>
</tr>
<tr>
<td>MMCS</td>
<td>MMCS</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>PMTS</td>
<td>PMTS</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>TSTS</td>
<td>TSTS</td>
<td>29</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DMAOMR</h5>
								(displayName:<strong>DMAOMR</strong>) : Ethernet DMA operation mode
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SR</td>
<td>SR</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OSF</td>
<td>OSF</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RTC</td>
<td>RTC</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>FUGF</td>
<td>FUGF</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FEF</td>
<td>FEF</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ST</td>
<td>ST</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>TTC</td>
<td>TTC</td>
<td>14</td>
<td>3</td>
</tr>
<tr>
<td>FTF</td>
<td>FTF</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>TSF</td>
<td>TSF</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>DFRF</td>
<td>DFRF</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>RSF</td>
<td>RSF</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>DTCEFD</td>
<td>DTCEFD</td>
<td>26</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DMAIER</h5>
								(displayName:<strong>DMAIER</strong>) : Ethernet DMA interrupt enable
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIE</td>
<td>TIE</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TPSIE</td>
<td>TPSIE</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TBUIE</td>
<td>TBUIE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TJTIE</td>
<td>TJTIE</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ROIE</td>
<td>ROIE</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TUIE</td>
<td>TUIE</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>RIE</td>
<td>RIE</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>RBUIE</td>
<td>RBUIE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RPSIE</td>
<td>RPSIE</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>RWTIE</td>
<td>RWTIE</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>ETIE</td>
<td>ETIE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FBEIE</td>
<td>FBEIE</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ERIE</td>
<td>ERIE</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>AISE</td>
<td>AISE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>NISE</td>
<td>NISE</td>
<td>16</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DMAMFBOCR</h5>
								(displayName:<strong>DMAMFBOCR</strong>) : Ethernet DMA missed frame and buffer
          overflow counter register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MFC</td>
<td>MFC</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>OMFC</td>
<td>OMFC</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>MFA</td>
<td>MFA</td>
<td>17</td>
<td>11</td>
</tr>
<tr>
<td>OFOC</td>
<td>OFOC</td>
<td>28</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DMARSWTR</h5>
								(displayName:<strong>DMARSWTR</strong>) : Ethernet DMA receive status watchdog timer
          register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RSWTC</td>
<td>RSWTC</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>DMACHTDR</h5>
								(displayName:<strong>DMACHTDR</strong>) : Ethernet DMA current host transmit
          descriptor register<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HTDAP</td>
<td>HTDAP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMACHRDR</h5>
								(displayName:<strong>DMACHRDR</strong>) : Ethernet DMA current host receive descriptor
          register<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HRDAP</td>
<td>HRDAP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMACHTBAR</h5>
								(displayName:<strong>DMACHTBAR</strong>) : Ethernet DMA current host transmit buffer
          address register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HTBAP</td>
<td>HTBAP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMACHRBAR</h5>
								(displayName:<strong>DMACHRBAR</strong>) : Ethernet DMA current host receive buffer
          address register<strong> addressOffset: </strong>0x54<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HRBAP</td>
<td>HRBAP</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>CRC:</h3>Cryptographic processor<ol>
<li><h4>groupName : CRC</h4></li>
<li><h4>baseAddress : 0x40023000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>DR</h5>
								(displayName:<strong>DR</strong>) : Data register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0xFFFFFFFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DR</td>
<td>Data Register</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>IDR</h5>
								(displayName:<strong>IDR</strong>) : Independent Data register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IDR</td>
<td>Independent Data register</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : Control register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CR</td>
<td>Control regidter</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_FS_GLOBAL:</h3>USB on the go full speed<ol>
<li><h4>groupName : USB_OTG_FS</h4></li>
<li><h4>baseAddress : 0x50000000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>OTG_FS_WKUP</strong>:USB On-The-Go FS Wakeup through EXTI line
        interrupt<strong> value:</strong>42</li>
<li>
<h4>interrupt : </h4>
<strong>OTG_FS</strong>:USB On The Go FS global
        interrupt<strong> value:</strong>67</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>FS_GOTGCTL</h5>
								(displayName:<strong>FS_GOTGCTL</strong>) : OTG_FS control and status register
          (OTG_FS_GOTGCTL)<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000800<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SRQSCS</td>
<td>Session request success</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>SRQ</td>
<td>Session request</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>HNGSCS</td>
<td>Host negotiation success</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>HNPRQ</td>
<td>HNP request</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>HSHNPEN</td>
<td>Host set HNP enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>DHNPEN</td>
<td>Device HNP enabled</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CIDSTS</td>
<td>Connector ID status</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>DBCT</td>
<td>Long/short debounce time</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>ASVLD</td>
<td>A-session valid</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>BSVLD</td>
<td>B-session valid</td>
<td>19</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_GOTGINT</h5>
								(displayName:<strong>FS_GOTGINT</strong>) : OTG_FS interrupt register
          (OTG_FS_GOTGINT)<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SEDET</td>
<td>Session end detected</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SRSSCHG</td>
<td>Session request success status
              change</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>HNSSCHG</td>
<td>Host negotiation success status
              change</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>HNGDET</td>
<td>Host negotiation detected</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>ADTOCHG</td>
<td>A-device timeout change</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>DBCDNE</td>
<td>Debounce done</td>
<td>19</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_GAHBCFG</h5>
								(displayName:<strong>FS_GAHBCFG</strong>) : OTG_FS AHB configuration register
          (OTG_FS_GAHBCFG)<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>GINT</td>
<td>Global interrupt mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TXFELVL</td>
<td>TxFIFO empty level</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PTXFELVL</td>
<td>Periodic TxFIFO empty
              level</td>
<td>8</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_GUSBCFG</h5>
								(displayName:<strong>FS_GUSBCFG</strong>) : OTG_FS USB configuration register
          (OTG_FS_GUSBCFG)<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000A00<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TOCAL</td>
<td>FS timeout calibration</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>PHYSEL</td>
<td>Full Speed serial transceiver
              select</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>SRPCAP</td>
<td>SRP-capable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>HNPCAP</td>
<td>HNP-capable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TRDT</td>
<td>USB turnaround time</td>
<td>10</td>
<td>4</td>
</tr>
<tr>
<td>FHMOD</td>
<td>Force host mode</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FDMOD</td>
<td>Force device mode</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CTXPKT</td>
<td>Corrupt Tx packet</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_GRSTCTL</h5>
								(displayName:<strong>FS_GRSTCTL</strong>) : OTG_FS reset register
          (OTG_FS_GRSTCTL)<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x20000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSRST</td>
<td>Core soft reset</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>HSRST</td>
<td>HCLK soft reset</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FCRST</td>
<td>Host frame counter reset</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RXFFLSH</td>
<td>RxFIFO flush</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TXFFLSH</td>
<td>TxFIFO flush</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>AHBIDL</td>
<td>AHB master idle</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_GINTSTS</h5>
								(displayName:<strong>FS_GINTSTS</strong>) : OTG_FS core interrupt register
          (OTG_FS_GINTSTS)<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x04000020<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CMOD</td>
<td>Current mode of operation</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>MMIS</td>
<td>Mode mismatch interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OTGINT</td>
<td>OTG interrupt</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SOF</td>
<td>Start of frame</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RXFLVL</td>
<td>RxFIFO non-empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>NPTXFE</td>
<td>Non-periodic TxFIFO empty</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GINAKEFF</td>
<td>Global IN non-periodic NAK
              effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>GOUTNAKEFF</td>
<td>Global OUT NAK effective</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ESUSP</td>
<td>Early suspend</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>USBSUSP</td>
<td>USB suspend</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>USBRST</td>
<td>USB reset</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ENUMDNE</td>
<td>Enumeration done</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ISOODRP</td>
<td>Isochronous OUT packet dropped
              interrupt</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>EOPF</td>
<td>End of periodic frame
              interrupt</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IEPINT</td>
<td>IN endpoint interrupt</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>OEPINT</td>
<td>OUT endpoint interrupt</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IISOIXFR</td>
<td>Incomplete isochronous IN
              transfer</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>IPXFR_INCOMPISOOUT</td>
<td>Incomplete periodic transfer(Host
              mode)/Incomplete isochronous OUT transfer(Device
              mode)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>HPRTINT</td>
<td>Host port interrupt</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>HCINT</td>
<td>Host channels interrupt</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>PTXFE</td>
<td>Periodic TxFIFO empty</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CIDSCHG</td>
<td>Connector ID status change</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>DISCINT</td>
<td>Disconnect detected
              interrupt</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SRQINT</td>
<td>Session request/new session detected
              interrupt</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>WKUPINT</td>
<td>Resume/remote wakeup detected
              interrupt</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_GINTMSK</h5>
								(displayName:<strong>FS_GINTMSK</strong>) : OTG_FS interrupt mask register
          (OTG_FS_GINTMSK)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MMISM</td>
<td>Mode mismatch interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OTGINT</td>
<td>OTG interrupt mask</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SOFM</td>
<td>Start of frame mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RXFLVLM</td>
<td>Receive FIFO non-empty
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>NPTXFEM</td>
<td>Non-periodic TxFIFO empty
              mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GINAKEFFM</td>
<td>Global non-periodic IN NAK effective
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>GONAKEFFM</td>
<td>Global OUT NAK effective
              mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ESUSPM</td>
<td>Early suspend mask</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>USBSUSPM</td>
<td>USB suspend mask</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>USBRST</td>
<td>USB reset mask</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ENUMDNEM</td>
<td>Enumeration done mask</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ISOODRPM</td>
<td>Isochronous OUT packet dropped interrupt
              mask</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>EOPFM</td>
<td>End of periodic frame interrupt
              mask</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EPMISM</td>
<td>Endpoint mismatch interrupt
              mask</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>IEPINT</td>
<td>IN endpoints interrupt
              mask</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>OEPINT</td>
<td>OUT endpoints interrupt
              mask</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IISOIXFRM</td>
<td>Incomplete isochronous IN transfer
              mask</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>IPXFRM_IISOOXFRM</td>
<td>Incomplete periodic transfer mask(Host
              mode)/Incomplete isochronous OUT transfer mask(Device
              mode)</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>PRTIM</td>
<td>Host port interrupt mask</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>HCIM</td>
<td>Host channels interrupt
              mask</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>PTXFEM</td>
<td>Periodic TxFIFO empty mask</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CIDSCHGM</td>
<td>Connector ID status change
              mask</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>DISCINT</td>
<td>Disconnect detected interrupt
              mask</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SRQIM</td>
<td>Session request/new session detected
              interrupt mask</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>WUIM</td>
<td>Resume/remote wakeup detected interrupt
              mask</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_GRXSTSR_Device</h5>
								(displayName:<strong>FS_GRXSTSR_Device</strong>) : OTG_FS Receive status debug read(Device
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>BCNT</td>
<td>Byte count</td>
<td>4</td>
<td>11</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>PKTSTS</td>
<td>Packet status</td>
<td>17</td>
<td>4</td>
</tr>
<tr>
<td>FRMNUM</td>
<td>Frame number</td>
<td>21</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>FS_GRXSTSR_Host</h5>
								(displayName:<strong>FS_GRXSTSR_Host</strong>) : OTG_FS Receive status debug read(Host
          mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>BCNT</td>
<td>Byte count</td>
<td>4</td>
<td>11</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>PKTSTS</td>
<td>Packet status</td>
<td>17</td>
<td>4</td>
</tr>
<tr>
<td>FRMNUM</td>
<td>Frame number</td>
<td>21</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>FS_GRXFSIZ</h5>
								(displayName:<strong>FS_GRXFSIZ</strong>) : OTG_FS Receive FIFO size register
          (OTG_FS_GRXFSIZ)<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RXFD</td>
<td>RxFIFO depth</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_GNPTXFSIZ_Device</h5>
								(displayName:<strong>FS_GNPTXFSIZ_Device</strong>) : OTG_FS non-periodic transmit FIFO size
          register (Device mode)<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TX0FSA</td>
<td>Endpoint 0 transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>TX0FD</td>
<td>Endpoint 0 TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_GNPTXFSIZ_Host</h5>
								(displayName:<strong>FS_GNPTXFSIZ_Host</strong>) : OTG_FS non-periodic transmit FIFO size
          register (Host mode)<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NPTXFSA</td>
<td>Non-periodic transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>NPTXFD</td>
<td>Non-periodic TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_GNPTXSTS</h5>
								(displayName:<strong>FS_GNPTXSTS</strong>) : OTG_FS non-periodic transmit FIFO/queue
          status register (OTG_FS_GNPTXSTS)<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00080200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NPTXFSAV</td>
<td>Non-periodic TxFIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>NPTQXSAV</td>
<td>Non-periodic transmit request queue
              space available</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>NPTXQTOP</td>
<td>Top of the non-periodic transmit request
              queue</td>
<td>24</td>
<td>7</td>
</tr>
</table>
</li>
<li>
<h5>FS_GCCFG</h5>
								(displayName:<strong>FS_GCCFG</strong>) : OTG_FS general core configuration register
          (OTG_FS_GCCFG)<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PWRDWN</td>
<td>Power down</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>VBUSASEN</td>
<td>Enable the VBUS sensing
              device</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>VBUSBSEN</td>
<td>Enable the VBUS sensing
              device</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>SOFOUTEN</td>
<td>SOF output enable</td>
<td>20</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_CID</h5>
								(displayName:<strong>FS_CID</strong>) : core ID register<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00001000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRODUCT_ID</td>
<td>Product ID field</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>FS_HPTXFSIZ</h5>
								(displayName:<strong>FS_HPTXFSIZ</strong>) : OTG_FS Host periodic transmit FIFO size
          register (OTG_FS_HPTXFSIZ)<strong> addressOffset: </strong>0x100<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000600<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PTXSA</td>
<td>Host periodic TxFIFO start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>PTXFSIZ</td>
<td>Host periodic TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_DIEPTXF1</h5>
								(displayName:<strong>FS_DIEPTXF1</strong>) : OTG_FS device IN endpoint transmit FIFO size
          register (OTG_FS_DIEPTXF2)<strong> addressOffset: </strong>0x104<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFO2 transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_DIEPTXF2</h5>
								(displayName:<strong>FS_DIEPTXF2</strong>) : OTG_FS device IN endpoint transmit FIFO size
          register (OTG_FS_DIEPTXF3)<strong> addressOffset: </strong>0x108<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFO3 transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_DIEPTXF3</h5>
								(displayName:<strong>FS_DIEPTXF3</strong>) : OTG_FS device IN endpoint transmit FIFO size
          register (OTG_FS_DIEPTXF4)<strong> addressOffset: </strong>0x10C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFO4 transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_FS_HOST:</h3>USB on the go full speed<ol>
<li><h4>groupName : USB_OTG_FS</h4></li>
<li><h4>baseAddress : 0x50000400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>FS_HCFG</h5>
								(displayName:<strong>FS_HCFG</strong>) : OTG_FS host configuration register
          (OTG_FS_HCFG)<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FSLSPCS</td>
<td>FS/LS PHY clock select</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>FSLSS</td>
<td>FS- and LS-only support</td>
<td>2</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>HFIR</h5>
								(displayName:<strong>HFIR</strong>) : OTG_FS Host frame interval
          register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000EA60<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FRIVL</td>
<td>Frame interval</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_HFNUM</h5>
								(displayName:<strong>FS_HFNUM</strong>) : OTG_FS host frame number/frame time
          remaining register (OTG_FS_HFNUM)<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00003FFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FRNUM</td>
<td>Frame number</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>FTREM</td>
<td>Frame time remaining</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_HPTXSTS</h5>
								(displayName:<strong>FS_HPTXSTS</strong>) : OTG_FS_Host periodic transmit FIFO/queue
          status register (OTG_FS_HPTXSTS)<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00080100<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PTXFSAVL</td>
<td>Periodic transmit data FIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>PTXQSAV</td>
<td>Periodic transmit request queue space
              available</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>PTXQTOP</td>
<td>Top of the periodic transmit request
              queue</td>
<td>24</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>HAINT</h5>
								(displayName:<strong>HAINT</strong>) : OTG_FS Host all channels interrupt
          register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HAINT</td>
<td>Channel interrupts</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>HAINTMSK</h5>
								(displayName:<strong>HAINTMSK</strong>) : OTG_FS host all channels interrupt mask
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HAINTM</td>
<td>Channel interrupt mask</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_HPRT</h5>
								(displayName:<strong>FS_HPRT</strong>) : OTG_FS host port control and status register
          (OTG_FS_HPRT)<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PCSTS</td>
<td>Port connect status</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>PCDET</td>
<td>Port connect detected</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PENA</td>
<td>Port enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PENCHNG</td>
<td>Port enable/disable change</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>POCA</td>
<td>Port overcurrent active</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>POCCHNG</td>
<td>Port overcurrent change</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>PRES</td>
<td>Port resume</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PSUSP</td>
<td>Port suspend</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PRST</td>
<td>Port reset</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>PLSTS</td>
<td>Port line status</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>PPWR</td>
<td>Port power</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>PTCTL</td>
<td>Port test control</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>PSPD</td>
<td>Port speed</td>
<td>17</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR0</h5>
								(displayName:<strong>FS_HCCHAR0</strong>) : OTG_FS host channel-0 characteristics
          register (OTG_FS_HCCHAR0)<strong> addressOffset: </strong>0x100<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR1</h5>
								(displayName:<strong>FS_HCCHAR1</strong>) : OTG_FS host channel-1 characteristics
          register (OTG_FS_HCCHAR1)<strong> addressOffset: </strong>0x120<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR2</h5>
								(displayName:<strong>FS_HCCHAR2</strong>) : OTG_FS host channel-2 characteristics
          register (OTG_FS_HCCHAR2)<strong> addressOffset: </strong>0x140<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR3</h5>
								(displayName:<strong>FS_HCCHAR3</strong>) : OTG_FS host channel-3 characteristics
          register (OTG_FS_HCCHAR3)<strong> addressOffset: </strong>0x160<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR4</h5>
								(displayName:<strong>FS_HCCHAR4</strong>) : OTG_FS host channel-4 characteristics
          register (OTG_FS_HCCHAR4)<strong> addressOffset: </strong>0x180<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR5</h5>
								(displayName:<strong>FS_HCCHAR5</strong>) : OTG_FS host channel-5 characteristics
          register (OTG_FS_HCCHAR5)<strong> addressOffset: </strong>0x1A0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR6</h5>
								(displayName:<strong>FS_HCCHAR6</strong>) : OTG_FS host channel-6 characteristics
          register (OTG_FS_HCCHAR6)<strong> addressOffset: </strong>0x1C0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCCHAR7</h5>
								(displayName:<strong>FS_HCCHAR7</strong>) : OTG_FS host channel-7 characteristics
          register (OTG_FS_HCCHAR7)<strong> addressOffset: </strong>0x1E0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multicount</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT0</h5>
								(displayName:<strong>FS_HCINT0</strong>) : OTG_FS host channel-0 interrupt register
          (OTG_FS_HCINT0)<strong> addressOffset: </strong>0x108<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT1</h5>
								(displayName:<strong>FS_HCINT1</strong>) : OTG_FS host channel-1 interrupt register
          (OTG_FS_HCINT1)<strong> addressOffset: </strong>0x128<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT2</h5>
								(displayName:<strong>FS_HCINT2</strong>) : OTG_FS host channel-2 interrupt register
          (OTG_FS_HCINT2)<strong> addressOffset: </strong>0x148<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT3</h5>
								(displayName:<strong>FS_HCINT3</strong>) : OTG_FS host channel-3 interrupt register
          (OTG_FS_HCINT3)<strong> addressOffset: </strong>0x168<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT4</h5>
								(displayName:<strong>FS_HCINT4</strong>) : OTG_FS host channel-4 interrupt register
          (OTG_FS_HCINT4)<strong> addressOffset: </strong>0x188<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT5</h5>
								(displayName:<strong>FS_HCINT5</strong>) : OTG_FS host channel-5 interrupt register
          (OTG_FS_HCINT5)<strong> addressOffset: </strong>0x1A8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT6</h5>
								(displayName:<strong>FS_HCINT6</strong>) : OTG_FS host channel-6 interrupt register
          (OTG_FS_HCINT6)<strong> addressOffset: </strong>0x1C8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINT7</h5>
								(displayName:<strong>FS_HCINT7</strong>) : OTG_FS host channel-7 interrupt register
          (OTG_FS_HCINT7)<strong> addressOffset: </strong>0x1E8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK0</h5>
								(displayName:<strong>FS_HCINTMSK0</strong>) : OTG_FS host channel-0 mask register
          (OTG_FS_HCINTMSK0)<strong> addressOffset: </strong>0x10C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK1</h5>
								(displayName:<strong>FS_HCINTMSK1</strong>) : OTG_FS host channel-1 mask register
          (OTG_FS_HCINTMSK1)<strong> addressOffset: </strong>0x12C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK2</h5>
								(displayName:<strong>FS_HCINTMSK2</strong>) : OTG_FS host channel-2 mask register
          (OTG_FS_HCINTMSK2)<strong> addressOffset: </strong>0x14C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK3</h5>
								(displayName:<strong>FS_HCINTMSK3</strong>) : OTG_FS host channel-3 mask register
          (OTG_FS_HCINTMSK3)<strong> addressOffset: </strong>0x16C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK4</h5>
								(displayName:<strong>FS_HCINTMSK4</strong>) : OTG_FS host channel-4 mask register
          (OTG_FS_HCINTMSK4)<strong> addressOffset: </strong>0x18C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK5</h5>
								(displayName:<strong>FS_HCINTMSK5</strong>) : OTG_FS host channel-5 mask register
          (OTG_FS_HCINTMSK5)<strong> addressOffset: </strong>0x1AC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK6</h5>
								(displayName:<strong>FS_HCINTMSK6</strong>) : OTG_FS host channel-6 mask register
          (OTG_FS_HCINTMSK6)<strong> addressOffset: </strong>0x1CC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCINTMSK7</h5>
								(displayName:<strong>FS_HCINTMSK7</strong>) : OTG_FS host channel-7 mask register
          (OTG_FS_HCINTMSK7)<strong> addressOffset: </strong>0x1EC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ0</h5>
								(displayName:<strong>FS_HCTSIZ0</strong>) : OTG_FS host channel-0 transfer size
          register<strong> addressOffset: </strong>0x110<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ1</h5>
								(displayName:<strong>FS_HCTSIZ1</strong>) : OTG_FS host channel-1 transfer size
          register<strong> addressOffset: </strong>0x130<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ2</h5>
								(displayName:<strong>FS_HCTSIZ2</strong>) : OTG_FS host channel-2 transfer size
          register<strong> addressOffset: </strong>0x150<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ3</h5>
								(displayName:<strong>FS_HCTSIZ3</strong>) : OTG_FS host channel-3 transfer size
          register<strong> addressOffset: </strong>0x170<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ4</h5>
								(displayName:<strong>FS_HCTSIZ4</strong>) : OTG_FS host channel-x transfer size
          register<strong> addressOffset: </strong>0x190<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ5</h5>
								(displayName:<strong>FS_HCTSIZ5</strong>) : OTG_FS host channel-5 transfer size
          register<strong> addressOffset: </strong>0x1B0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ6</h5>
								(displayName:<strong>FS_HCTSIZ6</strong>) : OTG_FS host channel-6 transfer size
          register<strong> addressOffset: </strong>0x1D0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_HCTSIZ7</h5>
								(displayName:<strong>FS_HCTSIZ7</strong>) : OTG_FS host channel-7 transfer size
          register<strong> addressOffset: </strong>0x1F0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_FS_DEVICE:</h3>USB on the go full speed<ol>
<li><h4>groupName : USB_OTG_FS</h4></li>
<li><h4>baseAddress : 0x50000800</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>FS_DCFG</h5>
								(displayName:<strong>FS_DCFG</strong>) : OTG_FS device configuration register
          (OTG_FS_DCFG)<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x02200000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DSPD</td>
<td>Device speed</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>NZLSOHSK</td>
<td>Non-zero-length status OUT
              handshake</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>PFIVL</td>
<td>Periodic frame interval</td>
<td>11</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>FS_DCTL</h5>
								(displayName:<strong>FS_DCTL</strong>) : OTG_FS device control register
          (OTG_FS_DCTL)<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RWUSIG</td>
<td>Remote wakeup signaling</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>SDIS</td>
<td>Soft disconnect</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GINSTS</td>
<td>Global IN NAK status</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>GONSTS</td>
<td>Global OUT NAK status</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TCTL</td>
<td>Test control</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SGINAK</td>
<td>Set global IN NAK</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CGINAK</td>
<td>Clear global IN NAK</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>SGONAK</td>
<td>Set global OUT NAK</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CGONAK</td>
<td>Clear global OUT NAK</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>POPRGDNE</td>
<td>Power-on programming done</td>
<td>11</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_DSTS</h5>
								(displayName:<strong>FS_DSTS</strong>) : OTG_FS device status register
          (OTG_FS_DSTS)<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000010<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SUSPSTS</td>
<td>Suspend status</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>ENUMSPD</td>
<td>Enumerated speed</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>EERR</td>
<td>Erratic error</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FNSOF</td>
<td>Frame number of the received
              SOF</td>
<td>8</td>
<td>14</td>
</tr>
</table>
</li>
<li>
<h5>FS_DIEPMSK</h5>
								(displayName:<strong>FS_DIEPMSK</strong>) : OTG_FS device IN endpoint common interrupt
          mask register (OTG_FS_DIEPMSK)<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed interrupt
              mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDM</td>
<td>Endpoint disabled interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOM</td>
<td>Timeout condition mask (Non-isochronous
              endpoints)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFEMSK</td>
<td>IN token received when TxFIFO empty
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNMM</td>
<td>IN token received with EP mismatch
              mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>INEPNEM</td>
<td>IN endpoint NAK effective
              mask</td>
<td>6</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_DOEPMSK</h5>
								(displayName:<strong>FS_DOEPMSK</strong>) : OTG_FS device OUT endpoint common interrupt
          mask register (OTG_FS_DOEPMSK)<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed interrupt
              mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDM</td>
<td>Endpoint disabled interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUPM</td>
<td>SETUP phase done mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDM</td>
<td>OUT token received when endpoint
              disabled mask</td>
<td>4</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS_DAINT</h5>
								(displayName:<strong>FS_DAINT</strong>) : OTG_FS device all endpoints interrupt
          register (OTG_FS_DAINT)<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IEPINT</td>
<td>IN endpoint interrupt bits</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>OEPINT</td>
<td>OUT endpoint interrupt
              bits</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_DAINTMSK</h5>
								(displayName:<strong>FS_DAINTMSK</strong>) : OTG_FS all endpoints interrupt mask register
          (OTG_FS_DAINTMSK)<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IEPM</td>
<td>IN EP interrupt mask bits</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>OEPINT</td>
<td>OUT endpoint interrupt
              bits</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DVBUSDIS</h5>
								(displayName:<strong>DVBUSDIS</strong>) : OTG_FS device VBUS discharge time
          register<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000017D7<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>VBUSDT</td>
<td>Device VBUS discharge time</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DVBUSPULSE</h5>
								(displayName:<strong>DVBUSPULSE</strong>) : OTG_FS device VBUS pulsing time
          register<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x000005B8<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DVBUSP</td>
<td>Device VBUS pulsing time</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>DIEPEMPMSK</h5>
								(displayName:<strong>DIEPEMPMSK</strong>) : OTG_FS device IN endpoint FIFO empty
          interrupt mask register<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXFEM</td>
<td>IN EP Tx FIFO empty interrupt mask
              bits</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>FS_DIEPCTL0</h5>
								(displayName:<strong>FS_DIEPCTL0</strong>) : OTG_FS device control IN endpoint 0 control
          register (OTG_FS_DIEPCTL0)<strong> addressOffset: </strong>0x100<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIEPCTL1</h5>
								(displayName:<strong>DIEPCTL1</strong>) : OTG device endpoint-1 control
          register<strong> addressOffset: </strong>0x120<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPENA</td>
<td>EPENA</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>EPDIS</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM_SD1PID</td>
<td>SODDFRM/SD1PID</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>SD0PID/SEVNFRM</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>SNAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>CNAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TXFNUM</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>Stall</td>
<td>Stall</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>EPTYP</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAKSTS</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>EONUM/DPID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USBAEP</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MPSIZ</td>
<td>MPSIZ</td>
<td>0</td>
<td>11</td>
</tr>
</table>
</li>
<li>
<h5>DIEPCTL2</h5>
								(displayName:<strong>DIEPCTL2</strong>) : OTG device endpoint-2 control
          register<strong> addressOffset: </strong>0x140<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPENA</td>
<td>EPENA</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>EPDIS</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>SODDFRM</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>SD0PID/SEVNFRM</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>SNAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>CNAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TXFNUM</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>Stall</td>
<td>Stall</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>EPTYP</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAKSTS</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>EONUM/DPID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USBAEP</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MPSIZ</td>
<td>MPSIZ</td>
<td>0</td>
<td>11</td>
</tr>
</table>
</li>
<li>
<h5>DIEPCTL3</h5>
								(displayName:<strong>DIEPCTL3</strong>) : OTG device endpoint-3 control
          register<strong> addressOffset: </strong>0x160<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPENA</td>
<td>EPENA</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>EPDIS</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>SODDFRM</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>SD0PID/SEVNFRM</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>SNAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>CNAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TXFNUM</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>Stall</td>
<td>Stall</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>EPTYP</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAKSTS</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>EONUM/DPID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USBAEP</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MPSIZ</td>
<td>MPSIZ</td>
<td>0</td>
<td>11</td>
</tr>
</table>
</li>
<li>
<h5>DOEPCTL0</h5>
								(displayName:<strong>DOEPCTL0</strong>) : device endpoint-0 control
          register<strong> addressOffset: </strong>0x300<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00008000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPENA</td>
<td>EPENA</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>EPDIS</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>SNAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>CNAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>Stall</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>SNPM</td>
<td>SNPM</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>EPTYP</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAKSTS</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USBAEP</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MPSIZ</td>
<td>MPSIZ</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>DOEPCTL1</h5>
								(displayName:<strong>DOEPCTL1</strong>) : device endpoint-1 control
          register<strong> addressOffset: </strong>0x320<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPENA</td>
<td>EPENA</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>EPDIS</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>SODDFRM</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>SD0PID/SEVNFRM</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>SNAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>CNAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>Stall</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>SNPM</td>
<td>SNPM</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>EPTYP</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAKSTS</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>EONUM/DPID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USBAEP</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MPSIZ</td>
<td>MPSIZ</td>
<td>0</td>
<td>11</td>
</tr>
</table>
</li>
<li>
<h5>DOEPCTL2</h5>
								(displayName:<strong>DOEPCTL2</strong>) : device endpoint-2 control
          register<strong> addressOffset: </strong>0x340<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPENA</td>
<td>EPENA</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>EPDIS</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>SODDFRM</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>SD0PID/SEVNFRM</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>SNAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>CNAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>Stall</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>SNPM</td>
<td>SNPM</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>EPTYP</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAKSTS</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>EONUM/DPID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USBAEP</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MPSIZ</td>
<td>MPSIZ</td>
<td>0</td>
<td>11</td>
</tr>
</table>
</li>
<li>
<h5>DOEPCTL3</h5>
								(displayName:<strong>DOEPCTL3</strong>) : device endpoint-3 control
          register<strong> addressOffset: </strong>0x360<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPENA</td>
<td>EPENA</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>EPDIS</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>SODDFRM</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>SD0PID/SEVNFRM</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>SNAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>CNAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>Stall</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>SNPM</td>
<td>SNPM</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>EPTYP</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAKSTS</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>EONUM/DPID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USBAEP</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MPSIZ</td>
<td>MPSIZ</td>
<td>0</td>
<td>11</td>
</tr>
</table>
</li>
<li>
<h5>DIEPINT0</h5>
								(displayName:<strong>DIEPINT0</strong>) : device endpoint-x interrupt
          register<strong> addressOffset: </strong>0x108<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TXFE</td>
<td>TXFE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>INEPNE</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>ITTXFE</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>TOC</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIEPINT1</h5>
								(displayName:<strong>DIEPINT1</strong>) : device endpoint-1 interrupt
          register<strong> addressOffset: </strong>0x128<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TXFE</td>
<td>TXFE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>INEPNE</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>ITTXFE</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>TOC</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIEPINT2</h5>
								(displayName:<strong>DIEPINT2</strong>) : device endpoint-2 interrupt
          register<strong> addressOffset: </strong>0x148<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TXFE</td>
<td>TXFE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>INEPNE</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>ITTXFE</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>TOC</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIEPINT3</h5>
								(displayName:<strong>DIEPINT3</strong>) : device endpoint-3 interrupt
          register<strong> addressOffset: </strong>0x168<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TXFE</td>
<td>TXFE</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>INEPNE</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>ITTXFE</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>TOC</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DOEPINT0</h5>
								(displayName:<strong>DOEPINT0</strong>) : device endpoint-0 interrupt
          register<strong> addressOffset: </strong>0x308<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>B2BSTUP</td>
<td>B2BSTUP</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OTEPDIS</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>STUP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DOEPINT1</h5>
								(displayName:<strong>DOEPINT1</strong>) : device endpoint-1 interrupt
          register<strong> addressOffset: </strong>0x328<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>B2BSTUP</td>
<td>B2BSTUP</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OTEPDIS</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>STUP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DOEPINT2</h5>
								(displayName:<strong>DOEPINT2</strong>) : device endpoint-2 interrupt
          register<strong> addressOffset: </strong>0x348<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>B2BSTUP</td>
<td>B2BSTUP</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OTEPDIS</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>STUP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DOEPINT3</h5>
								(displayName:<strong>DOEPINT3</strong>) : device endpoint-3 interrupt
          register<strong> addressOffset: </strong>0x368<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>B2BSTUP</td>
<td>B2BSTUP</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OTEPDIS</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>STUP</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>EPDISD</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XFRC</td>
<td>XFRC</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIEPTSIZ0</h5>
								(displayName:<strong>DIEPTSIZ0</strong>) : device endpoint-0 transfer size
          register<strong> addressOffset: </strong>0x110<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>2</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>7</td>
</tr>
</table>
</li>
<li>
<h5>DOEPTSIZ0</h5>
								(displayName:<strong>DOEPTSIZ0</strong>) : device OUT endpoint-0 transfer size
          register<strong> addressOffset: </strong>0x310<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STUPCNT</td>
<td>SETUP packet count</td>
<td>29</td>
<td>2</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>7</td>
</tr>
</table>
</li>
<li>
<h5>DIEPTSIZ1</h5>
								(displayName:<strong>DIEPTSIZ1</strong>) : device endpoint-1 transfer size
          register<strong> addressOffset: </strong>0x130<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
</table>
</li>
<li>
<h5>DIEPTSIZ2</h5>
								(displayName:<strong>DIEPTSIZ2</strong>) : device endpoint-2 transfer size
          register<strong> addressOffset: </strong>0x150<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
</table>
</li>
<li>
<h5>DIEPTSIZ3</h5>
								(displayName:<strong>DIEPTSIZ3</strong>) : device endpoint-3 transfer size
          register<strong> addressOffset: </strong>0x170<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
</table>
</li>
<li>
<h5>DTXFSTS0</h5>
								(displayName:<strong>DTXFSTS0</strong>) : OTG_FS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x118<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DTXFSTS1</h5>
								(displayName:<strong>DTXFSTS1</strong>) : OTG_FS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x138<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DTXFSTS2</h5>
								(displayName:<strong>DTXFSTS2</strong>) : OTG_FS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x158<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DTXFSTS3</h5>
								(displayName:<strong>DTXFSTS3</strong>) : OTG_FS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x178<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>DOEPTSIZ1</h5>
								(displayName:<strong>DOEPTSIZ1</strong>) : device OUT endpoint-1 transfer size
          register<strong> addressOffset: </strong>0x330<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RXDPID_STUPCNT</td>
<td>Received data PID/SETUP packet
              count</td>
<td>29</td>
<td>2</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
</table>
</li>
<li>
<h5>DOEPTSIZ2</h5>
								(displayName:<strong>DOEPTSIZ2</strong>) : device OUT endpoint-2 transfer size
          register<strong> addressOffset: </strong>0x350<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RXDPID_STUPCNT</td>
<td>Received data PID/SETUP packet
              count</td>
<td>29</td>
<td>2</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
</table>
</li>
<li>
<h5>DOEPTSIZ3</h5>
								(displayName:<strong>DOEPTSIZ3</strong>) : device OUT endpoint-3 transfer size
          register<strong> addressOffset: </strong>0x370<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RXDPID_STUPCNT</td>
<td>Received data PID/SETUP packet
              count</td>
<td>29</td>
<td>2</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_FS_PWRCLK:</h3>USB on the go full speed<ol>
<li><h4>groupName : USB_OTG_FS</h4></li>
<li><h4>baseAddress : 0x50000E00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol><li>
<h5>FS_PCGCCTL</h5>
								(displayName:<strong>FS_PCGCCTL</strong>) : OTG_FS power and clock gating control
          register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STPPCLK</td>
<td>Stop PHY clock</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>GATEHCLK</td>
<td>Gate HCLK</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PHYSUSP</td>
<td>PHY Suspended</td>
<td>4</td>
<td>1</td>
</tr>
</table>
</li></ol>
</li>
</ol>
</li>
<li>
<h3>CAN1:</h3>Controller area network<ol>
<li><h4>groupName : CAN</h4></li>
<li><h4>baseAddress : 0x40006400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>CAN1_TX</strong>:CAN1 TX interrupts<strong> value:</strong>19</li>
<li>
<h4>interrupt : </h4>
<strong>CAN1_RX0</strong>:CAN1 RX0 interrupts<strong> value:</strong>20</li>
<li>
<h4>interrupt : </h4>
<strong>CAN1_RX1</strong>:CAN1 RX1 interrupts<strong> value:</strong>21</li>
<li>
<h4>interrupt : </h4>
<strong>CAN1_SCE</strong>:CAN1 SCE interrupt<strong> value:</strong>22</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>MCR</h5>
								(displayName:<strong>MCR</strong>) : master control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00010002<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DBF</td>
<td>DBF</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>RESET</td>
<td>RESET</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TTCM</td>
<td>TTCM</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ABOM</td>
<td>ABOM</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>AWUM</td>
<td>AWUM</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NART</td>
<td>NART</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>RFLM</td>
<td>RFLM</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TXFP</td>
<td>TXFP</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SLEEP</td>
<td>SLEEP</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INRQ</td>
<td>INRQ</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MSR</h5>
								(displayName:<strong>MSR</strong>) : master status register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000C02<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RX</td>
<td>RX</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>SAMP</td>
<td>SAMP</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>RXM</td>
<td>RXM</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TXM</td>
<td>TXM</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>SLAKI</td>
<td>SLAKI</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>WKUI</td>
<td>WKUI</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ERRI</td>
<td>ERRI</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SLAK</td>
<td>SLAK</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INAK</td>
<td>INAK</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>TSR</h5>
								(displayName:<strong>TSR</strong>) : transmit status register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x1C000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LOW2</td>
<td>Lowest priority flag for mailbox
              2</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>LOW1</td>
<td>Lowest priority flag for mailbox
              1</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>LOW0</td>
<td>Lowest priority flag for mailbox
              0</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>TME2</td>
<td>Lowest priority flag for mailbox
              2</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>TME1</td>
<td>Lowest priority flag for mailbox
              1</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>TME0</td>
<td>Lowest priority flag for mailbox
              0</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CODE</td>
<td>CODE</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>ABRQ2</td>
<td>ABRQ2</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>TERR2</td>
<td>TERR2</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>ALST2</td>
<td>ALST2</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TXOK2</td>
<td>TXOK2</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>RQCP2</td>
<td>RQCP2</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>ABRQ1</td>
<td>ABRQ1</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TERR1</td>
<td>TERR1</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>ALST1</td>
<td>ALST1</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>TXOK1</td>
<td>TXOK1</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>RQCP1</td>
<td>RQCP1</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>ABRQ0</td>
<td>ABRQ0</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TERR0</td>
<td>TERR0</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ALST0</td>
<td>ALST0</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TXOK0</td>
<td>TXOK0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RQCP0</td>
<td>RQCP0</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>RF0R</h5>
								(displayName:<strong>RF0R</strong>) : receive FIFO 0 register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RFOM0</td>
<td>RFOM0</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FOVR0</td>
<td>FOVR0</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FULL0</td>
<td>FULL0</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FMP0</td>
<td>FMP0</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>RF1R</h5>
								(displayName:<strong>RF1R</strong>) : receive FIFO 1 register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RFOM1</td>
<td>RFOM1</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FOVR1</td>
<td>FOVR1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FULL1</td>
<td>FULL1</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FMP1</td>
<td>FMP1</td>
<td>0</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>IER</h5>
								(displayName:<strong>IER</strong>) : interrupt enable register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SLKIE</td>
<td>SLKIE</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>WKUIE</td>
<td>WKUIE</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>ERRIE</td>
<td>ERRIE</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LECIE</td>
<td>LECIE</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BOFIE</td>
<td>BOFIE</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>EPVIE</td>
<td>EPVIE</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>EWGIE</td>
<td>EWGIE</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FOVIE1</td>
<td>FOVIE1</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FFIE1</td>
<td>FFIE1</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FMPIE1</td>
<td>FMPIE1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FOVIE0</td>
<td>FOVIE0</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FFIE0</td>
<td>FFIE0</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FMPIE0</td>
<td>FMPIE0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TMEIE</td>
<td>TMEIE</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>ESR</h5>
								(displayName:<strong>ESR</strong>) : interrupt enable register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>REC</td>
<td>REC</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>TEC</td>
<td>TEC</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>LEC</td>
<td>LEC</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>BOFF</td>
<td>BOFF</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>EPVF</td>
<td>EPVF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EWGF</td>
<td>EWGF</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>BTR</h5>
								(displayName:<strong>BTR</strong>) : bit timing register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SILM</td>
<td>SILM</td>
<td>31</td>
<td>1</td>
</tr>
<tr>
<td>LBKM</td>
<td>LBKM</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>SJW</td>
<td>SJW</td>
<td>24</td>
<td>2</td>
</tr>
<tr>
<td>TS2</td>
<td>TS2</td>
<td>20</td>
<td>3</td>
</tr>
<tr>
<td>TS1</td>
<td>TS1</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>BRP</td>
<td>BRP</td>
<td>0</td>
<td>10</td>
</tr>
</table>
</li>
<li>
<h5>TI0R</h5>
								(displayName:<strong>TI0R</strong>) : TX mailbox identifier register<strong> addressOffset: </strong>0x180<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STID</td>
<td>STID</td>
<td>21</td>
<td>11</td>
</tr>
<tr>
<td>EXID</td>
<td>EXID</td>
<td>3</td>
<td>18</td>
</tr>
<tr>
<td>IDE</td>
<td>IDE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RTR</td>
<td>RTR</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TXRQ</td>
<td>TXRQ</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>TDT0R</h5>
								(displayName:<strong>TDT0R</strong>) : mailbox data length control and time stamp
          register<strong> addressOffset: </strong>0x184<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIME</td>
<td>TIME</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>TGT</td>
<td>TGT</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DLC</td>
<td>DLC</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>TDL0R</h5>
								(displayName:<strong>TDL0R</strong>) : mailbox data low register<strong> addressOffset: </strong>0x188<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA3</td>
<td>DATA3</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA2</td>
<td>DATA2</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA1</td>
<td>DATA1</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA0</td>
<td>DATA0</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>TDH0R</h5>
								(displayName:<strong>TDH0R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x18C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA7</td>
<td>DATA7</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA6</td>
<td>DATA6</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA5</td>
<td>DATA5</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA4</td>
<td>DATA4</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>TI1R</h5>
								(displayName:<strong>TI1R</strong>) : mailbox identifier register<strong> addressOffset: </strong>0x190<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STID</td>
<td>STID</td>
<td>21</td>
<td>11</td>
</tr>
<tr>
<td>EXID</td>
<td>EXID</td>
<td>3</td>
<td>18</td>
</tr>
<tr>
<td>IDE</td>
<td>IDE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RTR</td>
<td>RTR</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TXRQ</td>
<td>TXRQ</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>TDT1R</h5>
								(displayName:<strong>TDT1R</strong>) : mailbox data length control and time stamp
          register<strong> addressOffset: </strong>0x194<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIME</td>
<td>TIME</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>TGT</td>
<td>TGT</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DLC</td>
<td>DLC</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>TDL1R</h5>
								(displayName:<strong>TDL1R</strong>) : mailbox data low register<strong> addressOffset: </strong>0x198<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA3</td>
<td>DATA3</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA2</td>
<td>DATA2</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA1</td>
<td>DATA1</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA0</td>
<td>DATA0</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>TDH1R</h5>
								(displayName:<strong>TDH1R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x19C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA7</td>
<td>DATA7</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA6</td>
<td>DATA6</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA5</td>
<td>DATA5</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA4</td>
<td>DATA4</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>TI2R</h5>
								(displayName:<strong>TI2R</strong>) : mailbox identifier register<strong> addressOffset: </strong>0x1A0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STID</td>
<td>STID</td>
<td>21</td>
<td>11</td>
</tr>
<tr>
<td>EXID</td>
<td>EXID</td>
<td>3</td>
<td>18</td>
</tr>
<tr>
<td>IDE</td>
<td>IDE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RTR</td>
<td>RTR</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TXRQ</td>
<td>TXRQ</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>TDT2R</h5>
								(displayName:<strong>TDT2R</strong>) : mailbox data length control and time stamp
          register<strong> addressOffset: </strong>0x1A4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIME</td>
<td>TIME</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>TGT</td>
<td>TGT</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>DLC</td>
<td>DLC</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>TDL2R</h5>
								(displayName:<strong>TDL2R</strong>) : mailbox data low register<strong> addressOffset: </strong>0x1A8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA3</td>
<td>DATA3</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA2</td>
<td>DATA2</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA1</td>
<td>DATA1</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA0</td>
<td>DATA0</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>TDH2R</h5>
								(displayName:<strong>TDH2R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x1AC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA7</td>
<td>DATA7</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA6</td>
<td>DATA6</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA5</td>
<td>DATA5</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA4</td>
<td>DATA4</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>RI0R</h5>
								(displayName:<strong>RI0R</strong>) : receive FIFO mailbox identifier
          register<strong> addressOffset: </strong>0x1B0<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STID</td>
<td>STID</td>
<td>21</td>
<td>11</td>
</tr>
<tr>
<td>EXID</td>
<td>EXID</td>
<td>3</td>
<td>18</td>
</tr>
<tr>
<td>IDE</td>
<td>IDE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RTR</td>
<td>RTR</td>
<td>1</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>RDT0R</h5>
								(displayName:<strong>RDT0R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x1B4<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIME</td>
<td>TIME</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>FMI</td>
<td>FMI</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DLC</td>
<td>DLC</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>RDL0R</h5>
								(displayName:<strong>RDL0R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x1B8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA3</td>
<td>DATA3</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA2</td>
<td>DATA2</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA1</td>
<td>DATA1</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA0</td>
<td>DATA0</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>RDH0R</h5>
								(displayName:<strong>RDH0R</strong>) : receive FIFO mailbox data high
          register<strong> addressOffset: </strong>0x1BC<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA7</td>
<td>DATA7</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA6</td>
<td>DATA6</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA5</td>
<td>DATA5</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA4</td>
<td>DATA4</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>RI1R</h5>
								(displayName:<strong>RI1R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x1C0<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STID</td>
<td>STID</td>
<td>21</td>
<td>11</td>
</tr>
<tr>
<td>EXID</td>
<td>EXID</td>
<td>3</td>
<td>18</td>
</tr>
<tr>
<td>IDE</td>
<td>IDE</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RTR</td>
<td>RTR</td>
<td>1</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>RDT1R</h5>
								(displayName:<strong>RDT1R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x1C4<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TIME</td>
<td>TIME</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>FMI</td>
<td>FMI</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DLC</td>
<td>DLC</td>
<td>0</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>RDL1R</h5>
								(displayName:<strong>RDL1R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x1C8<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA3</td>
<td>DATA3</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA2</td>
<td>DATA2</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA1</td>
<td>DATA1</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA0</td>
<td>DATA0</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>RDH1R</h5>
								(displayName:<strong>RDH1R</strong>) : mailbox data high register<strong> addressOffset: </strong>0x1CC<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATA7</td>
<td>DATA7</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>DATA6</td>
<td>DATA6</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>DATA5</td>
<td>DATA5</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>DATA4</td>
<td>DATA4</td>
<td>0</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>FMR</h5>
								(displayName:<strong>FMR</strong>) : filter master register<strong> addressOffset: </strong>0x200<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x2A1C0E01<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CAN2SB</td>
<td>CAN2SB</td>
<td>8</td>
<td>6</td>
</tr>
<tr>
<td>FINIT</td>
<td>FINIT</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FM1R</h5>
								(displayName:<strong>FM1R</strong>) : filter mode register<strong> addressOffset: </strong>0x204<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FBM0</td>
<td>Filter mode</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FBM1</td>
<td>Filter mode</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FBM2</td>
<td>Filter mode</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FBM3</td>
<td>Filter mode</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FBM4</td>
<td>Filter mode</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FBM5</td>
<td>Filter mode</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FBM6</td>
<td>Filter mode</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FBM7</td>
<td>Filter mode</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FBM8</td>
<td>Filter mode</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FBM9</td>
<td>Filter mode</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FBM10</td>
<td>Filter mode</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FBM11</td>
<td>Filter mode</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FBM12</td>
<td>Filter mode</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FBM13</td>
<td>Filter mode</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FBM14</td>
<td>Filter mode</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FBM15</td>
<td>Filter mode</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FBM16</td>
<td>Filter mode</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FBM17</td>
<td>Filter mode</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FBM18</td>
<td>Filter mode</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FBM19</td>
<td>Filter mode</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FBM20</td>
<td>Filter mode</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FBM21</td>
<td>Filter mode</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FBM22</td>
<td>Filter mode</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FBM23</td>
<td>Filter mode</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FBM24</td>
<td>Filter mode</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FBM25</td>
<td>Filter mode</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FBM26</td>
<td>Filter mode</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FBM27</td>
<td>Filter mode</td>
<td>27</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FS1R</h5>
								(displayName:<strong>FS1R</strong>) : filter scale register<strong> addressOffset: </strong>0x20C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FSC0</td>
<td>Filter scale configuration</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FSC1</td>
<td>Filter scale configuration</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FSC2</td>
<td>Filter scale configuration</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FSC3</td>
<td>Filter scale configuration</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FSC4</td>
<td>Filter scale configuration</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FSC5</td>
<td>Filter scale configuration</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FSC6</td>
<td>Filter scale configuration</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FSC7</td>
<td>Filter scale configuration</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FSC8</td>
<td>Filter scale configuration</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FSC9</td>
<td>Filter scale configuration</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FSC10</td>
<td>Filter scale configuration</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FSC11</td>
<td>Filter scale configuration</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FSC12</td>
<td>Filter scale configuration</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FSC13</td>
<td>Filter scale configuration</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FSC14</td>
<td>Filter scale configuration</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FSC15</td>
<td>Filter scale configuration</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FSC16</td>
<td>Filter scale configuration</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FSC17</td>
<td>Filter scale configuration</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FSC18</td>
<td>Filter scale configuration</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FSC19</td>
<td>Filter scale configuration</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FSC20</td>
<td>Filter scale configuration</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FSC21</td>
<td>Filter scale configuration</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FSC22</td>
<td>Filter scale configuration</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FSC23</td>
<td>Filter scale configuration</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FSC24</td>
<td>Filter scale configuration</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FSC25</td>
<td>Filter scale configuration</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FSC26</td>
<td>Filter scale configuration</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FSC27</td>
<td>Filter scale configuration</td>
<td>27</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FFA1R</h5>
								(displayName:<strong>FFA1R</strong>) : filter FIFO assignment
          register<strong> addressOffset: </strong>0x214<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FFA0</td>
<td>Filter FIFO assignment for filter
              0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FFA1</td>
<td>Filter FIFO assignment for filter
              1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FFA2</td>
<td>Filter FIFO assignment for filter
              2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FFA3</td>
<td>Filter FIFO assignment for filter
              3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FFA4</td>
<td>Filter FIFO assignment for filter
              4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FFA5</td>
<td>Filter FIFO assignment for filter
              5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FFA6</td>
<td>Filter FIFO assignment for filter
              6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FFA7</td>
<td>Filter FIFO assignment for filter
              7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FFA8</td>
<td>Filter FIFO assignment for filter
              8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FFA9</td>
<td>Filter FIFO assignment for filter
              9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FFA10</td>
<td>Filter FIFO assignment for filter
              10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FFA11</td>
<td>Filter FIFO assignment for filter
              11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FFA12</td>
<td>Filter FIFO assignment for filter
              12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FFA13</td>
<td>Filter FIFO assignment for filter
              13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FFA14</td>
<td>Filter FIFO assignment for filter
              14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FFA15</td>
<td>Filter FIFO assignment for filter
              15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FFA16</td>
<td>Filter FIFO assignment for filter
              16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FFA17</td>
<td>Filter FIFO assignment for filter
              17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FFA18</td>
<td>Filter FIFO assignment for filter
              18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FFA19</td>
<td>Filter FIFO assignment for filter
              19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FFA20</td>
<td>Filter FIFO assignment for filter
              20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FFA21</td>
<td>Filter FIFO assignment for filter
              21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FFA22</td>
<td>Filter FIFO assignment for filter
              22</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FFA23</td>
<td>Filter FIFO assignment for filter
              23</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FFA24</td>
<td>Filter FIFO assignment for filter
              24</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FFA25</td>
<td>Filter FIFO assignment for filter
              25</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FFA26</td>
<td>Filter FIFO assignment for filter
              26</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FFA27</td>
<td>Filter FIFO assignment for filter
              27</td>
<td>27</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FA1R</h5>
								(displayName:<strong>FA1R</strong>) : filter activation register<strong> addressOffset: </strong>0x21C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FACT0</td>
<td>Filter active</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FACT1</td>
<td>Filter active</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FACT2</td>
<td>Filter active</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FACT3</td>
<td>Filter active</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FACT4</td>
<td>Filter active</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FACT5</td>
<td>Filter active</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FACT6</td>
<td>Filter active</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FACT7</td>
<td>Filter active</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FACT8</td>
<td>Filter active</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FACT9</td>
<td>Filter active</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FACT10</td>
<td>Filter active</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FACT11</td>
<td>Filter active</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FACT12</td>
<td>Filter active</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FACT13</td>
<td>Filter active</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FACT14</td>
<td>Filter active</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FACT15</td>
<td>Filter active</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FACT16</td>
<td>Filter active</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FACT17</td>
<td>Filter active</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FACT18</td>
<td>Filter active</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FACT19</td>
<td>Filter active</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FACT20</td>
<td>Filter active</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FACT21</td>
<td>Filter active</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FACT22</td>
<td>Filter active</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FACT23</td>
<td>Filter active</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FACT24</td>
<td>Filter active</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FACT25</td>
<td>Filter active</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FACT26</td>
<td>Filter active</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FACT27</td>
<td>Filter active</td>
<td>27</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F0R1</h5>
								(displayName:<strong>F0R1</strong>) : Filter bank 0 register 1<strong> addressOffset: </strong>0x240<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F0R2</h5>
								(displayName:<strong>F0R2</strong>) : Filter bank 0 register 2<strong> addressOffset: </strong>0x244<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F1R1</h5>
								(displayName:<strong>F1R1</strong>) : Filter bank 1 register 1<strong> addressOffset: </strong>0x248<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F1R2</h5>
								(displayName:<strong>F1R2</strong>) : Filter bank 1 register 2<strong> addressOffset: </strong>0x24C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F2R1</h5>
								(displayName:<strong>F2R1</strong>) : Filter bank 2 register 1<strong> addressOffset: </strong>0x250<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F2R2</h5>
								(displayName:<strong>F2R2</strong>) : Filter bank 2 register 2<strong> addressOffset: </strong>0x254<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F3R1</h5>
								(displayName:<strong>F3R1</strong>) : Filter bank 3 register 1<strong> addressOffset: </strong>0x258<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F3R2</h5>
								(displayName:<strong>F3R2</strong>) : Filter bank 3 register 2<strong> addressOffset: </strong>0x25C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F4R1</h5>
								(displayName:<strong>F4R1</strong>) : Filter bank 4 register 1<strong> addressOffset: </strong>0x260<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F4R2</h5>
								(displayName:<strong>F4R2</strong>) : Filter bank 4 register 2<strong> addressOffset: </strong>0x264<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F5R1</h5>
								(displayName:<strong>F5R1</strong>) : Filter bank 5 register 1<strong> addressOffset: </strong>0x268<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F5R2</h5>
								(displayName:<strong>F5R2</strong>) : Filter bank 5 register 2<strong> addressOffset: </strong>0x26C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F6R1</h5>
								(displayName:<strong>F6R1</strong>) : Filter bank 6 register 1<strong> addressOffset: </strong>0x270<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F6R2</h5>
								(displayName:<strong>F6R2</strong>) : Filter bank 6 register 2<strong> addressOffset: </strong>0x274<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F7R1</h5>
								(displayName:<strong>F7R1</strong>) : Filter bank 7 register 1<strong> addressOffset: </strong>0x278<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F7R2</h5>
								(displayName:<strong>F7R2</strong>) : Filter bank 7 register 2<strong> addressOffset: </strong>0x27C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F8R1</h5>
								(displayName:<strong>F8R1</strong>) : Filter bank 8 register 1<strong> addressOffset: </strong>0x280<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F8R2</h5>
								(displayName:<strong>F8R2</strong>) : Filter bank 8 register 2<strong> addressOffset: </strong>0x284<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F9R1</h5>
								(displayName:<strong>F9R1</strong>) : Filter bank 9 register 1<strong> addressOffset: </strong>0x288<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F9R2</h5>
								(displayName:<strong>F9R2</strong>) : Filter bank 9 register 2<strong> addressOffset: </strong>0x28C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F10R1</h5>
								(displayName:<strong>F10R1</strong>) : Filter bank 10 register 1<strong> addressOffset: </strong>0x290<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F10R2</h5>
								(displayName:<strong>F10R2</strong>) : Filter bank 10 register 2<strong> addressOffset: </strong>0x294<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F11R1</h5>
								(displayName:<strong>F11R1</strong>) : Filter bank 11 register 1<strong> addressOffset: </strong>0x298<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F11R2</h5>
								(displayName:<strong>F11R2</strong>) : Filter bank 11 register 2<strong> addressOffset: </strong>0x29C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F12R1</h5>
								(displayName:<strong>F12R1</strong>) : Filter bank 4 register 1<strong> addressOffset: </strong>0x2A0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F12R2</h5>
								(displayName:<strong>F12R2</strong>) : Filter bank 12 register 2<strong> addressOffset: </strong>0x2A4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F13R1</h5>
								(displayName:<strong>F13R1</strong>) : Filter bank 13 register 1<strong> addressOffset: </strong>0x2A8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F13R2</h5>
								(displayName:<strong>F13R2</strong>) : Filter bank 13 register 2<strong> addressOffset: </strong>0x2AC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F14R1</h5>
								(displayName:<strong>F14R1</strong>) : Filter bank 14 register 1<strong> addressOffset: </strong>0x2B0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F14R2</h5>
								(displayName:<strong>F14R2</strong>) : Filter bank 14 register 2<strong> addressOffset: </strong>0x2B4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F15R1</h5>
								(displayName:<strong>F15R1</strong>) : Filter bank 15 register 1<strong> addressOffset: </strong>0x2B8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F15R2</h5>
								(displayName:<strong>F15R2</strong>) : Filter bank 15 register 2<strong> addressOffset: </strong>0x2BC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F16R1</h5>
								(displayName:<strong>F16R1</strong>) : Filter bank 16 register 1<strong> addressOffset: </strong>0x2C0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F16R2</h5>
								(displayName:<strong>F16R2</strong>) : Filter bank 16 register 2<strong> addressOffset: </strong>0x2C4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F17R1</h5>
								(displayName:<strong>F17R1</strong>) : Filter bank 17 register 1<strong> addressOffset: </strong>0x2C8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F17R2</h5>
								(displayName:<strong>F17R2</strong>) : Filter bank 17 register 2<strong> addressOffset: </strong>0x2CC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F18R1</h5>
								(displayName:<strong>F18R1</strong>) : Filter bank 18 register 1<strong> addressOffset: </strong>0x2D0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F18R2</h5>
								(displayName:<strong>F18R2</strong>) : Filter bank 18 register 2<strong> addressOffset: </strong>0x2D4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F19R1</h5>
								(displayName:<strong>F19R1</strong>) : Filter bank 19 register 1<strong> addressOffset: </strong>0x2D8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F19R2</h5>
								(displayName:<strong>F19R2</strong>) : Filter bank 19 register 2<strong> addressOffset: </strong>0x2DC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F20R1</h5>
								(displayName:<strong>F20R1</strong>) : Filter bank 20 register 1<strong> addressOffset: </strong>0x2E0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F20R2</h5>
								(displayName:<strong>F20R2</strong>) : Filter bank 20 register 2<strong> addressOffset: </strong>0x2E4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F21R1</h5>
								(displayName:<strong>F21R1</strong>) : Filter bank 21 register 1<strong> addressOffset: </strong>0x2E8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F21R2</h5>
								(displayName:<strong>F21R2</strong>) : Filter bank 21 register 2<strong> addressOffset: </strong>0x2EC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F22R1</h5>
								(displayName:<strong>F22R1</strong>) : Filter bank 22 register 1<strong> addressOffset: </strong>0x2F0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F22R2</h5>
								(displayName:<strong>F22R2</strong>) : Filter bank 22 register 2<strong> addressOffset: </strong>0x2F4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F23R1</h5>
								(displayName:<strong>F23R1</strong>) : Filter bank 23 register 1<strong> addressOffset: </strong>0x2F8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F23R2</h5>
								(displayName:<strong>F23R2</strong>) : Filter bank 23 register 2<strong> addressOffset: </strong>0x2FC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F24R1</h5>
								(displayName:<strong>F24R1</strong>) : Filter bank 24 register 1<strong> addressOffset: </strong>0x300<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F24R2</h5>
								(displayName:<strong>F24R2</strong>) : Filter bank 24 register 2<strong> addressOffset: </strong>0x304<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F25R1</h5>
								(displayName:<strong>F25R1</strong>) : Filter bank 25 register 1<strong> addressOffset: </strong>0x308<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F25R2</h5>
								(displayName:<strong>F25R2</strong>) : Filter bank 25 register 2<strong> addressOffset: </strong>0x30C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F26R1</h5>
								(displayName:<strong>F26R1</strong>) : Filter bank 26 register 1<strong> addressOffset: </strong>0x310<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F26R2</h5>
								(displayName:<strong>F26R2</strong>) : Filter bank 26 register 2<strong> addressOffset: </strong>0x314<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F27R1</h5>
								(displayName:<strong>F27R1</strong>) : Filter bank 27 register 1<strong> addressOffset: </strong>0x318<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>F27R2</h5>
								(displayName:<strong>F27R2</strong>) : Filter bank 27 register 2<strong> addressOffset: </strong>0x31C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FB0</td>
<td>Filter bits</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>FB1</td>
<td>Filter bits</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FB2</td>
<td>Filter bits</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>FB3</td>
<td>Filter bits</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FB4</td>
<td>Filter bits</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>FB5</td>
<td>Filter bits</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>FB6</td>
<td>Filter bits</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>FB7</td>
<td>Filter bits</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>FB8</td>
<td>Filter bits</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FB9</td>
<td>Filter bits</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>FB10</td>
<td>Filter bits</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>FB11</td>
<td>Filter bits</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>FB12</td>
<td>Filter bits</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>FB13</td>
<td>Filter bits</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>FB14</td>
<td>Filter bits</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>FB15</td>
<td>Filter bits</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>FB16</td>
<td>Filter bits</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>FB17</td>
<td>Filter bits</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>FB18</td>
<td>Filter bits</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>FB19</td>
<td>Filter bits</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>FB20</td>
<td>Filter bits</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>FB21</td>
<td>Filter bits</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FB22</td>
<td>Filter bits</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>FB23</td>
<td>Filter bits</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>FB24</td>
<td>Filter bits</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>FB25</td>
<td>Filter bits</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FB26</td>
<td>Filter bits</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>FB27</td>
<td>Filter bits</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>FB28</td>
<td>Filter bits</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>FB29</td>
<td>Filter bits</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FB30</td>
<td>Filter bits</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>FB31</td>
<td>Filter bits</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>CAN2:</h3>derivedFromCAN1<ol>
<li><h4>baseAddress : 0x40006800</h4></li>
<li>
<h4>interrupt : </h4>
<strong>CAN2_TX</strong>:CAN2 TX interrupts<strong> value:</strong>63</li>
<li>
<h4>interrupt : </h4>
<strong>CAN2_RX0</strong>:CAN2 RX0 interrupts<strong> value:</strong>64</li>
<li>
<h4>interrupt : </h4>
<strong>CAN2_RX1</strong>:CAN2 RX1 interrupts<strong> value:</strong>65</li>
<li>
<h4>interrupt : </h4>
<strong>CAN2_SCE</strong>:CAN2 SCE interrupt<strong> value:</strong>66</li>
</ol>
</li>
<li>
<h3>FLASH:</h3>FLASH<ol>
<li><h4>groupName : FLASH</h4></li>
<li><h4>baseAddress : 0x40023C00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>ACR</h5>
								(displayName:<strong>ACR</strong>) : Flash access control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>LATENCY</td>
<td>Latency</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>PRFTEN</td>
<td>Prefetch enable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>ICEN</td>
<td>Instruction cache enable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DCEN</td>
<td>Data cache enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>ICRST</td>
<td>Instruction cache reset</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>DCRST</td>
<td>Data cache reset</td>
<td>12</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>KEYR</h5>
								(displayName:<strong>KEYR</strong>) : Flash key register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>KEY</td>
<td>FPEC key</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OPTKEYR</h5>
								(displayName:<strong>OPTKEYR</strong>) : Flash option key register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OPTKEY</td>
<td>Option byte key</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : Status register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EOP</td>
<td>End of operation</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>OPERR</td>
<td>Operation error</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>WRPERR</td>
<td>Write protection error</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>PGAERR</td>
<td>Programming alignment
              error</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>PGPERR</td>
<td>Programming parallelism
              error</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PGSERR</td>
<td>Programming sequence error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BSY</td>
<td>Busy</td>
<td>16</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : Control register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x80000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PG</td>
<td>Programming</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>SER</td>
<td>Sector Erase</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MER</td>
<td>Mass Erase</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SNB</td>
<td>Sector number</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>PSIZE</td>
<td>Program size</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>STRT</td>
<td>Start</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>EOPIE</td>
<td>End of operation interrupt
              enable</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>ERRIE</td>
<td>Error interrupt enable</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>LOCK</td>
<td>Lock</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OPTCR</h5>
								(displayName:<strong>OPTCR</strong>) : Flash option control register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000014<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OPTLOCK</td>
<td>Option lock</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>OPTSTRT</td>
<td>Option start</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BOR_LEV</td>
<td>BOR reset Level</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>WDG_SW</td>
<td>WDG_SW User option bytes</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>nRST_STOP</td>
<td>nRST_STOP User option
              bytes</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>nRST_STDBY</td>
<td>nRST_STDBY User option
              bytes</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>RDP</td>
<td>Read protect</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>nWRP</td>
<td>Not write protect</td>
<td>16</td>
<td>12</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>EXTI:</h3>External interrupt/event
      controller<ol>
<li><h4>groupName : EXTI</h4></li>
<li><h4>baseAddress : 0x40013C00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>TAMP_STAMP</strong>:Tamper and TimeStamp interrupts through the
        EXTI line<strong> value:</strong>2</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI0</strong>:EXTI Line0 interrupt<strong> value:</strong>6</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI1</strong>:EXTI Line1 interrupt<strong> value:</strong>7</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI2</strong>:EXTI Line2 interrupt<strong> value:</strong>8</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI3</strong>:EXTI Line3 interrupt<strong> value:</strong>9</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI4</strong>:EXTI Line4 interrupt<strong> value:</strong>10</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI9_5</strong>:EXTI Line[9:5] interrupts<strong> value:</strong>23</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI9_5</strong>:EXTI Line[9:5] interrupts<strong> value:</strong>23</li>
<li>
<h4>interrupt : </h4>
<strong>EXTI15_10</strong>:EXTI Line[15:10] interrupts<strong> value:</strong>40</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>IMR</h5>
								(displayName:<strong>IMR</strong>) : Interrupt mask register
          (EXTI_IMR)<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MR0</td>
<td>Interrupt Mask on line 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>MR1</td>
<td>Interrupt Mask on line 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MR2</td>
<td>Interrupt Mask on line 2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MR3</td>
<td>Interrupt Mask on line 3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>MR4</td>
<td>Interrupt Mask on line 4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>MR5</td>
<td>Interrupt Mask on line 5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>MR6</td>
<td>Interrupt Mask on line 6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>MR7</td>
<td>Interrupt Mask on line 7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>MR8</td>
<td>Interrupt Mask on line 8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>MR9</td>
<td>Interrupt Mask on line 9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>MR10</td>
<td>Interrupt Mask on line 10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>MR11</td>
<td>Interrupt Mask on line 11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>MR12</td>
<td>Interrupt Mask on line 12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>MR13</td>
<td>Interrupt Mask on line 13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>MR14</td>
<td>Interrupt Mask on line 14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>MR15</td>
<td>Interrupt Mask on line 15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MR16</td>
<td>Interrupt Mask on line 16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>MR17</td>
<td>Interrupt Mask on line 17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>MR18</td>
<td>Interrupt Mask on line 18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>MR19</td>
<td>Interrupt Mask on line 19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>MR20</td>
<td>Interrupt Mask on line 20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>MR21</td>
<td>Interrupt Mask on line 21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>MR22</td>
<td>Interrupt Mask on line 22</td>
<td>22</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>EMR</h5>
								(displayName:<strong>EMR</strong>) : Event mask register (EXTI_EMR)<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MR0</td>
<td>Event Mask on line 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>MR1</td>
<td>Event Mask on line 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MR2</td>
<td>Event Mask on line 2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MR3</td>
<td>Event Mask on line 3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>MR4</td>
<td>Event Mask on line 4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>MR5</td>
<td>Event Mask on line 5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>MR6</td>
<td>Event Mask on line 6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>MR7</td>
<td>Event Mask on line 7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>MR8</td>
<td>Event Mask on line 8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>MR9</td>
<td>Event Mask on line 9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>MR10</td>
<td>Event Mask on line 10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>MR11</td>
<td>Event Mask on line 11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>MR12</td>
<td>Event Mask on line 12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>MR13</td>
<td>Event Mask on line 13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>MR14</td>
<td>Event Mask on line 14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>MR15</td>
<td>Event Mask on line 15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>MR16</td>
<td>Event Mask on line 16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>MR17</td>
<td>Event Mask on line 17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>MR18</td>
<td>Event Mask on line 18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>MR19</td>
<td>Event Mask on line 19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>MR20</td>
<td>Event Mask on line 20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>MR21</td>
<td>Event Mask on line 21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>MR22</td>
<td>Event Mask on line 22</td>
<td>22</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>RTSR</h5>
								(displayName:<strong>RTSR</strong>) : Rising Trigger selection register
          (EXTI_RTSR)<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TR0</td>
<td>Rising trigger event configuration of
              line 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TR1</td>
<td>Rising trigger event configuration of
              line 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TR2</td>
<td>Rising trigger event configuration of
              line 2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TR3</td>
<td>Rising trigger event configuration of
              line 3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TR4</td>
<td>Rising trigger event configuration of
              line 4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TR5</td>
<td>Rising trigger event configuration of
              line 5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TR6</td>
<td>Rising trigger event configuration of
              line 6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TR7</td>
<td>Rising trigger event configuration of
              line 7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TR8</td>
<td>Rising trigger event configuration of
              line 8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TR9</td>
<td>Rising trigger event configuration of
              line 9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TR10</td>
<td>Rising trigger event configuration of
              line 10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>TR11</td>
<td>Rising trigger event configuration of
              line 11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>TR12</td>
<td>Rising trigger event configuration of
              line 12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>TR13</td>
<td>Rising trigger event configuration of
              line 13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>TR14</td>
<td>Rising trigger event configuration of
              line 14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>TR15</td>
<td>Rising trigger event configuration of
              line 15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TR16</td>
<td>Rising trigger event configuration of
              line 16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>TR17</td>
<td>Rising trigger event configuration of
              line 17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TR18</td>
<td>Rising trigger event configuration of
              line 18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TR19</td>
<td>Rising trigger event configuration of
              line 19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>TR20</td>
<td>Rising trigger event configuration of
              line 20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>TR21</td>
<td>Rising trigger event configuration of
              line 21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TR22</td>
<td>Rising trigger event configuration of
              line 22</td>
<td>22</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>FTSR</h5>
								(displayName:<strong>FTSR</strong>) : Falling Trigger selection register
          (EXTI_FTSR)<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TR0</td>
<td>Falling trigger event configuration of
              line 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>TR1</td>
<td>Falling trigger event configuration of
              line 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TR2</td>
<td>Falling trigger event configuration of
              line 2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>TR3</td>
<td>Falling trigger event configuration of
              line 3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TR4</td>
<td>Falling trigger event configuration of
              line 4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TR5</td>
<td>Falling trigger event configuration of
              line 5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TR6</td>
<td>Falling trigger event configuration of
              line 6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TR7</td>
<td>Falling trigger event configuration of
              line 7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TR8</td>
<td>Falling trigger event configuration of
              line 8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>TR9</td>
<td>Falling trigger event configuration of
              line 9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TR10</td>
<td>Falling trigger event configuration of
              line 10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>TR11</td>
<td>Falling trigger event configuration of
              line 11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>TR12</td>
<td>Falling trigger event configuration of
              line 12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>TR13</td>
<td>Falling trigger event configuration of
              line 13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>TR14</td>
<td>Falling trigger event configuration of
              line 14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>TR15</td>
<td>Falling trigger event configuration of
              line 15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>TR16</td>
<td>Falling trigger event configuration of
              line 16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>TR17</td>
<td>Falling trigger event configuration of
              line 17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>TR18</td>
<td>Falling trigger event configuration of
              line 18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>TR19</td>
<td>Falling trigger event configuration of
              line 19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>TR20</td>
<td>Falling trigger event configuration of
              line 20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>TR21</td>
<td>Falling trigger event configuration of
              line 21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TR22</td>
<td>Falling trigger event configuration of
              line 22</td>
<td>22</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SWIER</h5>
								(displayName:<strong>SWIER</strong>) : Software interrupt event register
          (EXTI_SWIER)<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SWIER0</td>
<td>Software Interrupt on line
              0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>SWIER1</td>
<td>Software Interrupt on line
              1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SWIER2</td>
<td>Software Interrupt on line
              2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SWIER3</td>
<td>Software Interrupt on line
              3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>SWIER4</td>
<td>Software Interrupt on line
              4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>SWIER5</td>
<td>Software Interrupt on line
              5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>SWIER6</td>
<td>Software Interrupt on line
              6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>SWIER7</td>
<td>Software Interrupt on line
              7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>SWIER8</td>
<td>Software Interrupt on line
              8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>SWIER9</td>
<td>Software Interrupt on line
              9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>SWIER10</td>
<td>Software Interrupt on line
              10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>SWIER11</td>
<td>Software Interrupt on line
              11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>SWIER12</td>
<td>Software Interrupt on line
              12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>SWIER13</td>
<td>Software Interrupt on line
              13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>SWIER14</td>
<td>Software Interrupt on line
              14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>SWIER15</td>
<td>Software Interrupt on line
              15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>SWIER16</td>
<td>Software Interrupt on line
              16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SWIER17</td>
<td>Software Interrupt on line
              17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>SWIER18</td>
<td>Software Interrupt on line
              18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>SWIER19</td>
<td>Software Interrupt on line
              19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>SWIER20</td>
<td>Software Interrupt on line
              20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>SWIER21</td>
<td>Software Interrupt on line
              21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>SWIER22</td>
<td>Software Interrupt on line
              22</td>
<td>22</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>PR</h5>
								(displayName:<strong>PR</strong>) : Pending register (EXTI_PR)<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PR0</td>
<td>Pending bit 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>PR1</td>
<td>Pending bit 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PR2</td>
<td>Pending bit 2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PR3</td>
<td>Pending bit 3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>PR4</td>
<td>Pending bit 4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>PR5</td>
<td>Pending bit 5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>PR6</td>
<td>Pending bit 6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PR7</td>
<td>Pending bit 7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PR8</td>
<td>Pending bit 8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>PR9</td>
<td>Pending bit 9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PR10</td>
<td>Pending bit 10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>PR11</td>
<td>Pending bit 11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>PR12</td>
<td>Pending bit 12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>PR13</td>
<td>Pending bit 13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>PR14</td>
<td>Pending bit 14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>PR15</td>
<td>Pending bit 15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>PR16</td>
<td>Pending bit 16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>PR17</td>
<td>Pending bit 17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>PR18</td>
<td>Pending bit 18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>PR19</td>
<td>Pending bit 19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>PR20</td>
<td>Pending bit 20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>PR21</td>
<td>Pending bit 21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>PR22</td>
<td>Pending bit 22</td>
<td>22</td>
<td>1</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_HS_GLOBAL:</h3>USB on the go high speed<ol>
<li><h4>groupName : USB_OTG_HS</h4></li>
<li><h4>baseAddress : 0x40040000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>OTG_HS_EP1_OUT</strong>:USB On The Go HS End Point 1 Out global
        interrupt<strong> value:</strong>74</li>
<li>
<h4>interrupt : </h4>
<strong>OTG_HS_EP1_IN</strong>:USB On The Go HS End Point 1 In global
        interrupt<strong> value:</strong>75</li>
<li>
<h4>interrupt : </h4>
<strong>OTG_HS_WKUP</strong>:USB On The Go HS Wakeup through EXTI
        interrupt<strong> value:</strong>76</li>
<li>
<h4>interrupt : </h4>
<strong>OTG_HS</strong>:USB On The Go HS global
        interrupt<strong> value:</strong>77</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>OTG_HS_GOTGCTL</h5>
								(displayName:<strong>OTG_HS_GOTGCTL</strong>) : OTG_HS control and status
          register<strong> addressOffset: </strong>0x0<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x00000800<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SRQSCS</td>
<td>Session request success</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>SRQ</td>
<td>Session request</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>HNGSCS</td>
<td>Host negotiation success</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>HNPRQ</td>
<td>HNP request</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>HSHNPEN</td>
<td>Host set HNP enable</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>DHNPEN</td>
<td>Device HNP enabled</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>CIDSTS</td>
<td>Connector ID status</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>DBCT</td>
<td>Long/short debounce time</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>ASVLD</td>
<td>A-session valid</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>BSVLD</td>
<td>B-session valid</td>
<td>19</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GOTGINT</h5>
								(displayName:<strong>OTG_HS_GOTGINT</strong>) : OTG_HS interrupt register<strong> addressOffset: </strong>0x4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SEDET</td>
<td>Session end detected</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SRSSCHG</td>
<td>Session request success status
              change</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>HNSSCHG</td>
<td>Host negotiation success status
              change</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>HNGDET</td>
<td>Host negotiation detected</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>ADTOCHG</td>
<td>A-device timeout change</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>DBCDNE</td>
<td>Debounce done</td>
<td>19</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GAHBCFG</h5>
								(displayName:<strong>OTG_HS_GAHBCFG</strong>) : OTG_HS AHB configuration
          register<strong> addressOffset: </strong>0x8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>GINT</td>
<td>Global interrupt mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>HBSTLEN</td>
<td>Burst length/type</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>DMAEN</td>
<td>DMA enable</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXFELVL</td>
<td>TxFIFO empty level</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PTXFELVL</td>
<td>Periodic TxFIFO empty
              level</td>
<td>8</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GUSBCFG</h5>
								(displayName:<strong>OTG_HS_GUSBCFG</strong>) : OTG_HS USB configuration
          register<strong> addressOffset: </strong>0xC<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x00000A00<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TOCAL</td>
<td>FS timeout calibration</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>PHYSEL</td>
<td>USB 2.0 high-speed ULPI PHY or USB 1.1
              full-speed serial transceiver select</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>SRPCAP</td>
<td>SRP-capable</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>HNPCAP</td>
<td>HNP-capable</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>TRDT</td>
<td>USB turnaround time</td>
<td>10</td>
<td>4</td>
</tr>
<tr>
<td>PHYLPCS</td>
<td>PHY Low-power clock select</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>ULPIFSLS</td>
<td>ULPI FS/LS select</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>ULPIAR</td>
<td>ULPI Auto-resume</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>ULPICSM</td>
<td>ULPI Clock SuspendM</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>ULPIEVBUSD</td>
<td>ULPI External VBUS Drive</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>ULPIEVBUSI</td>
<td>ULPI external VBUS
              indicator</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TSDPS</td>
<td>TermSel DLine pulsing
              selection</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>PCCI</td>
<td>Indicator complement</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>PTCI</td>
<td>Indicator pass through</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>ULPIIPD</td>
<td>ULPI interface protect
              disable</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>FHMOD</td>
<td>Forced host mode</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>FDMOD</td>
<td>Forced peripheral mode</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CTXPKT</td>
<td>Corrupt Tx packet</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GRSTCTL</h5>
								(displayName:<strong>OTG_HS_GRSTCTL</strong>) : OTG_HS reset register<strong> addressOffset: </strong>0x10<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x20000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSRST</td>
<td>Core soft reset</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>HSRST</td>
<td>HCLK soft reset</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FCRST</td>
<td>Host frame counter reset</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>RXFFLSH</td>
<td>RxFIFO flush</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>TXFFLSH</td>
<td>TxFIFO flush</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>DMAREQ</td>
<td>DMA request signal</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>AHBIDL</td>
<td>AHB master idle</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GINTSTS</h5>
								(displayName:<strong>OTG_HS_GINTSTS</strong>) : OTG_HS core interrupt register<strong> addressOffset: </strong>0x14<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x04000020<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CMOD</td>
<td>Current mode of operation</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>MMIS</td>
<td>Mode mismatch interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OTGINT</td>
<td>OTG interrupt</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SOF</td>
<td>Start of frame</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RXFLVL</td>
<td>RxFIFO nonempty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>NPTXFE</td>
<td>Nonperiodic TxFIFO empty</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GINAKEFF</td>
<td>Global IN nonperiodic NAK
              effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>BOUTNAKEFF</td>
<td>Global OUT NAK effective</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ESUSP</td>
<td>Early suspend</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>USBSUSP</td>
<td>USB suspend</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>USBRST</td>
<td>USB reset</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ENUMDNE</td>
<td>Enumeration done</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ISOODRP</td>
<td>Isochronous OUT packet dropped
              interrupt</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>EOPF</td>
<td>End of periodic frame
              interrupt</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IEPINT</td>
<td>IN endpoint interrupt</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>OEPINT</td>
<td>OUT endpoint interrupt</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IISOIXFR</td>
<td>Incomplete isochronous IN
              transfer</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>PXFR_INCOMPISOOUT</td>
<td>Incomplete periodic
              transfer</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>DATAFSUSP</td>
<td>Data fetch suspended</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>HPRTINT</td>
<td>Host port interrupt</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>HCINT</td>
<td>Host channels interrupt</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>PTXFE</td>
<td>Periodic TxFIFO empty</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CIDSCHG</td>
<td>Connector ID status change</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>DISCINT</td>
<td>Disconnect detected
              interrupt</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SRQINT</td>
<td>Session request/new session detected
              interrupt</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>WKUINT</td>
<td>Resume/remote wakeup detected
              interrupt</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GINTMSK</h5>
								(displayName:<strong>OTG_HS_GINTMSK</strong>) : OTG_HS interrupt mask register<strong> addressOffset: </strong>0x18<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MMISM</td>
<td>Mode mismatch interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OTGINT</td>
<td>OTG interrupt mask</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>SOFM</td>
<td>Start of frame mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>RXFLVLM</td>
<td>Receive FIFO nonempty mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>NPTXFEM</td>
<td>Nonperiodic TxFIFO empty
              mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>GINAKEFFM</td>
<td>Global nonperiodic IN NAK effective
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>GONAKEFFM</td>
<td>Global OUT NAK effective
              mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>ESUSPM</td>
<td>Early suspend mask</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>USBSUSPM</td>
<td>USB suspend mask</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>USBRST</td>
<td>USB reset mask</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>ENUMDNEM</td>
<td>Enumeration done mask</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>ISOODRPM</td>
<td>Isochronous OUT packet dropped interrupt
              mask</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>EOPFM</td>
<td>End of periodic frame interrupt
              mask</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EPMISM</td>
<td>Endpoint mismatch interrupt
              mask</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>IEPINT</td>
<td>IN endpoints interrupt
              mask</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>OEPINT</td>
<td>OUT endpoints interrupt
              mask</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IISOIXFRM</td>
<td>Incomplete isochronous IN transfer
              mask</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>PXFRM_IISOOXFRM</td>
<td>Incomplete periodic transfer
              mask</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>FSUSPM</td>
<td>Data fetch suspended mask</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>PRTIM</td>
<td>Host port interrupt mask</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>HCIM</td>
<td>Host channels interrupt
              mask</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>PTXFEM</td>
<td>Periodic TxFIFO empty mask</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>CIDSCHGM</td>
<td>Connector ID status change
              mask</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>DISCINT</td>
<td>Disconnect detected interrupt
              mask</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>SRQIM</td>
<td>Session request/new session detected
              interrupt mask</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>WUIM</td>
<td>Resume/remote wakeup detected interrupt
              mask</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GRXSTSR_Host</h5>
								(displayName:<strong>OTG_HS_GRXSTSR_Host</strong>) : OTG_HS Receive status debug read register
          (host mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHNUM</td>
<td>Channel number</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>BCNT</td>
<td>Byte count</td>
<td>4</td>
<td>11</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>PKTSTS</td>
<td>Packet status</td>
<td>17</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GRXSTSP_Host</h5>
								(displayName:<strong>OTG_HS_GRXSTSP_Host</strong>) : OTG_HS status read and pop register (host
          mode)<strong> addressOffset: </strong>0x20<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CHNUM</td>
<td>Channel number</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>BCNT</td>
<td>Byte count</td>
<td>4</td>
<td>11</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>PKTSTS</td>
<td>Packet status</td>
<td>17</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GRXFSIZ</h5>
								(displayName:<strong>OTG_HS_GRXFSIZ</strong>) : OTG_HS Receive FIFO size
          register<strong> addressOffset: </strong>0x24<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RXFD</td>
<td>RxFIFO depth</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GNPTXFSIZ_Host</h5>
								(displayName:<strong>OTG_HS_GNPTXFSIZ_Host</strong>) : OTG_HS nonperiodic transmit FIFO size
          register (host mode)<strong> addressOffset: </strong>0x28<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NPTXFSA</td>
<td>Nonperiodic transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>NPTXFD</td>
<td>Nonperiodic TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_TX0FSIZ_Peripheral</h5>
								(displayName:<strong>OTG_HS_TX0FSIZ_Peripheral</strong>) : Endpoint 0 transmit FIFO size (peripheral
          mode)<strong> addressOffset: </strong>0x28<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>TX0FSA</td>
<td>Endpoint 0 transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>TX0FD</td>
<td>Endpoint 0 TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GNPTXSTS</h5>
								(displayName:<strong>OTG_HS_GNPTXSTS</strong>) : OTG_HS nonperiodic transmit FIFO/queue
          status register<strong> addressOffset: </strong>0x2C<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x00080200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NPTXFSAV</td>
<td>Nonperiodic TxFIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>NPTQXSAV</td>
<td>Nonperiodic transmit request queue space
              available</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>NPTXQTOP</td>
<td>Top of the nonperiodic transmit request
              queue</td>
<td>24</td>
<td>7</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GCCFG</h5>
								(displayName:<strong>OTG_HS_GCCFG</strong>) : OTG_HS general core configuration
          register<strong> addressOffset: </strong>0x38<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PWRDWN</td>
<td>Power down</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>I2CPADEN</td>
<td>Enable I2C bus connection for the
              external I2C PHY interface</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>VBUSASEN</td>
<td>Enable the VBUS sensing
              device</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>VBUSBSEN</td>
<td>Enable the VBUS sensing
              device</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>SOFOUTEN</td>
<td>SOF output enable</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>NOVBUSSENS</td>
<td>VBUS sensing disable
              option</td>
<td>21</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_CID</h5>
								(displayName:<strong>OTG_HS_CID</strong>) : OTG_HS core ID register<strong> addressOffset: </strong>0x3C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x00001200<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRODUCT_ID</td>
<td>Product ID field</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HPTXFSIZ</h5>
								(displayName:<strong>OTG_HS_HPTXFSIZ</strong>) : OTG_HS Host periodic transmit FIFO size
          register<strong> addressOffset: </strong>0x100<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000600<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PTXSA</td>
<td>Host periodic TxFIFO start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>PTXFD</td>
<td>Host periodic TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTXF1</h5>
								(displayName:<strong>OTG_HS_DIEPTXF1</strong>) : OTG_HS device IN endpoint transmit FIFO size
          register<strong> addressOffset: </strong>0x104<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFOx transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTXF2</h5>
								(displayName:<strong>OTG_HS_DIEPTXF2</strong>) : OTG_HS device IN endpoint transmit FIFO size
          register<strong> addressOffset: </strong>0x108<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFOx transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTXF3</h5>
								(displayName:<strong>OTG_HS_DIEPTXF3</strong>) : OTG_HS device IN endpoint transmit FIFO size
          register<strong> addressOffset: </strong>0x11C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFOx transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTXF4</h5>
								(displayName:<strong>OTG_HS_DIEPTXF4</strong>) : OTG_HS device IN endpoint transmit FIFO size
          register<strong> addressOffset: </strong>0x120<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFOx transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTXF5</h5>
								(displayName:<strong>OTG_HS_DIEPTXF5</strong>) : OTG_HS device IN endpoint transmit FIFO size
          register<strong> addressOffset: </strong>0x124<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFOx transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTXF6</h5>
								(displayName:<strong>OTG_HS_DIEPTXF6</strong>) : OTG_HS device IN endpoint transmit FIFO size
          register<strong> addressOffset: </strong>0x128<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFOx transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTXF7</h5>
								(displayName:<strong>OTG_HS_DIEPTXF7</strong>) : OTG_HS device IN endpoint transmit FIFO size
          register<strong> addressOffset: </strong>0x12C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02000400<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXSA</td>
<td>IN endpoint FIFOx transmit RAM start
              address</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>INEPTXFD</td>
<td>IN endpoint TxFIFO depth</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GRXSTSR_Peripheral</h5>
								(displayName:<strong>OTG_HS_GRXSTSR_Peripheral</strong>) : OTG_HS Receive status debug read register
          (peripheral mode mode)<strong> addressOffset: </strong>0x1C<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>BCNT</td>
<td>Byte count</td>
<td>4</td>
<td>11</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>PKTSTS</td>
<td>Packet status</td>
<td>17</td>
<td>4</td>
</tr>
<tr>
<td>FRMNUM</td>
<td>Frame number</td>
<td>21</td>
<td>4</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_GRXSTSP_Peripheral</h5>
								(displayName:<strong>OTG_HS_GRXSTSP_Peripheral</strong>) : OTG_HS status read and pop register
          (peripheral mode)<strong> addressOffset: </strong>0x20<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>BCNT</td>
<td>Byte count</td>
<td>4</td>
<td>11</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>PKTSTS</td>
<td>Packet status</td>
<td>17</td>
<td>4</td>
</tr>
<tr>
<td>FRMNUM</td>
<td>Frame number</td>
<td>21</td>
<td>4</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_HS_HOST:</h3>USB on the go high speed<ol>
<li><h4>groupName : USB_OTG_HS</h4></li>
<li><h4>baseAddress : 0x40040400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>OTG_HS_HCFG</h5>
								(displayName:<strong>OTG_HS_HCFG</strong>) : OTG_HS host configuration
          register<strong> addressOffset: </strong>0x0<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FSLSPCS</td>
<td>FS/LS PHY clock select</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>FSLSS</td>
<td>FS- and LS-only support</td>
<td>2</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HFIR</h5>
								(displayName:<strong>OTG_HS_HFIR</strong>) : OTG_HS Host frame interval
          register<strong> addressOffset: </strong>0x4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0000EA60<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FRIVL</td>
<td>Frame interval</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>RLDCTRL</td>
<td>Reload control</td>
<td>16</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HFNUM</h5>
								(displayName:<strong>OTG_HS_HFNUM</strong>) : OTG_HS host frame number/frame time
          remaining register<strong> addressOffset: </strong>0x8<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x00003FFF<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>FRNUM</td>
<td>Frame number</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>FTREM</td>
<td>Frame time remaining</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HPTXSTS</h5>
								(displayName:<strong>OTG_HS_HPTXSTS</strong>) : OTG_HS_Host periodic transmit FIFO/queue
          status register<strong> addressOffset: </strong>0x10<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x00080100<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PTXFSAVL</td>
<td>Periodic transmit data FIFO space
              available</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>PTXQSAV</td>
<td>Periodic transmit request queue space
              available</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>PTXQTOP</td>
<td>Top of the periodic transmit request
              queue</td>
<td>24</td>
<td>8</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HAINT</h5>
								(displayName:<strong>OTG_HS_HAINT</strong>) : OTG_HS Host all channels interrupt
          register<strong> addressOffset: </strong>0x14<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HAINT</td>
<td>Channel interrupts</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HAINTMSK</h5>
								(displayName:<strong>OTG_HS_HAINTMSK</strong>) : OTG_HS host all channels interrupt mask
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>HAINTM</td>
<td>Channel interrupt mask</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HPRT</h5>
								(displayName:<strong>OTG_HS_HPRT</strong>) : OTG_HS host port control and status
          register<strong> addressOffset: </strong>0x40<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PCSTS</td>
<td>Port connect status</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>PCDET</td>
<td>Port connect detected</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PENA</td>
<td>Port enable</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>PENCHNG</td>
<td>Port enable/disable change</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>POCA</td>
<td>Port overcurrent active</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>POCCHNG</td>
<td>Port overcurrent change</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>PRES</td>
<td>Port resume</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>PSUSP</td>
<td>Port suspend</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>PRST</td>
<td>Port reset</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>PLSTS</td>
<td>Port line status</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>PPWR</td>
<td>Port power</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>PTCTL</td>
<td>Port test control</td>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>PSPD</td>
<td>Port speed</td>
<td>17</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR0</h5>
								(displayName:<strong>OTG_HS_HCCHAR0</strong>) : OTG_HS host channel-0 characteristics
          register<strong> addressOffset: </strong>0x100<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR1</h5>
								(displayName:<strong>OTG_HS_HCCHAR1</strong>) : OTG_HS host channel-1 characteristics
          register<strong> addressOffset: </strong>0x120<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR2</h5>
								(displayName:<strong>OTG_HS_HCCHAR2</strong>) : OTG_HS host channel-2 characteristics
          register<strong> addressOffset: </strong>0x140<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR3</h5>
								(displayName:<strong>OTG_HS_HCCHAR3</strong>) : OTG_HS host channel-3 characteristics
          register<strong> addressOffset: </strong>0x160<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR4</h5>
								(displayName:<strong>OTG_HS_HCCHAR4</strong>) : OTG_HS host channel-4 characteristics
          register<strong> addressOffset: </strong>0x180<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR5</h5>
								(displayName:<strong>OTG_HS_HCCHAR5</strong>) : OTG_HS host channel-5 characteristics
          register<strong> addressOffset: </strong>0x1A0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR6</h5>
								(displayName:<strong>OTG_HS_HCCHAR6</strong>) : OTG_HS host channel-6 characteristics
          register<strong> addressOffset: </strong>0x1C0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR7</h5>
								(displayName:<strong>OTG_HS_HCCHAR7</strong>) : OTG_HS host channel-7 characteristics
          register<strong> addressOffset: </strong>0x1E0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR8</h5>
								(displayName:<strong>OTG_HS_HCCHAR8</strong>) : OTG_HS host channel-8 characteristics
          register<strong> addressOffset: </strong>0x200<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR9</h5>
								(displayName:<strong>OTG_HS_HCCHAR9</strong>) : OTG_HS host channel-9 characteristics
          register<strong> addressOffset: </strong>0x220<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR10</h5>
								(displayName:<strong>OTG_HS_HCCHAR10</strong>) : OTG_HS host channel-10 characteristics
          register<strong> addressOffset: </strong>0x240<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR11</h5>
								(displayName:<strong>OTG_HS_HCCHAR11</strong>) : OTG_HS host channel-11 characteristics
          register<strong> addressOffset: </strong>0x260<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR12</h5>
								(displayName:<strong>OTG_HS_HCCHAR12</strong>) : OTG_HS host channel-12 characteristics
          register<strong> addressOffset: </strong>0x280<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR13</h5>
								(displayName:<strong>OTG_HS_HCCHAR13</strong>) : OTG_HS host channel-13 characteristics
          register<strong> addressOffset: </strong>0x2A0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR14</h5>
								(displayName:<strong>OTG_HS_HCCHAR14</strong>) : OTG_HS host channel-14 characteristics
          register<strong> addressOffset: </strong>0x2C0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCCHAR15</h5>
								(displayName:<strong>OTG_HS_HCCHAR15</strong>) : OTG_HS host channel-15 characteristics
          register<strong> addressOffset: </strong>0x2E0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>EPNUM</td>
<td>Endpoint number</td>
<td>11</td>
<td>4</td>
</tr>
<tr>
<td>EPDIR</td>
<td>Endpoint direction</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>LSDEV</td>
<td>Low-speed device</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi Count (MC) / Error Count
              (EC)</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>22</td>
<td>7</td>
</tr>
<tr>
<td>ODDFRM</td>
<td>Odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>CHDIS</td>
<td>Channel disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>CHENA</td>
<td>Channel enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT0</h5>
								(displayName:<strong>OTG_HS_HCSPLT0</strong>) : OTG_HS host channel-0 split control
          register<strong> addressOffset: </strong>0x104<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT1</h5>
								(displayName:<strong>OTG_HS_HCSPLT1</strong>) : OTG_HS host channel-1 split control
          register<strong> addressOffset: </strong>0x124<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT2</h5>
								(displayName:<strong>OTG_HS_HCSPLT2</strong>) : OTG_HS host channel-2 split control
          register<strong> addressOffset: </strong>0x144<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT3</h5>
								(displayName:<strong>OTG_HS_HCSPLT3</strong>) : OTG_HS host channel-3 split control
          register<strong> addressOffset: </strong>0x164<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT4</h5>
								(displayName:<strong>OTG_HS_HCSPLT4</strong>) : OTG_HS host channel-4 split control
          register<strong> addressOffset: </strong>0x184<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT5</h5>
								(displayName:<strong>OTG_HS_HCSPLT5</strong>) : OTG_HS host channel-5 split control
          register<strong> addressOffset: </strong>0x1A4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT6</h5>
								(displayName:<strong>OTG_HS_HCSPLT6</strong>) : OTG_HS host channel-6 split control
          register<strong> addressOffset: </strong>0x1C4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT7</h5>
								(displayName:<strong>OTG_HS_HCSPLT7</strong>) : OTG_HS host channel-7 split control
          register<strong> addressOffset: </strong>0x1E4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT8</h5>
								(displayName:<strong>OTG_HS_HCSPLT8</strong>) : OTG_HS host channel-8 split control
          register<strong> addressOffset: </strong>0x204<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT9</h5>
								(displayName:<strong>OTG_HS_HCSPLT9</strong>) : OTG_HS host channel-9 split control
          register<strong> addressOffset: </strong>0x224<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT10</h5>
								(displayName:<strong>OTG_HS_HCSPLT10</strong>) : OTG_HS host channel-10 split control
          register<strong> addressOffset: </strong>0x244<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT11</h5>
								(displayName:<strong>OTG_HS_HCSPLT11</strong>) : OTG_HS host channel-11 split control
          register<strong> addressOffset: </strong>0x264<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT12</h5>
								(displayName:<strong>OTG_HS_HCSPLT12</strong>) : OTG_HS host channel-12 split control
          register<strong> addressOffset: </strong>0x284<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT13</h5>
								(displayName:<strong>OTG_HS_HCSPLT13</strong>) : OTG_HS host channel-13 split control
          register<strong> addressOffset: </strong>0x2A4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT14</h5>
								(displayName:<strong>OTG_HS_HCSPLT14</strong>) : OTG_HS host channel-14 split control
          register<strong> addressOffset: </strong>0x2C4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCSPLT15</h5>
								(displayName:<strong>OTG_HS_HCSPLT15</strong>) : OTG_HS host channel-15 split control
          register<strong> addressOffset: </strong>0x2E4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>PRTADDR</td>
<td>Port address</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>HUBADDR</td>
<td>Hub address</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>XACTPOS</td>
<td>XACTPOS</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>COMPLSPLT</td>
<td>Do complete split</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>SPLITEN</td>
<td>Split enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT0</h5>
								(displayName:<strong>OTG_HS_HCINT0</strong>) : OTG_HS host channel-11 interrupt
          register<strong> addressOffset: </strong>0x108<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT1</h5>
								(displayName:<strong>OTG_HS_HCINT1</strong>) : OTG_HS host channel-1 interrupt
          register<strong> addressOffset: </strong>0x128<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT2</h5>
								(displayName:<strong>OTG_HS_HCINT2</strong>) : OTG_HS host channel-2 interrupt
          register<strong> addressOffset: </strong>0x148<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT3</h5>
								(displayName:<strong>OTG_HS_HCINT3</strong>) : OTG_HS host channel-3 interrupt
          register<strong> addressOffset: </strong>0x168<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT4</h5>
								(displayName:<strong>OTG_HS_HCINT4</strong>) : OTG_HS host channel-4 interrupt
          register<strong> addressOffset: </strong>0x188<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT5</h5>
								(displayName:<strong>OTG_HS_HCINT5</strong>) : OTG_HS host channel-5 interrupt
          register<strong> addressOffset: </strong>0x1A8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT6</h5>
								(displayName:<strong>OTG_HS_HCINT6</strong>) : OTG_HS host channel-6 interrupt
          register<strong> addressOffset: </strong>0x1C8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT7</h5>
								(displayName:<strong>OTG_HS_HCINT7</strong>) : OTG_HS host channel-7 interrupt
          register<strong> addressOffset: </strong>0x1E8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT8</h5>
								(displayName:<strong>OTG_HS_HCINT8</strong>) : OTG_HS host channel-8 interrupt
          register<strong> addressOffset: </strong>0x208<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT9</h5>
								(displayName:<strong>OTG_HS_HCINT9</strong>) : OTG_HS host channel-9 interrupt
          register<strong> addressOffset: </strong>0x228<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT10</h5>
								(displayName:<strong>OTG_HS_HCINT10</strong>) : OTG_HS host channel-10 interrupt
          register<strong> addressOffset: </strong>0x248<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT11</h5>
								(displayName:<strong>OTG_HS_HCINT11</strong>) : OTG_HS host channel-11 interrupt
          register<strong> addressOffset: </strong>0x268<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT12</h5>
								(displayName:<strong>OTG_HS_HCINT12</strong>) : OTG_HS host channel-12 interrupt
          register<strong> addressOffset: </strong>0x288<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT13</h5>
								(displayName:<strong>OTG_HS_HCINT13</strong>) : OTG_HS host channel-13 interrupt
          register<strong> addressOffset: </strong>0x2A8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT14</h5>
								(displayName:<strong>OTG_HS_HCINT14</strong>) : OTG_HS host channel-14 interrupt
          register<strong> addressOffset: </strong>0x2C8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINT15</h5>
								(displayName:<strong>OTG_HS_HCINT15</strong>) : OTG_HS host channel-15 interrupt
          register<strong> addressOffset: </strong>0x2E8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHH</td>
<td>Channel halted</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERR</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALL</td>
<td>STALL response received
              interrupt</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK response received
              interrupt</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACK</td>
<td>ACK response received/transmitted
              interrupt</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>Response received
              interrupt</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERR</td>
<td>Transaction error</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERR</td>
<td>Babble error</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMOR</td>
<td>Frame overrun</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERR</td>
<td>Data toggle error</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK0</h5>
								(displayName:<strong>OTG_HS_HCINTMSK0</strong>) : OTG_HS host channel-11 interrupt mask
          register<strong> addressOffset: </strong>0x10C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK1</h5>
								(displayName:<strong>OTG_HS_HCINTMSK1</strong>) : OTG_HS host channel-1 interrupt mask
          register<strong> addressOffset: </strong>0x12C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK2</h5>
								(displayName:<strong>OTG_HS_HCINTMSK2</strong>) : OTG_HS host channel-2 interrupt mask
          register<strong> addressOffset: </strong>0x14C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK3</h5>
								(displayName:<strong>OTG_HS_HCINTMSK3</strong>) : OTG_HS host channel-3 interrupt mask
          register<strong> addressOffset: </strong>0x16C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK4</h5>
								(displayName:<strong>OTG_HS_HCINTMSK4</strong>) : OTG_HS host channel-4 interrupt mask
          register<strong> addressOffset: </strong>0x18C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK5</h5>
								(displayName:<strong>OTG_HS_HCINTMSK5</strong>) : OTG_HS host channel-5 interrupt mask
          register<strong> addressOffset: </strong>0x1AC<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK6</h5>
								(displayName:<strong>OTG_HS_HCINTMSK6</strong>) : OTG_HS host channel-6 interrupt mask
          register<strong> addressOffset: </strong>0x1CC<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK7</h5>
								(displayName:<strong>OTG_HS_HCINTMSK7</strong>) : OTG_HS host channel-7 interrupt mask
          register<strong> addressOffset: </strong>0x1EC<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK8</h5>
								(displayName:<strong>OTG_HS_HCINTMSK8</strong>) : OTG_HS host channel-8 interrupt mask
          register<strong> addressOffset: </strong>0x20C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK9</h5>
								(displayName:<strong>OTG_HS_HCINTMSK9</strong>) : OTG_HS host channel-9 interrupt mask
          register<strong> addressOffset: </strong>0x22C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK10</h5>
								(displayName:<strong>OTG_HS_HCINTMSK10</strong>) : OTG_HS host channel-10 interrupt mask
          register<strong> addressOffset: </strong>0x24C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK11</h5>
								(displayName:<strong>OTG_HS_HCINTMSK11</strong>) : OTG_HS host channel-11 interrupt mask
          register<strong> addressOffset: </strong>0x26C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK12</h5>
								(displayName:<strong>OTG_HS_HCINTMSK12</strong>) : OTG_HS host channel-12 interrupt mask
          register<strong> addressOffset: </strong>0x28C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK13</h5>
								(displayName:<strong>OTG_HS_HCINTMSK13</strong>) : OTG_HS host channel-13 interrupt mask
          register<strong> addressOffset: </strong>0x2AC<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK14</h5>
								(displayName:<strong>OTG_HS_HCINTMSK14</strong>) : OTG_HS host channel-14 interrupt mask
          register<strong> addressOffset: </strong>0x2CC<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCINTMSK15</h5>
								(displayName:<strong>OTG_HS_HCINTMSK15</strong>) : OTG_HS host channel-15 interrupt mask
          register<strong> addressOffset: </strong>0x2EC<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>CHHM</td>
<td>Channel halted mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AHBERRM</td>
<td>AHB error</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>STALLM</td>
<td>STALL response received interrupt
              mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK response received interrupt
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>ACKM</td>
<td>ACK response received/transmitted
              interrupt mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>response received interrupt
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXERRM</td>
<td>Transaction error mask</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>BBERRM</td>
<td>Babble error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>FRMORM</td>
<td>Frame overrun mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>DTERRM</td>
<td>Data toggle error mask</td>
<td>10</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ0</h5>
								(displayName:<strong>OTG_HS_HCTSIZ0</strong>) : OTG_HS host channel-11 transfer size
          register<strong> addressOffset: </strong>0x110<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ1</h5>
								(displayName:<strong>OTG_HS_HCTSIZ1</strong>) : OTG_HS host channel-1 transfer size
          register<strong> addressOffset: </strong>0x130<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ2</h5>
								(displayName:<strong>OTG_HS_HCTSIZ2</strong>) : OTG_HS host channel-2 transfer size
          register<strong> addressOffset: </strong>0x150<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ3</h5>
								(displayName:<strong>OTG_HS_HCTSIZ3</strong>) : OTG_HS host channel-3 transfer size
          register<strong> addressOffset: </strong>0x170<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ4</h5>
								(displayName:<strong>OTG_HS_HCTSIZ4</strong>) : OTG_HS host channel-4 transfer size
          register<strong> addressOffset: </strong>0x190<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ5</h5>
								(displayName:<strong>OTG_HS_HCTSIZ5</strong>) : OTG_HS host channel-5 transfer size
          register<strong> addressOffset: </strong>0x1B0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ6</h5>
								(displayName:<strong>OTG_HS_HCTSIZ6</strong>) : OTG_HS host channel-6 transfer size
          register<strong> addressOffset: </strong>0x1D0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ7</h5>
								(displayName:<strong>OTG_HS_HCTSIZ7</strong>) : OTG_HS host channel-7 transfer size
          register<strong> addressOffset: </strong>0x1F0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ8</h5>
								(displayName:<strong>OTG_HS_HCTSIZ8</strong>) : OTG_HS host channel-8 transfer size
          register<strong> addressOffset: </strong>0x210<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ9</h5>
								(displayName:<strong>OTG_HS_HCTSIZ9</strong>) : OTG_HS host channel-9 transfer size
          register<strong> addressOffset: </strong>0x230<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ10</h5>
								(displayName:<strong>OTG_HS_HCTSIZ10</strong>) : OTG_HS host channel-10 transfer size
          register<strong> addressOffset: </strong>0x250<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ11</h5>
								(displayName:<strong>OTG_HS_HCTSIZ11</strong>) : OTG_HS host channel-11 transfer size
          register<strong> addressOffset: </strong>0x270<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ12</h5>
								(displayName:<strong>OTG_HS_HCTSIZ12</strong>) : OTG_HS host channel-12 transfer size
          register<strong> addressOffset: </strong>0x290<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ13</h5>
								(displayName:<strong>OTG_HS_HCTSIZ13</strong>) : OTG_HS host channel-13 transfer size
          register<strong> addressOffset: </strong>0x2B0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ14</h5>
								(displayName:<strong>OTG_HS_HCTSIZ14</strong>) : OTG_HS host channel-14 transfer size
          register<strong> addressOffset: </strong>0x2D0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCTSIZ15</h5>
								(displayName:<strong>OTG_HS_HCTSIZ15</strong>) : OTG_HS host channel-15 transfer size
          register<strong> addressOffset: </strong>0x2F0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>DPID</td>
<td>Data PID</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA0</h5>
								(displayName:<strong>OTG_HS_HCDMA0</strong>) : OTG_HS host channel-0 DMA address
          register<strong> addressOffset: </strong>0x114<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA1</h5>
								(displayName:<strong>OTG_HS_HCDMA1</strong>) : OTG_HS host channel-1 DMA address
          register<strong> addressOffset: </strong>0x134<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA2</h5>
								(displayName:<strong>OTG_HS_HCDMA2</strong>) : OTG_HS host channel-2 DMA address
          register<strong> addressOffset: </strong>0x154<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA3</h5>
								(displayName:<strong>OTG_HS_HCDMA3</strong>) : OTG_HS host channel-3 DMA address
          register<strong> addressOffset: </strong>0x174<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA4</h5>
								(displayName:<strong>OTG_HS_HCDMA4</strong>) : OTG_HS host channel-4 DMA address
          register<strong> addressOffset: </strong>0x194<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA5</h5>
								(displayName:<strong>OTG_HS_HCDMA5</strong>) : OTG_HS host channel-5 DMA address
          register<strong> addressOffset: </strong>0x1B4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA6</h5>
								(displayName:<strong>OTG_HS_HCDMA6</strong>) : OTG_HS host channel-6 DMA address
          register<strong> addressOffset: </strong>0x1D4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA7</h5>
								(displayName:<strong>OTG_HS_HCDMA7</strong>) : OTG_HS host channel-7 DMA address
          register<strong> addressOffset: </strong>0x1F4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA8</h5>
								(displayName:<strong>OTG_HS_HCDMA8</strong>) : OTG_HS host channel-8 DMA address
          register<strong> addressOffset: </strong>0x214<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA9</h5>
								(displayName:<strong>OTG_HS_HCDMA9</strong>) : OTG_HS host channel-9 DMA address
          register<strong> addressOffset: </strong>0x234<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA10</h5>
								(displayName:<strong>OTG_HS_HCDMA10</strong>) : OTG_HS host channel-10 DMA address
          register<strong> addressOffset: </strong>0x254<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA11</h5>
								(displayName:<strong>OTG_HS_HCDMA11</strong>) : OTG_HS host channel-11 DMA address
          register<strong> addressOffset: </strong>0x274<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA12</h5>
								(displayName:<strong>OTG_HS_HCDMA12</strong>) : OTG_HS host channel-12 DMA address
          register<strong> addressOffset: </strong>0x294<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA13</h5>
								(displayName:<strong>OTG_HS_HCDMA13</strong>) : OTG_HS host channel-13 DMA address
          register<strong> addressOffset: </strong>0x2B4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA14</h5>
								(displayName:<strong>OTG_HS_HCDMA14</strong>) : OTG_HS host channel-14 DMA address
          register<strong> addressOffset: </strong>0x2D4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_HCDMA15</h5>
								(displayName:<strong>OTG_HS_HCDMA15</strong>) : OTG_HS host channel-15 DMA address
          register<strong> addressOffset: </strong>0x2F4<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_HS_DEVICE:</h3>USB on the go high speed<ol>
<li><h4>groupName : USB_OTG_HS</h4></li>
<li><h4>baseAddress : 0x40040800</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>OTG_HS_DCFG</h5>
								(displayName:<strong>OTG_HS_DCFG</strong>) : OTG_HS device configuration
          register<strong> addressOffset: </strong>0x0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x02200000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DSPD</td>
<td>Device speed</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>NZLSOHSK</td>
<td>Nonzero-length status OUT
              handshake</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DAD</td>
<td>Device address</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>PFIVL</td>
<td>Periodic (micro)frame
              interval</td>
<td>11</td>
<td>2</td>
</tr>
<tr>
<td>PERSCHIVL</td>
<td>Periodic scheduling
              interval</td>
<td>24</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DCTL</h5>
								(displayName:<strong>OTG_HS_DCTL</strong>) : OTG_HS device control register<strong> addressOffset: </strong>0x4<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>RWUSIG</td>
<td>Remote wakeup signaling</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>SDIS</td>
<td>Soft disconnect</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>GINSTS</td>
<td>Global IN NAK status</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>GONSTS</td>
<td>Global OUT NAK status</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>TCTL</td>
<td>Test control</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>SGINAK</td>
<td>Set global IN NAK</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>CGINAK</td>
<td>Clear global IN NAK</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>SGONAK</td>
<td>Set global OUT NAK</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>CGONAK</td>
<td>Clear global OUT NAK</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>POPRGDNE</td>
<td>Power-on programming done</td>
<td>11</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DSTS</h5>
								(displayName:<strong>OTG_HS_DSTS</strong>) : OTG_HS device status register<strong> addressOffset: </strong>0x8<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000010<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>SUSPSTS</td>
<td>Suspend status</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>ENUMSPD</td>
<td>Enumerated speed</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>EERR</td>
<td>Erratic error</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>FNSOF</td>
<td>Frame number of the received
              SOF</td>
<td>8</td>
<td>14</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPMSK</h5>
								(displayName:<strong>OTG_HS_DIEPMSK</strong>) : OTG_HS device IN endpoint common interrupt
          mask register<strong> addressOffset: </strong>0x10<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed interrupt
              mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDM</td>
<td>Endpoint disabled interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOM</td>
<td>Timeout condition mask (nonisochronous
              endpoints)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFEMSK</td>
<td>IN token received when TxFIFO empty
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNMM</td>
<td>IN token received with EP mismatch
              mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>INEPNEM</td>
<td>IN endpoint NAK effective
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFURM</td>
<td>FIFO underrun mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BIM</td>
<td>BNA interrupt mask</td>
<td>9</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPMSK</h5>
								(displayName:<strong>OTG_HS_DOEPMSK</strong>) : OTG_HS device OUT endpoint common interrupt
          mask register<strong> addressOffset: </strong>0x14<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed interrupt
              mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDM</td>
<td>Endpoint disabled interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUPM</td>
<td>SETUP phase done mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDM</td>
<td>OUT token received when endpoint
              disabled mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets received
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>OPEM</td>
<td>OUT packet error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BOIM</td>
<td>BNA interrupt mask</td>
<td>9</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DAINT</h5>
								(displayName:<strong>OTG_HS_DAINT</strong>) : OTG_HS device all endpoints interrupt
          register<strong> addressOffset: </strong>0x18<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IEPINT</td>
<td>IN endpoint interrupt bits</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>OEPINT</td>
<td>OUT endpoint interrupt
              bits</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DAINTMSK</h5>
								(displayName:<strong>OTG_HS_DAINTMSK</strong>) : OTG_HS all endpoints interrupt mask
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IEPM</td>
<td>IN EP interrupt mask bits</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>OEPM</td>
<td>OUT EP interrupt mask bits</td>
<td>16</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DVBUSDIS</h5>
								(displayName:<strong>OTG_HS_DVBUSDIS</strong>) : OTG_HS device VBUS discharge time
          register<strong> addressOffset: </strong>0x28<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x000017D7<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>VBUSDT</td>
<td>Device VBUS discharge time</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DVBUSPULSE</h5>
								(displayName:<strong>OTG_HS_DVBUSPULSE</strong>) : OTG_HS device VBUS pulsing time
          register<strong> addressOffset: </strong>0x2C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x000005B8<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DVBUSP</td>
<td>Device VBUS pulsing time</td>
<td>0</td>
<td>12</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DTHRCTL</h5>
								(displayName:<strong>OTG_HS_DTHRCTL</strong>) : OTG_HS Device threshold control
          register<strong> addressOffset: </strong>0x30<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>NONISOTHREN</td>
<td>Nonisochronous IN endpoints threshold
              enable</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>ISOTHREN</td>
<td>ISO IN endpoint threshold
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TXTHRLEN</td>
<td>Transmit threshold length</td>
<td>2</td>
<td>9</td>
</tr>
<tr>
<td>RXTHREN</td>
<td>Receive threshold enable</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>RXTHRLEN</td>
<td>Receive threshold length</td>
<td>17</td>
<td>9</td>
</tr>
<tr>
<td>ARPEN</td>
<td>Arbiter parking enable</td>
<td>27</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPEMPMSK</h5>
								(displayName:<strong>OTG_HS_DIEPEMPMSK</strong>) : OTG_HS device IN endpoint FIFO empty
          interrupt mask register<strong> addressOffset: </strong>0x34<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTXFEM</td>
<td>IN EP Tx FIFO empty interrupt mask
              bits</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DEACHINT</h5>
								(displayName:<strong>OTG_HS_DEACHINT</strong>) : OTG_HS device each endpoint interrupt
          register<strong> addressOffset: </strong>0x38<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IEP1INT</td>
<td>IN endpoint 1interrupt bit</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OEP1INT</td>
<td>OUT endpoint 1 interrupt
              bit</td>
<td>17</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DEACHINTMSK</h5>
								(displayName:<strong>OTG_HS_DEACHINTMSK</strong>) : OTG_HS device each endpoint interrupt
          register mask<strong> addressOffset: </strong>0x3C<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IEP1INTM</td>
<td>IN Endpoint 1 interrupt mask
              bit</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OEP1INTM</td>
<td>OUT Endpoint 1 interrupt mask
              bit</td>
<td>17</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPEACHMSK1</h5>
								(displayName:<strong>OTG_HS_DIEPEACHMSK1</strong>) : OTG_HS device each in endpoint-1 interrupt
          register<strong> addressOffset: </strong>0x44<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed interrupt
              mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDM</td>
<td>Endpoint disabled interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOM</td>
<td>Timeout condition mask (nonisochronous
              endpoints)</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFEMSK</td>
<td>IN token received when TxFIFO empty
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNMM</td>
<td>IN token received with EP mismatch
              mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>INEPNEM</td>
<td>IN endpoint NAK effective
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFURM</td>
<td>FIFO underrun mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BIM</td>
<td>BNA interrupt mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK interrupt mask</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPEACHMSK1</h5>
								(displayName:<strong>OTG_HS_DOEPEACHMSK1</strong>) : OTG_HS device each OUT endpoint-1 interrupt
          register<strong> addressOffset: </strong>0x84<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRCM</td>
<td>Transfer completed interrupt
              mask</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDM</td>
<td>Endpoint disabled interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOM</td>
<td>Timeout condition mask</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFEMSK</td>
<td>IN token received when TxFIFO empty
              mask</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNMM</td>
<td>IN token received with EP mismatch
              mask</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>INEPNEM</td>
<td>IN endpoint NAK effective
              mask</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFURM</td>
<td>OUT packet error mask</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BIM</td>
<td>BNA interrupt mask</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>BERRM</td>
<td>Bubble error interrupt
              mask</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAKM</td>
<td>NAK interrupt mask</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>NYETM</td>
<td>NYET interrupt mask</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL0</h5>
								(displayName:<strong>OTG_HS_DIEPCTL0</strong>) : OTG device endpoint-0 control
          register<strong> addressOffset: </strong>0x100<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL1</h5>
								(displayName:<strong>OTG_HS_DIEPCTL1</strong>) : OTG device endpoint-1 control
          register<strong> addressOffset: </strong>0x120<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL2</h5>
								(displayName:<strong>OTG_HS_DIEPCTL2</strong>) : OTG device endpoint-2 control
          register<strong> addressOffset: </strong>0x140<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL3</h5>
								(displayName:<strong>OTG_HS_DIEPCTL3</strong>) : OTG device endpoint-3 control
          register<strong> addressOffset: </strong>0x160<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL4</h5>
								(displayName:<strong>OTG_HS_DIEPCTL4</strong>) : OTG device endpoint-4 control
          register<strong> addressOffset: </strong>0x180<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL5</h5>
								(displayName:<strong>OTG_HS_DIEPCTL5</strong>) : OTG device endpoint-5 control
          register<strong> addressOffset: </strong>0x1A0<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL6</h5>
								(displayName:<strong>OTG_HS_DIEPCTL6</strong>) : OTG device endpoint-6 control
          register<strong> addressOffset: </strong>0x1C0<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPCTL7</h5>
								(displayName:<strong>OTG_HS_DIEPCTL7</strong>) : OTG device endpoint-7 control
          register<strong> addressOffset: </strong>0x1E0<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even/odd frame</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>TXFNUM</td>
<td>TxFIFO number</td>
<td>22</td>
<td>4</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT0</h5>
								(displayName:<strong>OTG_HS_DIEPINT0</strong>) : OTG device endpoint-0 interrupt
          register<strong> addressOffset: </strong>0x108<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT1</h5>
								(displayName:<strong>OTG_HS_DIEPINT1</strong>) : OTG device endpoint-1 interrupt
          register<strong> addressOffset: </strong>0x128<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT2</h5>
								(displayName:<strong>OTG_HS_DIEPINT2</strong>) : OTG device endpoint-2 interrupt
          register<strong> addressOffset: </strong>0x148<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT3</h5>
								(displayName:<strong>OTG_HS_DIEPINT3</strong>) : OTG device endpoint-3 interrupt
          register<strong> addressOffset: </strong>0x168<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT4</h5>
								(displayName:<strong>OTG_HS_DIEPINT4</strong>) : OTG device endpoint-4 interrupt
          register<strong> addressOffset: </strong>0x188<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT5</h5>
								(displayName:<strong>OTG_HS_DIEPINT5</strong>) : OTG device endpoint-5 interrupt
          register<strong> addressOffset: </strong>0x1A8<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT6</h5>
								(displayName:<strong>OTG_HS_DIEPINT6</strong>) : OTG device endpoint-6 interrupt
          register<strong> addressOffset: </strong>0x1C8<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPINT7</h5>
								(displayName:<strong>OTG_HS_DIEPINT7</strong>) : OTG device endpoint-7 interrupt
          register<strong> addressOffset: </strong>0x1E8<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TOC</td>
<td>Timeout condition</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>ITTXFE</td>
<td>IN token received when TxFIFO is
              empty</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>INEPNE</td>
<td>IN endpoint NAK effective</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>TXFE</td>
<td>Transmit FIFO empty</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>TXFIFOUDRN</td>
<td>Transmit Fifo Underrun</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>BNA</td>
<td>Buffer not available
              interrupt</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>PKTDRPSTS</td>
<td>Packet dropped status</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>BERR</td>
<td>Babble error interrupt</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>NAK</td>
<td>NAK interrupt</td>
<td>13</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTSIZ0</h5>
								(displayName:<strong>OTG_HS_DIEPTSIZ0</strong>) : OTG_HS device IN endpoint 0 transfer size
          register<strong> addressOffset: </strong>0x110<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPDMA1</h5>
								(displayName:<strong>OTG_HS_DIEPDMA1</strong>) : OTG_HS device endpoint-1 DMA address
          register<strong> addressOffset: </strong>0x114<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPDMA2</h5>
								(displayName:<strong>OTG_HS_DIEPDMA2</strong>) : OTG_HS device endpoint-2 DMA address
          register<strong> addressOffset: </strong>0x134<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPDMA3</h5>
								(displayName:<strong>OTG_HS_DIEPDMA3</strong>) : OTG_HS device endpoint-3 DMA address
          register<strong> addressOffset: </strong>0x154<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPDMA4</h5>
								(displayName:<strong>OTG_HS_DIEPDMA4</strong>) : OTG_HS device endpoint-4 DMA address
          register<strong> addressOffset: </strong>0x174<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPDMA5</h5>
								(displayName:<strong>OTG_HS_DIEPDMA5</strong>) : OTG_HS device endpoint-5 DMA address
          register<strong> addressOffset: </strong>0x194<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DMAADDR</td>
<td>DMA address</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DTXFSTS0</h5>
								(displayName:<strong>OTG_HS_DTXFSTS0</strong>) : OTG_HS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x118<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              avail</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DTXFSTS1</h5>
								(displayName:<strong>OTG_HS_DTXFSTS1</strong>) : OTG_HS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x138<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              avail</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DTXFSTS2</h5>
								(displayName:<strong>OTG_HS_DTXFSTS2</strong>) : OTG_HS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x158<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              avail</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DTXFSTS3</h5>
								(displayName:<strong>OTG_HS_DTXFSTS3</strong>) : OTG_HS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x178<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              avail</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DTXFSTS4</h5>
								(displayName:<strong>OTG_HS_DTXFSTS4</strong>) : OTG_HS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x198<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              avail</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DTXFSTS5</h5>
								(displayName:<strong>OTG_HS_DTXFSTS5</strong>) : OTG_HS device IN endpoint transmit FIFO
          status register<strong> addressOffset: </strong>0x1B8<strong> size:</strong>32<strong> access: </strong>read-only<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INEPTFSAV</td>
<td>IN endpoint TxFIFO space
              avail</td>
<td>0</td>
<td>16</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTSIZ1</h5>
								(displayName:<strong>OTG_HS_DIEPTSIZ1</strong>) : OTG_HS device endpoint transfer size
          register<strong> addressOffset: </strong>0x130<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTSIZ2</h5>
								(displayName:<strong>OTG_HS_DIEPTSIZ2</strong>) : OTG_HS device endpoint transfer size
          register<strong> addressOffset: </strong>0x150<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTSIZ3</h5>
								(displayName:<strong>OTG_HS_DIEPTSIZ3</strong>) : OTG_HS device endpoint transfer size
          register<strong> addressOffset: </strong>0x170<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTSIZ4</h5>
								(displayName:<strong>OTG_HS_DIEPTSIZ4</strong>) : OTG_HS device endpoint transfer size
          register<strong> addressOffset: </strong>0x190<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DIEPTSIZ5</h5>
								(displayName:<strong>OTG_HS_DIEPTSIZ5</strong>) : OTG_HS device endpoint transfer size
          register<strong> addressOffset: </strong>0x1B0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>MCNT</td>
<td>Multi count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPCTL0</h5>
								(displayName:<strong>OTG_HS_DOEPCTL0</strong>) : OTG_HS device control OUT endpoint 0 control
          register<strong> addressOffset: </strong>0x300<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x00008000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>SNPM</td>
<td>Snoop mode</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPCTL1</h5>
								(displayName:<strong>OTG_HS_DOEPCTL1</strong>) : OTG device endpoint-1 control
          register<strong> addressOffset: </strong>0x320<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even odd frame/Endpoint data
              PID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>SNPM</td>
<td>Snoop mode</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID/Set even
              frame</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPCTL2</h5>
								(displayName:<strong>OTG_HS_DOEPCTL2</strong>) : OTG device endpoint-2 control
          register<strong> addressOffset: </strong>0x340<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even odd frame/Endpoint data
              PID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>SNPM</td>
<td>Snoop mode</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID/Set even
              frame</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPCTL3</h5>
								(displayName:<strong>OTG_HS_DOEPCTL3</strong>) : OTG device endpoint-3 control
          register<strong> addressOffset: </strong>0x360<strong> size:</strong>32<strong> access: </strong><strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>MPSIZ</td>
<td>Maximum packet size</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>USBAEP</td>
<td>USB active endpoint</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>EONUM_DPID</td>
<td>Even odd frame/Endpoint data
              PID</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>NAKSTS</td>
<td>NAK status</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>EPTYP</td>
<td>Endpoint type</td>
<td>18</td>
<td>2</td>
</tr>
<tr>
<td>SNPM</td>
<td>Snoop mode</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>Stall</td>
<td>STALL handshake</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>CNAK</td>
<td>Clear NAK</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>SNAK</td>
<td>Set NAK</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>SD0PID_SEVNFRM</td>
<td>Set DATA0 PID/Set even
              frame</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>SODDFRM</td>
<td>Set odd frame</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>EPDIS</td>
<td>Endpoint disable</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>EPENA</td>
<td>Endpoint enable</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT0</h5>
								(displayName:<strong>OTG_HS_DOEPINT0</strong>) : OTG_HS device endpoint-0 interrupt
          register<strong> addressOffset: </strong>0x308<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000080<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT1</h5>
								(displayName:<strong>OTG_HS_DOEPINT1</strong>) : OTG_HS device endpoint-1 interrupt
          register<strong> addressOffset: </strong>0x328<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT2</h5>
								(displayName:<strong>OTG_HS_DOEPINT2</strong>) : OTG_HS device endpoint-2 interrupt
          register<strong> addressOffset: </strong>0x348<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT3</h5>
								(displayName:<strong>OTG_HS_DOEPINT3</strong>) : OTG_HS device endpoint-3 interrupt
          register<strong> addressOffset: </strong>0x368<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT4</h5>
								(displayName:<strong>OTG_HS_DOEPINT4</strong>) : OTG_HS device endpoint-4 interrupt
          register<strong> addressOffset: </strong>0x388<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT5</h5>
								(displayName:<strong>OTG_HS_DOEPINT5</strong>) : OTG_HS device endpoint-5 interrupt
          register<strong> addressOffset: </strong>0x3A8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT6</h5>
								(displayName:<strong>OTG_HS_DOEPINT6</strong>) : OTG_HS device endpoint-6 interrupt
          register<strong> addressOffset: </strong>0x3C8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPINT7</h5>
								(displayName:<strong>OTG_HS_DOEPINT7</strong>) : OTG_HS device endpoint-7 interrupt
          register<strong> addressOffset: </strong>0x3E8<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRC</td>
<td>Transfer completed
              interrupt</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>EPDISD</td>
<td>Endpoint disabled
              interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STUP</td>
<td>SETUP phase done</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OTEPDIS</td>
<td>OUT token received when endpoint
              disabled</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>B2BSTUP</td>
<td>Back-to-back SETUP packets
              received</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>NYET</td>
<td>NYET interrupt</td>
<td>14</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPTSIZ0</h5>
								(displayName:<strong>OTG_HS_DOEPTSIZ0</strong>) : OTG_HS device endpoint-1 transfer size
          register<strong> addressOffset: </strong>0x310<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>STUPCNT</td>
<td>SETUP packet count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPTSIZ1</h5>
								(displayName:<strong>OTG_HS_DOEPTSIZ1</strong>) : OTG_HS device endpoint-2 transfer size
          register<strong> addressOffset: </strong>0x330<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>RXDPID_STUPCNT</td>
<td>Received data PID/SETUP packet
              count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPTSIZ2</h5>
								(displayName:<strong>OTG_HS_DOEPTSIZ2</strong>) : OTG_HS device endpoint-3 transfer size
          register<strong> addressOffset: </strong>0x350<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>RXDPID_STUPCNT</td>
<td>Received data PID/SETUP packet
              count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPTSIZ3</h5>
								(displayName:<strong>OTG_HS_DOEPTSIZ3</strong>) : OTG_HS device endpoint-4 transfer size
          register<strong> addressOffset: </strong>0x370<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>RXDPID_STUPCNT</td>
<td>Received data PID/SETUP packet
              count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
<li>
<h5>OTG_HS_DOEPTSIZ4</h5>
								(displayName:<strong>OTG_HS_DOEPTSIZ4</strong>) : OTG_HS device endpoint-5 transfer size
          register<strong> addressOffset: </strong>0x390<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>XFRSIZ</td>
<td>Transfer size</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>PKTCNT</td>
<td>Packet count</td>
<td>19</td>
<td>10</td>
</tr>
<tr>
<td>RXDPID_STUPCNT</td>
<td>Received data PID/SETUP packet
              count</td>
<td>29</td>
<td>2</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>OTG_HS_PWRCLK:</h3>USB on the go high speed<ol>
<li><h4>groupName : USB_OTG_HS</h4></li>
<li><h4>baseAddress : 0x40040E00</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x3F200 |
							usage=registers |
							</li>
<li>
<h4>registers : </h4>
<ol><li>
<h5>OTG_HS_PCGCR</h5>
								(displayName:<strong>OTG_HS_PCGCR</strong>) : Power and clock gating control
          register<strong> addressOffset: </strong>0x0<strong> size:</strong>32<strong> access: </strong>read-write<strong> resetValue: </strong>0x0<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>STPPCLK</td>
<td>Stop PHY clock</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>GATEHCLK</td>
<td>Gate HCLK</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PHYSUSP</td>
<td>PHY suspended</td>
<td>4</td>
<td>1</td>
</tr>
</table>
</li></ol>
</li>
</ol>
</li>
<li>
<h3>HASH:</h3>Hash processor<ol>
<li><h4>groupName : HASH</h4></li>
<li><h4>baseAddress : 0x50060400</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>HASH_RNG</strong>:Hash and Rng global interrupt<strong> value:</strong>80</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>INIT</td>
<td>Initialize message digest
              calculation</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DMAE</td>
<td>DMA enable</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DATATYPE</td>
<td>Data type selection</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>MODE</td>
<td>Mode selection</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>ALGO0</td>
<td>Algorithm selection</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>NBW</td>
<td>Number of words already
              pushed</td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>DINNE</td>
<td>DIN not empty</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>MDMAT</td>
<td>Multiple DMA Transfers</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>LKEY</td>
<td>Long key selection</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>ALGO1</td>
<td>ALGO</td>
<td>18</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIN</h5>
								(displayName:<strong>DIN</strong>) : data input register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATAIN</td>
<td>Data input</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>STR</h5>
								(displayName:<strong>STR</strong>) : start register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DCAL</td>
<td>Digest calculation</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>NBLW</td>
<td>Number of valid bits in the last word of
              the message</td>
<td>0</td>
<td>5</td>
</tr>
</table>
</li>
<li>
<h5>HR0</h5>
								(displayName:<strong>HR0</strong>) : digest registers<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H0</td>
<td>H0</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HR1</h5>
								(displayName:<strong>HR1</strong>) : digest registers<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H1</td>
<td>H1</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HR2</h5>
								(displayName:<strong>HR2</strong>) : digest registers<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H2</td>
<td>H2</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HR3</h5>
								(displayName:<strong>HR3</strong>) : digest registers<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H3</td>
<td>H3</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HR4</h5>
								(displayName:<strong>HR4</strong>) : digest registers<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H4</td>
<td>H4</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>IMR</h5>
								(displayName:<strong>IMR</strong>) : interrupt enable register<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DCIE</td>
<td>Digest calculation completion interrupt
              enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DINIE</td>
<td>Data input interrupt
              enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000001<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BUSY</td>
<td>Busy bit</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>DMAS</td>
<td>DMA Status</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>DCIS</td>
<td>Digest calculation completion interrupt
              status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DINIS</td>
<td>Data input interrupt
              status</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CSR0</h5>
								(displayName:<strong>CSR0</strong>) : context swap registers<strong> addressOffset: </strong>0xF8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR0</td>
<td>CSR0</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR1</h5>
								(displayName:<strong>CSR1</strong>) : context swap registers<strong> addressOffset: </strong>0xFC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR1</td>
<td>CSR1</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR2</h5>
								(displayName:<strong>CSR2</strong>) : context swap registers<strong> addressOffset: </strong>0x100<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR2</td>
<td>CSR2</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR3</h5>
								(displayName:<strong>CSR3</strong>) : context swap registers<strong> addressOffset: </strong>0x104<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR3</td>
<td>CSR3</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR4</h5>
								(displayName:<strong>CSR4</strong>) : context swap registers<strong> addressOffset: </strong>0x108<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR4</td>
<td>CSR4</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR5</h5>
								(displayName:<strong>CSR5</strong>) : context swap registers<strong> addressOffset: </strong>0x10C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR5</td>
<td>CSR5</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR6</h5>
								(displayName:<strong>CSR6</strong>) : context swap registers<strong> addressOffset: </strong>0x110<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR6</td>
<td>CSR6</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR7</h5>
								(displayName:<strong>CSR7</strong>) : context swap registers<strong> addressOffset: </strong>0x114<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR7</td>
<td>CSR7</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR8</h5>
								(displayName:<strong>CSR8</strong>) : context swap registers<strong> addressOffset: </strong>0x118<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR8</td>
<td>CSR8</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR9</h5>
								(displayName:<strong>CSR9</strong>) : context swap registers<strong> addressOffset: </strong>0x11C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR9</td>
<td>CSR9</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR10</h5>
								(displayName:<strong>CSR10</strong>) : context swap registers<strong> addressOffset: </strong>0x120<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR10</td>
<td>CSR10</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR11</h5>
								(displayName:<strong>CSR11</strong>) : context swap registers<strong> addressOffset: </strong>0x124<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR11</td>
<td>CSR11</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR12</h5>
								(displayName:<strong>CSR12</strong>) : context swap registers<strong> addressOffset: </strong>0x128<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR12</td>
<td>CSR12</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR13</h5>
								(displayName:<strong>CSR13</strong>) : context swap registers<strong> addressOffset: </strong>0x12C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR13</td>
<td>CSR13</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR14</h5>
								(displayName:<strong>CSR14</strong>) : context swap registers<strong> addressOffset: </strong>0x130<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR14</td>
<td>CSR14</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR15</h5>
								(displayName:<strong>CSR15</strong>) : context swap registers<strong> addressOffset: </strong>0x134<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR15</td>
<td>CSR15</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR16</h5>
								(displayName:<strong>CSR16</strong>) : context swap registers<strong> addressOffset: </strong>0x138<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR16</td>
<td>CSR16</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR17</h5>
								(displayName:<strong>CSR17</strong>) : context swap registers<strong> addressOffset: </strong>0x13C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR17</td>
<td>CSR17</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR18</h5>
								(displayName:<strong>CSR18</strong>) : context swap registers<strong> addressOffset: </strong>0x140<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR18</td>
<td>CSR18</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR19</h5>
								(displayName:<strong>CSR19</strong>) : context swap registers<strong> addressOffset: </strong>0x144<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR19</td>
<td>CSR19</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR20</h5>
								(displayName:<strong>CSR20</strong>) : context swap registers<strong> addressOffset: </strong>0x148<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR20</td>
<td>CSR20</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR21</h5>
								(displayName:<strong>CSR21</strong>) : context swap registers<strong> addressOffset: </strong>0x14C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR21</td>
<td>CSR21</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR22</h5>
								(displayName:<strong>CSR22</strong>) : context swap registers<strong> addressOffset: </strong>0x150<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR22</td>
<td>CSR22</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR23</h5>
								(displayName:<strong>CSR23</strong>) : context swap registers<strong> addressOffset: </strong>0x154<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR23</td>
<td>CSR23</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR24</h5>
								(displayName:<strong>CSR24</strong>) : context swap registers<strong> addressOffset: </strong>0x158<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR24</td>
<td>CSR24</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR25</h5>
								(displayName:<strong>CSR25</strong>) : context swap registers<strong> addressOffset: </strong>0x15C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR25</td>
<td>CSR25</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR26</h5>
								(displayName:<strong>CSR26</strong>) : context swap registers<strong> addressOffset: </strong>0x160<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR26</td>
<td>CSR26</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR27</h5>
								(displayName:<strong>CSR27</strong>) : context swap registers<strong> addressOffset: </strong>0x164<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR27</td>
<td>CSR27</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR28</h5>
								(displayName:<strong>CSR28</strong>) : context swap registers<strong> addressOffset: </strong>0x168<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR28</td>
<td>CSR28</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR29</h5>
								(displayName:<strong>CSR29</strong>) : context swap registers<strong> addressOffset: </strong>0x16C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR29</td>
<td>CSR29</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR30</h5>
								(displayName:<strong>CSR30</strong>) : context swap registers<strong> addressOffset: </strong>0x170<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR30</td>
<td>CSR30</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR31</h5>
								(displayName:<strong>CSR31</strong>) : context swap registers<strong> addressOffset: </strong>0x174<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR31</td>
<td>CSR31</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR32</h5>
								(displayName:<strong>CSR32</strong>) : context swap registers<strong> addressOffset: </strong>0x178<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR32</td>
<td>CSR32</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR33</h5>
								(displayName:<strong>CSR33</strong>) : context swap registers<strong> addressOffset: </strong>0x17C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR33</td>
<td>CSR33</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR34</h5>
								(displayName:<strong>CSR34</strong>) : context swap registers<strong> addressOffset: </strong>0x180<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR34</td>
<td>CSR34</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR35</h5>
								(displayName:<strong>CSR35</strong>) : context swap registers<strong> addressOffset: </strong>0x184<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR35</td>
<td>CSR35</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR36</h5>
								(displayName:<strong>CSR36</strong>) : context swap registers<strong> addressOffset: </strong>0x188<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR36</td>
<td>CSR36</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR37</h5>
								(displayName:<strong>CSR37</strong>) : context swap registers<strong> addressOffset: </strong>0x18C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR37</td>
<td>CSR37</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR38</h5>
								(displayName:<strong>CSR38</strong>) : context swap registers<strong> addressOffset: </strong>0x190<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR38</td>
<td>CSR38</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR39</h5>
								(displayName:<strong>CSR39</strong>) : context swap registers<strong> addressOffset: </strong>0x194<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR39</td>
<td>CSR39</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR40</h5>
								(displayName:<strong>CSR40</strong>) : context swap registers<strong> addressOffset: </strong>0x198<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR40</td>
<td>CSR40</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR41</h5>
								(displayName:<strong>CSR41</strong>) : context swap registers<strong> addressOffset: </strong>0x19C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR41</td>
<td>CSR41</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR42</h5>
								(displayName:<strong>CSR42</strong>) : context swap registers<strong> addressOffset: </strong>0x1A0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR42</td>
<td>CSR42</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR43</h5>
								(displayName:<strong>CSR43</strong>) : context swap registers<strong> addressOffset: </strong>0x1A4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR43</td>
<td>CSR43</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR44</h5>
								(displayName:<strong>CSR44</strong>) : context swap registers<strong> addressOffset: </strong>0x1A8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR44</td>
<td>CSR44</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR45</h5>
								(displayName:<strong>CSR45</strong>) : context swap registers<strong> addressOffset: </strong>0x1AC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR45</td>
<td>CSR45</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR46</h5>
								(displayName:<strong>CSR46</strong>) : context swap registers<strong> addressOffset: </strong>0x1B0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR46</td>
<td>CSR46</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR47</h5>
								(displayName:<strong>CSR47</strong>) : context swap registers<strong> addressOffset: </strong>0x1B4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR47</td>
<td>CSR47</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR48</h5>
								(displayName:<strong>CSR48</strong>) : context swap registers<strong> addressOffset: </strong>0x1B8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR48</td>
<td>CSR48</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR49</h5>
								(displayName:<strong>CSR49</strong>) : context swap registers<strong> addressOffset: </strong>0x1BC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR49</td>
<td>CSR49</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR50</h5>
								(displayName:<strong>CSR50</strong>) : context swap registers<strong> addressOffset: </strong>0x1C0<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR50</td>
<td>CSR50</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR51</h5>
								(displayName:<strong>CSR51</strong>) : context swap registers<strong> addressOffset: </strong>0x1C4<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR51</td>
<td>CSR51</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR52</h5>
								(displayName:<strong>CSR52</strong>) : context swap registers<strong> addressOffset: </strong>0x1C8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR52</td>
<td>CSR52</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSR53</h5>
								(displayName:<strong>CSR53</strong>) : context swap registers<strong> addressOffset: </strong>0x1CC<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSR53</td>
<td>CSR53</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR0</h5>
								(displayName:<strong>HASH_HR0</strong>) : HASH digest register<strong> addressOffset: </strong>0x310<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H0</td>
<td>H0</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR1</h5>
								(displayName:<strong>HASH_HR1</strong>) : read-only<strong> addressOffset: </strong>0x314<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H1</td>
<td>H1</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR2</h5>
								(displayName:<strong>HASH_HR2</strong>) : read-only<strong> addressOffset: </strong>0x318<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H2</td>
<td>H2</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR3</h5>
								(displayName:<strong>HASH_HR3</strong>) : read-only<strong> addressOffset: </strong>0x31C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H3</td>
<td>H3</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR4</h5>
								(displayName:<strong>HASH_HR4</strong>) : read-only<strong> addressOffset: </strong>0x320<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H4</td>
<td>H4</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR5</h5>
								(displayName:<strong>HASH_HR5</strong>) : read-only<strong> addressOffset: </strong>0x324<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H5</td>
<td>H5</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR6</h5>
								(displayName:<strong>HASH_HR6</strong>) : read-only<strong> addressOffset: </strong>0x328<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H6</td>
<td>H6</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>HASH_HR7</h5>
								(displayName:<strong>HASH_HR7</strong>) : read-only<strong> addressOffset: </strong>0x32C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>H7</td>
<td>H7</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
<li>
<h3>CRYP:</h3>Cryptographic processor<ol>
<li><h4>groupName : CRYP</h4></li>
<li><h4>baseAddress : 0x50060000</h4></li>
<li>
<h4>addressBlock : </h4>offset=0x0 |
							size=0x400 |
							usage=registers |
							</li>
<li>
<h4>interrupt : </h4>
<strong>CRYP</strong>:CRYP crypto global interrupt<strong> value:</strong>79</li>
<li>
<h4>registers : </h4>
<ol>
<li>
<h5>CR</h5>
								(displayName:<strong>CR</strong>) : control register<strong> addressOffset: </strong>0x0<strong> size:</strong>0x20<strong> access: </strong><strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>ALGODIR</td>
<td>Algorithm direction</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>ALGOMODE0</td>
<td>Algorithm mode</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>DATATYPE</td>
<td>Data type selection</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>KEYSIZE</td>
<td>Key size selection (AES mode
              only)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>FFLUSH</td>
<td>FIFO flush</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>CRYPEN</td>
<td>Cryptographic processor
              enable</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>GCM_CCMPH</td>
<td>GCM_CCMPH</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>ALGOMODE3</td>
<td>ALGOMODE</td>
<td>19</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>SR</h5>
								(displayName:<strong>SR</strong>) : status register<strong> addressOffset: </strong>0x4<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000003<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>BUSY</td>
<td>Busy bit</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>OFFU</td>
<td>Output FIFO full</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>OFNE</td>
<td>Output FIFO not empty</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IFNF</td>
<td>Input FIFO not full</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IFEM</td>
<td>Input FIFO empty</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>DIN</h5>
								(displayName:<strong>DIN</strong>) : data input register<strong> addressOffset: </strong>0x8<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATAIN</td>
<td>Data input</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DOUT</h5>
								(displayName:<strong>DOUT</strong>) : data output register<strong> addressOffset: </strong>0xC<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DATAOUT</td>
<td>Data output</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>DMACR</h5>
								(displayName:<strong>DMACR</strong>) : DMA control register<strong> addressOffset: </strong>0x10<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>DOEN</td>
<td>DMA output enable</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIEN</td>
<td>DMA input enable</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>IMSCR</h5>
								(displayName:<strong>IMSCR</strong>) : interrupt mask set/clear
          register<strong> addressOffset: </strong>0x14<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OUTIM</td>
<td>Output FIFO service interrupt
              mask</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INIM</td>
<td>Input FIFO service interrupt
              mask</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>RISR</h5>
								(displayName:<strong>RISR</strong>) : raw interrupt status register<strong> addressOffset: </strong>0x18<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000001<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OUTRIS</td>
<td>Output FIFO service raw interrupt
              status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INRIS</td>
<td>Input FIFO service raw interrupt
              status</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>MISR</h5>
								(displayName:<strong>MISR</strong>) : masked interrupt status
          register<strong> addressOffset: </strong>0x1C<strong> size:</strong>0x20<strong> access: </strong>read-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>OUTMIS</td>
<td>Output FIFO service masked interrupt
              status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INMIS</td>
<td>Input FIFO service masked interrupt
              status</td>
<td>0</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K0LR</h5>
								(displayName:<strong>K0LR</strong>) : key registers<strong> addressOffset: </strong>0x20<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b224</td>
<td>b224</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b225</td>
<td>b225</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b226</td>
<td>b226</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b227</td>
<td>b227</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b228</td>
<td>b228</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b229</td>
<td>b229</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b230</td>
<td>b230</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b231</td>
<td>b231</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b232</td>
<td>b232</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b233</td>
<td>b233</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b234</td>
<td>b234</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b235</td>
<td>b235</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b236</td>
<td>b236</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b237</td>
<td>b237</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b238</td>
<td>b238</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b239</td>
<td>b239</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b240</td>
<td>b240</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b241</td>
<td>b241</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b242</td>
<td>b242</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b243</td>
<td>b243</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b244</td>
<td>b244</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b245</td>
<td>b245</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b246</td>
<td>b246</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b247</td>
<td>b247</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b248</td>
<td>b248</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b249</td>
<td>b249</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b250</td>
<td>b250</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b251</td>
<td>b251</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b252</td>
<td>b252</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b253</td>
<td>b253</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b254</td>
<td>b254</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b255</td>
<td>b255</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K0RR</h5>
								(displayName:<strong>K0RR</strong>) : key registers<strong> addressOffset: </strong>0x24<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b192</td>
<td>b192</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b193</td>
<td>b193</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b194</td>
<td>b194</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b195</td>
<td>b195</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b196</td>
<td>b196</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b197</td>
<td>b197</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b198</td>
<td>b198</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b199</td>
<td>b199</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b200</td>
<td>b200</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b201</td>
<td>b201</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b202</td>
<td>b202</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b203</td>
<td>b203</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b204</td>
<td>b204</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b205</td>
<td>b205</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b206</td>
<td>b206</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b207</td>
<td>b207</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b208</td>
<td>b208</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b209</td>
<td>b209</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b210</td>
<td>b210</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b211</td>
<td>b211</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b212</td>
<td>b212</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b213</td>
<td>b213</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b214</td>
<td>b214</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b215</td>
<td>b215</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b216</td>
<td>b216</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b217</td>
<td>b217</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b218</td>
<td>b218</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b219</td>
<td>b219</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b220</td>
<td>b220</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b221</td>
<td>b221</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b222</td>
<td>b222</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b223</td>
<td>b223</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K1LR</h5>
								(displayName:<strong>K1LR</strong>) : key registers<strong> addressOffset: </strong>0x28<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b160</td>
<td>b160</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b161</td>
<td>b161</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b162</td>
<td>b162</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b163</td>
<td>b163</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b164</td>
<td>b164</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b165</td>
<td>b165</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b166</td>
<td>b166</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b167</td>
<td>b167</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b168</td>
<td>b168</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b169</td>
<td>b169</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b170</td>
<td>b170</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b171</td>
<td>b171</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b172</td>
<td>b172</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b173</td>
<td>b173</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b174</td>
<td>b174</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b175</td>
<td>b175</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b176</td>
<td>b176</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b177</td>
<td>b177</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b178</td>
<td>b178</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b179</td>
<td>b179</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b180</td>
<td>b180</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b181</td>
<td>b181</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b182</td>
<td>b182</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b183</td>
<td>b183</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b184</td>
<td>b184</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b185</td>
<td>b185</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b186</td>
<td>b186</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b187</td>
<td>b187</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b188</td>
<td>b188</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b189</td>
<td>b189</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b190</td>
<td>b190</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b191</td>
<td>b191</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K1RR</h5>
								(displayName:<strong>K1RR</strong>) : key registers<strong> addressOffset: </strong>0x2C<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b128</td>
<td>b128</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b129</td>
<td>b129</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b130</td>
<td>b130</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b131</td>
<td>b131</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b132</td>
<td>b132</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b133</td>
<td>b133</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b134</td>
<td>b134</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b135</td>
<td>b135</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b136</td>
<td>b136</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b137</td>
<td>b137</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b138</td>
<td>b138</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b139</td>
<td>b139</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b140</td>
<td>b140</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b141</td>
<td>b141</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b142</td>
<td>b142</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b143</td>
<td>b143</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b144</td>
<td>b144</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b145</td>
<td>b145</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b146</td>
<td>b146</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b147</td>
<td>b147</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b148</td>
<td>b148</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b149</td>
<td>b149</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b150</td>
<td>b150</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b151</td>
<td>b151</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b152</td>
<td>b152</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b153</td>
<td>b153</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b154</td>
<td>b154</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b155</td>
<td>b155</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b156</td>
<td>b156</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b157</td>
<td>b157</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b158</td>
<td>b158</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b159</td>
<td>b159</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K2LR</h5>
								(displayName:<strong>K2LR</strong>) : key registers<strong> addressOffset: </strong>0x30<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b96</td>
<td>b96</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b97</td>
<td>b97</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b98</td>
<td>b98</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b99</td>
<td>b99</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b100</td>
<td>b100</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b101</td>
<td>b101</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b102</td>
<td>b102</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b103</td>
<td>b103</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b104</td>
<td>b104</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b105</td>
<td>b105</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b106</td>
<td>b106</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b107</td>
<td>b107</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b108</td>
<td>b108</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b109</td>
<td>b109</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b110</td>
<td>b110</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b111</td>
<td>b111</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b112</td>
<td>b112</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b113</td>
<td>b113</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b114</td>
<td>b114</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b115</td>
<td>b115</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b116</td>
<td>b116</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b117</td>
<td>b117</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b118</td>
<td>b118</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b119</td>
<td>b119</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b120</td>
<td>b120</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b121</td>
<td>b121</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b122</td>
<td>b122</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b123</td>
<td>b123</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b124</td>
<td>b124</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b125</td>
<td>b125</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b126</td>
<td>b126</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b127</td>
<td>b127</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K2RR</h5>
								(displayName:<strong>K2RR</strong>) : key registers<strong> addressOffset: </strong>0x34<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b64</td>
<td>b64</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b65</td>
<td>b65</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b66</td>
<td>b66</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b67</td>
<td>b67</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b68</td>
<td>b68</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b69</td>
<td>b69</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b70</td>
<td>b70</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b71</td>
<td>b71</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b72</td>
<td>b72</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b73</td>
<td>b73</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b74</td>
<td>b74</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b75</td>
<td>b75</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b76</td>
<td>b76</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b77</td>
<td>b77</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b78</td>
<td>b78</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b79</td>
<td>b79</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b80</td>
<td>b80</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b81</td>
<td>b81</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b82</td>
<td>b82</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b83</td>
<td>b83</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b84</td>
<td>b84</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b85</td>
<td>b85</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b86</td>
<td>b86</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b87</td>
<td>b87</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b88</td>
<td>b88</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b89</td>
<td>b89</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b90</td>
<td>b90</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b91</td>
<td>b91</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b92</td>
<td>b92</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b93</td>
<td>b93</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b94</td>
<td>b94</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b95</td>
<td>b95</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K3LR</h5>
								(displayName:<strong>K3LR</strong>) : key registers<strong> addressOffset: </strong>0x38<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b32</td>
<td>b32</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b33</td>
<td>b33</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b34</td>
<td>b34</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b35</td>
<td>b35</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b36</td>
<td>b36</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b37</td>
<td>b37</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b38</td>
<td>b38</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b39</td>
<td>b39</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b40</td>
<td>b40</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b41</td>
<td>b41</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b42</td>
<td>b42</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b43</td>
<td>b43</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b44</td>
<td>b44</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b45</td>
<td>b45</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b46</td>
<td>b46</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b47</td>
<td>b47</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b48</td>
<td>b48</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b49</td>
<td>b49</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b50</td>
<td>b50</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b51</td>
<td>b51</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b52</td>
<td>b52</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b53</td>
<td>b53</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b54</td>
<td>b54</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b55</td>
<td>b55</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b56</td>
<td>b56</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b57</td>
<td>b57</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b58</td>
<td>b58</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b59</td>
<td>b59</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b60</td>
<td>b60</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b61</td>
<td>b61</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b62</td>
<td>b62</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b63</td>
<td>b63</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>K3RR</h5>
								(displayName:<strong>K3RR</strong>) : key registers<strong> addressOffset: </strong>0x3C<strong> size:</strong>0x20<strong> access: </strong>write-only<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>b0</td>
<td>b0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>b1</td>
<td>b1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>b2</td>
<td>b2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>b3</td>
<td>b3</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>b4</td>
<td>b4</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>b5</td>
<td>b5</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>b6</td>
<td>b6</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>b7</td>
<td>b7</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>b8</td>
<td>b8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>b9</td>
<td>b9</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>b10</td>
<td>b10</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>b11</td>
<td>b11</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>b12</td>
<td>b12</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>b13</td>
<td>b13</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>b14</td>
<td>b14</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>b15</td>
<td>b15</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>b16</td>
<td>b16</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>b17</td>
<td>b17</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>b18</td>
<td>b18</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>b19</td>
<td>b19</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>b20</td>
<td>b20</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>b21</td>
<td>b21</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>b22</td>
<td>b22</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>b23</td>
<td>b23</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>b24</td>
<td>b24</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>b25</td>
<td>b25</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>b26</td>
<td>b26</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>b27</td>
<td>b27</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>b28</td>
<td>b28</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>b29</td>
<td>b29</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>b30</td>
<td>b30</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>b31</td>
<td>b31</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>IV0LR</h5>
								(displayName:<strong>IV0LR</strong>) : initialization vector
          registers<strong> addressOffset: </strong>0x40<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IV31</td>
<td>IV31</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>IV30</td>
<td>IV30</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IV29</td>
<td>IV29</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IV28</td>
<td>IV28</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IV27</td>
<td>IV27</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IV26</td>
<td>IV26</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IV25</td>
<td>IV25</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IV24</td>
<td>IV24</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>IV23</td>
<td>IV23</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>IV22</td>
<td>IV22</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IV21</td>
<td>IV21</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>IV20</td>
<td>IV20</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>IV19</td>
<td>IV19</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>IV18</td>
<td>IV18</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>IV17</td>
<td>IV17</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>IV16</td>
<td>IV16</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IV15</td>
<td>IV15</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>IV14</td>
<td>IV14</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>IV13</td>
<td>IV13</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>IV12</td>
<td>IV12</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IV11</td>
<td>IV11</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>IV10</td>
<td>IV10</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>IV9</td>
<td>IV9</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>IV8</td>
<td>IV8</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>IV7</td>
<td>IV7</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>IV6</td>
<td>IV6</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>IV5</td>
<td>IV5</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>IV4</td>
<td>IV4</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>IV3</td>
<td>IV3</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>IV2</td>
<td>IV2</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>IV1</td>
<td>IV1</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>IV0</td>
<td>IV0</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>IV0RR</h5>
								(displayName:<strong>IV0RR</strong>) : initialization vector
          registers<strong> addressOffset: </strong>0x44<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IV63</td>
<td>IV63</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>IV62</td>
<td>IV62</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IV61</td>
<td>IV61</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IV60</td>
<td>IV60</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IV59</td>
<td>IV59</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IV58</td>
<td>IV58</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IV57</td>
<td>IV57</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IV56</td>
<td>IV56</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>IV55</td>
<td>IV55</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>IV54</td>
<td>IV54</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IV53</td>
<td>IV53</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>IV52</td>
<td>IV52</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>IV51</td>
<td>IV51</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>IV50</td>
<td>IV50</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>IV49</td>
<td>IV49</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>IV48</td>
<td>IV48</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IV47</td>
<td>IV47</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>IV46</td>
<td>IV46</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>IV45</td>
<td>IV45</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>IV44</td>
<td>IV44</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IV43</td>
<td>IV43</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>IV42</td>
<td>IV42</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>IV41</td>
<td>IV41</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>IV40</td>
<td>IV40</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>IV39</td>
<td>IV39</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>IV38</td>
<td>IV38</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>IV37</td>
<td>IV37</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>IV36</td>
<td>IV36</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>IV35</td>
<td>IV35</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>IV34</td>
<td>IV34</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>IV33</td>
<td>IV33</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>IV32</td>
<td>IV32</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>IV1LR</h5>
								(displayName:<strong>IV1LR</strong>) : initialization vector
          registers<strong> addressOffset: </strong>0x48<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IV95</td>
<td>IV95</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>IV94</td>
<td>IV94</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IV93</td>
<td>IV93</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IV92</td>
<td>IV92</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IV91</td>
<td>IV91</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IV90</td>
<td>IV90</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IV89</td>
<td>IV89</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IV88</td>
<td>IV88</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>IV87</td>
<td>IV87</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>IV86</td>
<td>IV86</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IV85</td>
<td>IV85</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>IV84</td>
<td>IV84</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>IV83</td>
<td>IV83</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>IV82</td>
<td>IV82</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>IV81</td>
<td>IV81</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>IV80</td>
<td>IV80</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IV79</td>
<td>IV79</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>IV78</td>
<td>IV78</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>IV77</td>
<td>IV77</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>IV76</td>
<td>IV76</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IV75</td>
<td>IV75</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>IV74</td>
<td>IV74</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>IV73</td>
<td>IV73</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>IV72</td>
<td>IV72</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>IV71</td>
<td>IV71</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>IV70</td>
<td>IV70</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>IV69</td>
<td>IV69</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>IV68</td>
<td>IV68</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>IV67</td>
<td>IV67</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>IV66</td>
<td>IV66</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>IV65</td>
<td>IV65</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>IV64</td>
<td>IV64</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>IV1RR</h5>
								(displayName:<strong>IV1RR</strong>) : initialization vector
          registers<strong> addressOffset: </strong>0x4C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>IV127</td>
<td>IV127</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>IV126</td>
<td>IV126</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IV125</td>
<td>IV125</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>IV124</td>
<td>IV124</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>IV123</td>
<td>IV123</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>IV122</td>
<td>IV122</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>IV121</td>
<td>IV121</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>IV120</td>
<td>IV120</td>
<td>7</td>
<td>1</td>
</tr>
<tr>
<td>IV119</td>
<td>IV119</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>IV118</td>
<td>IV118</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>IV117</td>
<td>IV117</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>IV116</td>
<td>IV116</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>IV115</td>
<td>IV115</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td>IV114</td>
<td>IV114</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>IV113</td>
<td>IV113</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td>IV112</td>
<td>IV112</td>
<td>15</td>
<td>1</td>
</tr>
<tr>
<td>IV111</td>
<td>IV111</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>IV110</td>
<td>IV110</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>IV109</td>
<td>IV109</td>
<td>18</td>
<td>1</td>
</tr>
<tr>
<td>IV108</td>
<td>IV108</td>
<td>19</td>
<td>1</td>
</tr>
<tr>
<td>IV107</td>
<td>IV107</td>
<td>20</td>
<td>1</td>
</tr>
<tr>
<td>IV106</td>
<td>IV106</td>
<td>21</td>
<td>1</td>
</tr>
<tr>
<td>IV105</td>
<td>IV105</td>
<td>22</td>
<td>1</td>
</tr>
<tr>
<td>IV104</td>
<td>IV104</td>
<td>23</td>
<td>1</td>
</tr>
<tr>
<td>IV103</td>
<td>IV103</td>
<td>24</td>
<td>1</td>
</tr>
<tr>
<td>IV102</td>
<td>IV102</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>IV101</td>
<td>IV101</td>
<td>26</td>
<td>1</td>
</tr>
<tr>
<td>IV100</td>
<td>IV100</td>
<td>27</td>
<td>1</td>
</tr>
<tr>
<td>IV99</td>
<td>IV99</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>IV98</td>
<td>IV98</td>
<td>29</td>
<td>1</td>
</tr>
<tr>
<td>IV97</td>
<td>IV97</td>
<td>30</td>
<td>1</td>
</tr>
<tr>
<td>IV96</td>
<td>IV96</td>
<td>31</td>
<td>1</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM0R</h5>
								(displayName:<strong>CSGCMCCM0R</strong>) : context swap register<strong> addressOffset: </strong>0x50<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM0R</td>
<td>CSGCMCCM0R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM1R</h5>
								(displayName:<strong>CSGCMCCM1R</strong>) : context swap register<strong> addressOffset: </strong>0x54<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM1R</td>
<td>CSGCMCCM1R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM2R</h5>
								(displayName:<strong>CSGCMCCM2R</strong>) : context swap register<strong> addressOffset: </strong>0x58<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM2R</td>
<td>CSGCMCCM2R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM3R</h5>
								(displayName:<strong>CSGCMCCM3R</strong>) : context swap register<strong> addressOffset: </strong>0x5C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM3R</td>
<td>CSGCMCCM3R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM4R</h5>
								(displayName:<strong>CSGCMCCM4R</strong>) : context swap register<strong> addressOffset: </strong>0x60<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM4R</td>
<td>CSGCMCCM4R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM5R</h5>
								(displayName:<strong>CSGCMCCM5R</strong>) : context swap register<strong> addressOffset: </strong>0x64<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM5R</td>
<td>CSGCMCCM5R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM6R</h5>
								(displayName:<strong>CSGCMCCM6R</strong>) : context swap register<strong> addressOffset: </strong>0x68<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM6R</td>
<td>CSGCMCCM6R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCMCCM7R</h5>
								(displayName:<strong>CSGCMCCM7R</strong>) : context swap register<strong> addressOffset: </strong>0x6C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCMCCM7R</td>
<td>CSGCMCCM7R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM0R</h5>
								(displayName:<strong>CSGCM0R</strong>) : context swap register<strong> addressOffset: </strong>0x70<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM0R</td>
<td>CSGCM0R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM1R</h5>
								(displayName:<strong>CSGCM1R</strong>) : context swap register<strong> addressOffset: </strong>0x74<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM1R</td>
<td>CSGCM1R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM2R</h5>
								(displayName:<strong>CSGCM2R</strong>) : context swap register<strong> addressOffset: </strong>0x78<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM2R</td>
<td>CSGCM2R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM3R</h5>
								(displayName:<strong>CSGCM3R</strong>) : context swap register<strong> addressOffset: </strong>0x7C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM3R</td>
<td>CSGCM3R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM4R</h5>
								(displayName:<strong>CSGCM4R</strong>) : context swap register<strong> addressOffset: </strong>0x80<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM4R</td>
<td>CSGCM4R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM5R</h5>
								(displayName:<strong>CSGCM5R</strong>) : context swap register<strong> addressOffset: </strong>0x84<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM5R</td>
<td>CSGCM5R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM6R</h5>
								(displayName:<strong>CSGCM6R</strong>) : context swap register<strong> addressOffset: </strong>0x88<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM6R</td>
<td>CSGCM6R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
<li>
<h5>CSGCM7R</h5>
								(displayName:<strong>CSGCM7R</strong>) : context swap register<strong> addressOffset: </strong>0x8C<strong> size:</strong>0x20<strong> access: </strong>read-write<strong> resetValue: </strong>0x00000000<table>
<caption><strong>Fields</strong></caption>
<tr>
<th>Name</th>
<th>Description</th>
<th>Bit Offset</th>
<th>bit Width</th>
</tr>
<tr>
<td>CSGCM7R</td>
<td>CSGCM7R</td>
<td>0</td>
<td>32</td>
</tr>
</table>
</li>
</ol>
</li>
</ol>
</li>
</ol>
</ol>
</body>
</html>
