Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Fri Jan 27 01:04:21 2023
****************************************


  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:             21.000
  Critical Path Length:         1.341
  Critical Path Slack:          0.538
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.103
  Total Hold Violation:        -5.211
  No. of Hold Violations:      56.000
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:             22.000
  Critical Path Length:         1.347
  Critical Path Slack:          0.537
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.109
  Total Hold Violation:       -12.174
  No. of Hold Violations:     120.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                318
  Buf/Inv Cell Count:              60
  Buf Cell Count:                   0
  Inv Cell Count:                  60
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       214
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      180405.106
  Noncombinational Area:   120833.592
  Buf/Inv Area:                77.768
  Total Buffer Area:            0.000
  Total Inverter Area:         77.768
  Macro/Black Box Area:    209907.328
  Net Area:                  1084.729
  -----------------------------------
  Cell Area:               511146.026
  Design Area:             512230.755


  Design Rules
  -----------------------------------
  Total Number of Nets:           430
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.030
  Logic Optimization:                 0.063
  Mapping Optimization:               0.734
  -----------------------------------------
  Overall Compile Time:               6.144
  Overall Compile Wall Clock Time:    6.892

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.109  TNS: 17.386  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
