
l496zg_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a64  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08007c18  08007c18  00008c18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800811c  0800811c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800811c  0800811c  0000911c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008124  08008124  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008124  08008124  00009124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008128  08008128  00009128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800812c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001d4  08008300  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  08008300  0000a420  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e019  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ea2  00000000  00000000  0001821d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  0001a0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009ec  00000000  00000000  0001ad90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296b2  00000000  00000000  0001b77c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f8ed  00000000  00000000  00044e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faa94  00000000  00000000  0005471b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f1af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004554  00000000  00000000  0014f1f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  00153748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007bfc 	.word	0x08007bfc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08007bfc 	.word	0x08007bfc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <lm73Init>:
        printf("Scan done. %d device(s) found.\r\n", devices);
    }
}

void lm73Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af04      	add	r7, sp, #16
    uint8_t data;

    // อ่านค่าเดิมจาก CTRL register
    if (HAL_I2C_Mem_Read(&hi2c1, LM73_ADDR, LM73_REG_CTRL, 1, &data, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295
 8000efe:	9302      	str	r3, [sp, #8]
 8000f00:	2301      	movs	r3, #1
 8000f02:	9301      	str	r3, [sp, #4]
 8000f04:	1dfb      	adds	r3, r7, #7
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	2204      	movs	r2, #4
 8000f0c:	219a      	movs	r1, #154	@ 0x9a
 8000f0e:	4817      	ldr	r0, [pc, #92]	@ (8000f6c <lm73Init+0x78>)
 8000f10:	f001 fb5a 	bl	80025c8 <HAL_I2C_Mem_Read>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d003      	beq.n	8000f22 <lm73Init+0x2e>
        printf("LM73 init read failed!\r\n");
 8000f1a:	4815      	ldr	r0, [pc, #84]	@ (8000f70 <lm73Init+0x7c>)
 8000f1c:	f004 fefa 	bl	8005d14 <puts>
 8000f20:	e021      	b.n	8000f66 <lm73Init+0x72>
        return;
    }

    printf("CTRL before: 0x%02X\r\n", data);
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4813      	ldr	r0, [pc, #76]	@ (8000f74 <lm73Init+0x80>)
 8000f28:	f004 fe8c 	bl	8005c44 <iprintf>

    // set bit[7:6] = 11
    data |= (0b11 << 6);
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	71fb      	strb	r3, [r7, #7]

    if (HAL_I2C_Mem_Write(&hi2c1, LM73_ADDR, LM73_REG_CTRL, 1, &data, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	9302      	str	r3, [sp, #8]
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	1dfb      	adds	r3, r7, #7
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2301      	movs	r3, #1
 8000f46:	2204      	movs	r2, #4
 8000f48:	219a      	movs	r1, #154	@ 0x9a
 8000f4a:	4808      	ldr	r0, [pc, #32]	@ (8000f6c <lm73Init+0x78>)
 8000f4c:	f001 fa28 	bl	80023a0 <HAL_I2C_Mem_Write>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d002      	beq.n	8000f5c <lm73Init+0x68>
        printf("LM73 init write failed!\r\n");
 8000f56:	4808      	ldr	r0, [pc, #32]	@ (8000f78 <lm73Init+0x84>)
 8000f58:	f004 fedc 	bl	8005d14 <puts>
    }

    printf("CTRL after : 0x%02X\r\n", data);
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <lm73Init+0x88>)
 8000f62:	f004 fe6f 	bl	8005c44 <iprintf>
}
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	200001f0 	.word	0x200001f0
 8000f70:	08007c90 	.word	0x08007c90
 8000f74:	08007ca8 	.word	0x08007ca8
 8000f78:	08007cc0 	.word	0x08007cc0
 8000f7c:	08007cdc 	.word	0x08007cdc

08000f80 <lm73GetStatus>:

uint8_t lm73GetStatus(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af04      	add	r7, sp, #16
	uint8_t data;
    if (HAL_I2C_Mem_Read(&hi2c1, LM73_ADDR, LM73_REG_CTRL, 1, &data, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8a:	9302      	str	r3, [sp, #8]
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	9301      	str	r3, [sp, #4]
 8000f90:	1dfb      	adds	r3, r7, #7
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2301      	movs	r3, #1
 8000f96:	2204      	movs	r2, #4
 8000f98:	219a      	movs	r1, #154	@ 0x9a
 8000f9a:	4808      	ldr	r0, [pc, #32]	@ (8000fbc <lm73GetStatus+0x3c>)
 8000f9c:	f001 fb14 	bl	80025c8 <HAL_I2C_Mem_Read>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d004      	beq.n	8000fb0 <lm73GetStatus+0x30>
        printf("LM73 status read fail\r\n");
 8000fa6:	4806      	ldr	r0, [pc, #24]	@ (8000fc0 <lm73GetStatus+0x40>)
 8000fa8:	f004 feb4 	bl	8005d14 <puts>
        return 0xFF;
 8000fac:	23ff      	movs	r3, #255	@ 0xff
 8000fae:	e000      	b.n	8000fb2 <lm73GetStatus+0x32>
    }
    return data;
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200001f0 	.word	0x200001f0
 8000fc0:	08007cf4 	.word	0x08007cf4

08000fc4 <lm73GetTemperature>:


float lm73GetTemperature()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af02      	add	r7, sp, #8
    uint8_t reg = 0x00;          // Register to read temperature
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71fb      	strb	r3, [r7, #7]
    uint8_t tempBuff[2] = {0};
 8000fce:	2300      	movs	r3, #0
 8000fd0:	80bb      	strh	r3, [r7, #4]

    // Send register pointer (write)
    if (HAL_I2C_Master_Transmit(&hi2c1, LM73_ADDR, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8000fd2:	1dfa      	adds	r2, r7, #7
 8000fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	219a      	movs	r1, #154	@ 0x9a
 8000fde:	481d      	ldr	r0, [pc, #116]	@ (8001054 <lm73GetTemperature+0x90>)
 8000fe0:	f000 ffd0 	bl	8001f84 <HAL_I2C_Master_Transmit>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d002      	beq.n	8000ff0 <lm73GetTemperature+0x2c>
    {
        // Handle error (optional)
        return -1000.0f;
 8000fea:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8001058 <lm73GetTemperature+0x94>
 8000fee:	e02c      	b.n	800104a <lm73GetTemperature+0x86>
    }

    // Read 2 bytes from the LM73
    if (HAL_I2C_Master_Receive(&hi2c1, LM73_ADDR, tempBuff, 2, HAL_MAX_DELAY) != HAL_OK)
 8000ff0:	1d3a      	adds	r2, r7, #4
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	219a      	movs	r1, #154	@ 0x9a
 8000ffc:	4815      	ldr	r0, [pc, #84]	@ (8001054 <lm73GetTemperature+0x90>)
 8000ffe:	f001 f8d9 	bl	80021b4 <HAL_I2C_Master_Receive>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d002      	beq.n	800100e <lm73GetTemperature+0x4a>
    {
        // Handle error (optional)
        return -1000.0f;
 8001008:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8001058 <lm73GetTemperature+0x94>
 800100c:	e01d      	b.n	800104a <lm73GetTemperature+0x86>
    }

    // Temperature decoding
    float tempHigh = (tempBuff[0] & 0x7F) * 2.0f;
 800100e:	793b      	ldrb	r3, [r7, #4]
 8001010:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001014:	ee07 3a90 	vmov	s15, r3
 8001018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800101c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001020:	edc7 7a03 	vstr	s15, [r7, #12]
    float tempLow = (tempBuff[1] >> 2) * 0.03125f;
 8001024:	797b      	ldrb	r3, [r7, #5]
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	ee07 3a90 	vmov	s15, r3
 800102e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001032:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800105c <lm73GetTemperature+0x98>
 8001036:	ee67 7a87 	vmul.f32	s15, s15, s14
 800103a:	edc7 7a02 	vstr	s15, [r7, #8]

    return tempHigh + tempLow;
 800103e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001042:	edd7 7a02 	vldr	s15, [r7, #8]
 8001046:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800104a:	eeb0 0a67 	vmov.f32	s0, s15
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200001f0 	.word	0x200001f0
 8001058:	c47a0000 	.word	0xc47a0000
 800105c:	3d000000 	.word	0x3d000000

08001060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001064:	f000 fbc9 	bl	80017fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001068:	f000 f832 	bl	80010d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106c:	f000 f8f0 	bl	8001250 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001070:	f000 f882 	bl	8001178 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001074:	f000 f8c0 	bl	80011f8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  lm73Init();
 8001078:	f7ff ff3c 	bl	8000ef4 <lm73Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	lm73Init();
 800107c:	f7ff ff3a 	bl	8000ef4 <lm73Init>
//	printf(lm73GetStatus());
	printf("-----\r\n");
 8001080:	480f      	ldr	r0, [pc, #60]	@ (80010c0 <main+0x60>)
 8001082:	f004 fe47 	bl	8005d14 <puts>
	printf("Get Status read : 0x%02X\r\n",lm73GetStatus());
 8001086:	f7ff ff7b 	bl	8000f80 <lm73GetStatus>
 800108a:	4603      	mov	r3, r0
 800108c:	4619      	mov	r1, r3
 800108e:	480d      	ldr	r0, [pc, #52]	@ (80010c4 <main+0x64>)
 8001090:	f004 fdd8 	bl	8005c44 <iprintf>
	printf("Get Tempurature read : %.2f\r\n",lm73GetTemperature());
 8001094:	f7ff ff96 	bl	8000fc4 <lm73GetTemperature>
 8001098:	ee10 3a10 	vmov	r3, s0
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fa63 	bl	8000568 <__aeabi_f2d>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	4808      	ldr	r0, [pc, #32]	@ (80010c8 <main+0x68>)
 80010a8:	f004 fdcc 	bl	8005c44 <iprintf>
	printf("-----end-----\r\n");
 80010ac:	4807      	ldr	r0, [pc, #28]	@ (80010cc <main+0x6c>)
 80010ae:	f004 fe31 	bl	8005d14 <puts>
	HAL_Delay(2000);
 80010b2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010b6:	f000 fc15 	bl	80018e4 <HAL_Delay>
	lm73Init();
 80010ba:	bf00      	nop
 80010bc:	e7de      	b.n	800107c <main+0x1c>
 80010be:	bf00      	nop
 80010c0:	08007d0c 	.word	0x08007d0c
 80010c4:	08007d14 	.word	0x08007d14
 80010c8:	08007d30 	.word	0x08007d30
 80010cc:	08007d50 	.word	0x08007d50

080010d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b096      	sub	sp, #88	@ 0x58
 80010d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	2244      	movs	r2, #68	@ 0x44
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f004 fef8 	bl	8005ed4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e4:	463b      	mov	r3, r7
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010f2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010f6:	f001 ff75 	bl	8002fe4 <HAL_PWREx_ControlVoltageScaling>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001100:	f000 f962 	bl	80013c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001104:	2310      	movs	r3, #16
 8001106:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001108:	2301      	movs	r3, #1
 800110a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001110:	2360      	movs	r3, #96	@ 0x60
 8001112:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001114:	2302      	movs	r3, #2
 8001116:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001118:	2301      	movs	r3, #1
 800111a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800111c:	2301      	movs	r3, #1
 800111e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 8001120:	2347      	movs	r3, #71	@ 0x47
 8001122:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001124:	2302      	movs	r3, #2
 8001126:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001128:	2302      	movs	r3, #2
 800112a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 800112c:	2306      	movs	r3, #6
 800112e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4618      	mov	r0, r3
 8001136:	f001 ffbb 	bl	80030b0 <HAL_RCC_OscConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001140:	f000 f942 	bl	80013c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001144:	230f      	movs	r3, #15
 8001146:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001148:	2303      	movs	r3, #3
 800114a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001154:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800115a:	463b      	mov	r3, r7
 800115c:	2102      	movs	r1, #2
 800115e:	4618      	mov	r0, r3
 8001160:	f002 fbc0 	bl	80038e4 <HAL_RCC_ClockConfig>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800116a:	f000 f92d 	bl	80013c8 <Error_Handler>
  }
}
 800116e:	bf00      	nop
 8001170:	3758      	adds	r7, #88	@ 0x58
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800117c:	4b1b      	ldr	r3, [pc, #108]	@ (80011ec <MX_I2C1_Init+0x74>)
 800117e:	4a1c      	ldr	r2, [pc, #112]	@ (80011f0 <MX_I2C1_Init+0x78>)
 8001180:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00805B85;
 8001182:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <MX_I2C1_Init+0x74>)
 8001184:	4a1b      	ldr	r2, [pc, #108]	@ (80011f4 <MX_I2C1_Init+0x7c>)
 8001186:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001188:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <MX_I2C1_Init+0x74>)
 800118a:	2200      	movs	r2, #0
 800118c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800118e:	4b17      	ldr	r3, [pc, #92]	@ (80011ec <MX_I2C1_Init+0x74>)
 8001190:	2201      	movs	r2, #1
 8001192:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001194:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <MX_I2C1_Init+0x74>)
 8001196:	2200      	movs	r2, #0
 8001198:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800119a:	4b14      	ldr	r3, [pc, #80]	@ (80011ec <MX_I2C1_Init+0x74>)
 800119c:	2200      	movs	r2, #0
 800119e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011a0:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <MX_I2C1_Init+0x74>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011a6:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <MX_I2C1_Init+0x74>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ac:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <MX_I2C1_Init+0x74>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011b2:	480e      	ldr	r0, [pc, #56]	@ (80011ec <MX_I2C1_Init+0x74>)
 80011b4:	f000 fe4a 	bl	8001e4c <HAL_I2C_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011be:	f000 f903 	bl	80013c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011c2:	2100      	movs	r1, #0
 80011c4:	4809      	ldr	r0, [pc, #36]	@ (80011ec <MX_I2C1_Init+0x74>)
 80011c6:	f001 fe67 	bl	8002e98 <HAL_I2CEx_ConfigAnalogFilter>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011d0:	f000 f8fa 	bl	80013c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011d4:	2100      	movs	r1, #0
 80011d6:	4805      	ldr	r0, [pc, #20]	@ (80011ec <MX_I2C1_Init+0x74>)
 80011d8:	f001 fea9 	bl	8002f2e <HAL_I2CEx_ConfigDigitalFilter>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011e2:	f000 f8f1 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200001f0 	.word	0x200001f0
 80011f0:	40005400 	.word	0x40005400
 80011f4:	00805b85 	.word	0x00805b85

080011f8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80011fc:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 80011fe:	4a13      	ldr	r2, [pc, #76]	@ (800124c <MX_LPUART1_UART_Init+0x54>)
 8001200:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001202:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 8001204:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001208:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001210:	4b0d      	ldr	r3, [pc, #52]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 8001212:	2200      	movs	r2, #0
 8001214:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001216:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800121c:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 800121e:	220c      	movs	r2, #12
 8001220:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001222:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 8001224:	2200      	movs	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001228:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 800122a:	2200      	movs	r2, #0
 800122c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 8001230:	2200      	movs	r2, #0
 8001232:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001234:	4804      	ldr	r0, [pc, #16]	@ (8001248 <MX_LPUART1_UART_Init+0x50>)
 8001236:	f003 fa43 	bl	80046c0 <HAL_UART_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001240:	f000 f8c2 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000244 	.word	0x20000244
 800124c:	40008000 	.word	0x40008000

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	@ 0x28
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001266:	4b4b      	ldr	r3, [pc, #300]	@ (8001394 <MX_GPIO_Init+0x144>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a4a      	ldr	r2, [pc, #296]	@ (8001394 <MX_GPIO_Init+0x144>)
 800126c:	f043 0304 	orr.w	r3, r3, #4
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b48      	ldr	r3, [pc, #288]	@ (8001394 <MX_GPIO_Init+0x144>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0304 	and.w	r3, r3, #4
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800127e:	4b45      	ldr	r3, [pc, #276]	@ (8001394 <MX_GPIO_Init+0x144>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	4a44      	ldr	r2, [pc, #272]	@ (8001394 <MX_GPIO_Init+0x144>)
 8001284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128a:	4b42      	ldr	r3, [pc, #264]	@ (8001394 <MX_GPIO_Init+0x144>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	4b3f      	ldr	r3, [pc, #252]	@ (8001394 <MX_GPIO_Init+0x144>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129a:	4a3e      	ldr	r2, [pc, #248]	@ (8001394 <MX_GPIO_Init+0x144>)
 800129c:	f043 0302 	orr.w	r3, r3, #2
 80012a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001394 <MX_GPIO_Init+0x144>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ae:	4b39      	ldr	r3, [pc, #228]	@ (8001394 <MX_GPIO_Init+0x144>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	4a38      	ldr	r2, [pc, #224]	@ (8001394 <MX_GPIO_Init+0x144>)
 80012b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ba:	4b36      	ldr	r3, [pc, #216]	@ (8001394 <MX_GPIO_Init+0x144>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80012c6:	f001 fee3 	bl	8003090 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	4b32      	ldr	r3, [pc, #200]	@ (8001394 <MX_GPIO_Init+0x144>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	4a31      	ldr	r2, [pc, #196]	@ (8001394 <MX_GPIO_Init+0x144>)
 80012d0:	f043 0301 	orr.w	r3, r3, #1
 80012d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001394 <MX_GPIO_Init+0x144>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	603b      	str	r3, [r7, #0]
 80012e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80012e8:	482b      	ldr	r0, [pc, #172]	@ (8001398 <MX_GPIO_Init+0x148>)
 80012ea:	f000 fd97 	bl	8001e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2140      	movs	r1, #64	@ 0x40
 80012f2:	482a      	ldr	r0, [pc, #168]	@ (800139c <MX_GPIO_Init+0x14c>)
 80012f4:	f000 fd92 	bl	8001e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012fe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001308:	f107 0314 	add.w	r3, r7, #20
 800130c:	4619      	mov	r1, r3
 800130e:	4824      	ldr	r0, [pc, #144]	@ (80013a0 <MX_GPIO_Init+0x150>)
 8001310:	f000 fbf2 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001314:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131a:	2301      	movs	r3, #1
 800131c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001322:	2300      	movs	r3, #0
 8001324:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	4619      	mov	r1, r3
 800132c:	481a      	ldr	r0, [pc, #104]	@ (8001398 <MX_GPIO_Init+0x148>)
 800132e:	f000 fbe3 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001332:	2320      	movs	r3, #32
 8001334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001336:	2300      	movs	r3, #0
 8001338:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	4815      	ldr	r0, [pc, #84]	@ (800139c <MX_GPIO_Init+0x14c>)
 8001346:	f000 fbd7 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800134a:	2340      	movs	r3, #64	@ 0x40
 800134c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134e:	2301      	movs	r3, #1
 8001350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001356:	2300      	movs	r3, #0
 8001358:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800135a:	f107 0314 	add.w	r3, r7, #20
 800135e:	4619      	mov	r1, r3
 8001360:	480e      	ldr	r0, [pc, #56]	@ (800139c <MX_GPIO_Init+0x14c>)
 8001362:	f000 fbc9 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001366:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800136a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136c:	2302      	movs	r3, #2
 800136e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001374:	2303      	movs	r3, #3
 8001376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001378:	230a      	movs	r3, #10
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001386:	f000 fbb7 	bl	8001af8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800138a:	bf00      	nop
 800138c:	3728      	adds	r7, #40	@ 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000
 8001398:	48000400 	.word	0x48000400
 800139c:	48001800 	.word	0x48001800
 80013a0:	48000800 	.word	0x48000800

080013a4 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80013ac:	1d39      	adds	r1, r7, #4
 80013ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013b2:	2201      	movs	r2, #1
 80013b4:	4803      	ldr	r0, [pc, #12]	@ (80013c4 <__io_putchar+0x20>)
 80013b6:	f003 f9d1 	bl	800475c <HAL_UART_Transmit>

  return ch;
 80013ba:	687b      	ldr	r3, [r7, #4]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000244 	.word	0x20000244

080013c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013cc:	b672      	cpsid	i
}
 80013ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <Error_Handler+0x8>

080013d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013da:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <HAL_MspInit+0x44>)
 80013dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013de:	4a0e      	ldr	r2, [pc, #56]	@ (8001418 <HAL_MspInit+0x44>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80013e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <HAL_MspInit+0x44>)
 80013e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f2:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <HAL_MspInit+0x44>)
 80013f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f6:	4a08      	ldr	r2, [pc, #32]	@ (8001418 <HAL_MspInit+0x44>)
 80013f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <HAL_MspInit+0x44>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001406:	603b      	str	r3, [r7, #0]
 8001408:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	40021000 	.word	0x40021000

0800141c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b0ac      	sub	sp, #176	@ 0xb0
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	228c      	movs	r2, #140	@ 0x8c
 800143a:	2100      	movs	r1, #0
 800143c:	4618      	mov	r0, r3
 800143e:	f004 fd49 	bl	8005ed4 <memset>
  if(hi2c->Instance==I2C1)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a21      	ldr	r2, [pc, #132]	@ (80014cc <HAL_I2C_MspInit+0xb0>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d13b      	bne.n	80014c4 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800144c:	2340      	movs	r3, #64	@ 0x40
 800144e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001450:	2300      	movs	r3, #0
 8001452:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	4618      	mov	r0, r3
 800145a:	f002 fc67 	bl	8003d2c <HAL_RCCEx_PeriphCLKConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001464:	f7ff ffb0 	bl	80013c8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001468:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <HAL_I2C_MspInit+0xb4>)
 800146a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146c:	4a18      	ldr	r2, [pc, #96]	@ (80014d0 <HAL_I2C_MspInit+0xb4>)
 800146e:	f043 0302 	orr.w	r3, r3, #2
 8001472:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <HAL_I2C_MspInit+0xb4>)
 8001476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001480:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001484:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001488:	2312      	movs	r3, #18
 800148a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001494:	2303      	movs	r3, #3
 8001496:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800149a:	2304      	movs	r3, #4
 800149c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014a4:	4619      	mov	r1, r3
 80014a6:	480b      	ldr	r0, [pc, #44]	@ (80014d4 <HAL_I2C_MspInit+0xb8>)
 80014a8:	f000 fb26 	bl	8001af8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ac:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <HAL_I2C_MspInit+0xb4>)
 80014ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b0:	4a07      	ldr	r2, [pc, #28]	@ (80014d0 <HAL_I2C_MspInit+0xb4>)
 80014b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80014b8:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <HAL_I2C_MspInit+0xb4>)
 80014ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80014c4:	bf00      	nop
 80014c6:	37b0      	adds	r7, #176	@ 0xb0
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40005400 	.word	0x40005400
 80014d0:	40021000 	.word	0x40021000
 80014d4:	48000400 	.word	0x48000400

080014d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b0ac      	sub	sp, #176	@ 0xb0
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	228c      	movs	r2, #140	@ 0x8c
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f004 fceb 	bl	8005ed4 <memset>
  if(huart->Instance==LPUART1)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a22      	ldr	r2, [pc, #136]	@ (800158c <HAL_UART_MspInit+0xb4>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d13d      	bne.n	8001584 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001508:	2320      	movs	r3, #32
 800150a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800150c:	2300      	movs	r3, #0
 800150e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001510:	f107 0310 	add.w	r3, r7, #16
 8001514:	4618      	mov	r0, r3
 8001516:	f002 fc09 	bl	8003d2c <HAL_RCCEx_PeriphCLKConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001520:	f7ff ff52 	bl	80013c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001524:	4b1a      	ldr	r3, [pc, #104]	@ (8001590 <HAL_UART_MspInit+0xb8>)
 8001526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001528:	4a19      	ldr	r2, [pc, #100]	@ (8001590 <HAL_UART_MspInit+0xb8>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001530:	4b17      	ldr	r3, [pc, #92]	@ (8001590 <HAL_UART_MspInit+0xb8>)
 8001532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800153c:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <HAL_UART_MspInit+0xb8>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	4a13      	ldr	r2, [pc, #76]	@ (8001590 <HAL_UART_MspInit+0xb8>)
 8001542:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001548:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <HAL_UART_MspInit+0xb8>)
 800154a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001554:	f001 fd9c 	bl	8003090 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001558:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800155c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156c:	2303      	movs	r3, #3
 800156e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001572:	2308      	movs	r3, #8
 8001574:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001578:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800157c:	4619      	mov	r1, r3
 800157e:	4805      	ldr	r0, [pc, #20]	@ (8001594 <HAL_UART_MspInit+0xbc>)
 8001580:	f000 faba 	bl	8001af8 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001584:	bf00      	nop
 8001586:	37b0      	adds	r7, #176	@ 0xb0
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40008000 	.word	0x40008000
 8001590:	40021000 	.word	0x40021000
 8001594:	48001800 	.word	0x48001800

08001598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <NMI_Handler+0x4>

080015a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <HardFault_Handler+0x4>

080015a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <MemManage_Handler+0x4>

080015b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <BusFault_Handler+0x4>

080015b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <UsageFault_Handler+0x4>

080015c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ee:	f000 f959 	bl	80018a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0
  return 1;
 80015fa:	2301      	movs	r3, #1
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <_kill>:

int _kill(int pid, int sig)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
 800160e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001610:	f004 fcb2 	bl	8005f78 <__errno>
 8001614:	4603      	mov	r3, r0
 8001616:	2216      	movs	r2, #22
 8001618:	601a      	str	r2, [r3, #0]
  return -1;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <_exit>:

void _exit (int status)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800162e:	f04f 31ff 	mov.w	r1, #4294967295
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff ffe7 	bl	8001606 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <_exit+0x12>

0800163c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	e00a      	b.n	8001664 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800164e:	f3af 8000 	nop.w
 8001652:	4601      	mov	r1, r0
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	1c5a      	adds	r2, r3, #1
 8001658:	60ba      	str	r2, [r7, #8]
 800165a:	b2ca      	uxtb	r2, r1
 800165c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	3301      	adds	r3, #1
 8001662:	617b      	str	r3, [r7, #20]
 8001664:	697a      	ldr	r2, [r7, #20]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	429a      	cmp	r2, r3
 800166a:	dbf0      	blt.n	800164e <_read+0x12>
  }

  return len;
 800166c:	687b      	ldr	r3, [r7, #4]
}
 800166e:	4618      	mov	r0, r3
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}

08001676 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b086      	sub	sp, #24
 800167a:	af00      	add	r7, sp, #0
 800167c:	60f8      	str	r0, [r7, #12]
 800167e:	60b9      	str	r1, [r7, #8]
 8001680:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
 8001686:	e009      	b.n	800169c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	60ba      	str	r2, [r7, #8]
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fe87 	bl	80013a4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	3301      	adds	r3, #1
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	697a      	ldr	r2, [r7, #20]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	dbf1      	blt.n	8001688 <_write+0x12>
  }
  return len;
 80016a4:	687b      	ldr	r3, [r7, #4]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3718      	adds	r7, #24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <_close>:

int _close(int file)
{
 80016ae:	b480      	push	{r7}
 80016b0:	b083      	sub	sp, #12
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
 80016ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016d6:	605a      	str	r2, [r3, #4]
  return 0;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <_isatty>:

int _isatty(int file)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b083      	sub	sp, #12
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ee:	2301      	movs	r3, #1
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
	...

08001718 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001720:	4a14      	ldr	r2, [pc, #80]	@ (8001774 <_sbrk+0x5c>)
 8001722:	4b15      	ldr	r3, [pc, #84]	@ (8001778 <_sbrk+0x60>)
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800172c:	4b13      	ldr	r3, [pc, #76]	@ (800177c <_sbrk+0x64>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d102      	bne.n	800173a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001734:	4b11      	ldr	r3, [pc, #68]	@ (800177c <_sbrk+0x64>)
 8001736:	4a12      	ldr	r2, [pc, #72]	@ (8001780 <_sbrk+0x68>)
 8001738:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800173a:	4b10      	ldr	r3, [pc, #64]	@ (800177c <_sbrk+0x64>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	429a      	cmp	r2, r3
 8001746:	d207      	bcs.n	8001758 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001748:	f004 fc16 	bl	8005f78 <__errno>
 800174c:	4603      	mov	r3, r0
 800174e:	220c      	movs	r2, #12
 8001750:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	e009      	b.n	800176c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <_sbrk+0x64>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175e:	4b07      	ldr	r3, [pc, #28]	@ (800177c <_sbrk+0x64>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	4a05      	ldr	r2, [pc, #20]	@ (800177c <_sbrk+0x64>)
 8001768:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800176a:	68fb      	ldr	r3, [r7, #12]
}
 800176c:	4618      	mov	r0, r3
 800176e:	3718      	adds	r7, #24
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20040000 	.word	0x20040000
 8001778:	00000400 	.word	0x00000400
 800177c:	200002cc 	.word	0x200002cc
 8001780:	20000420 	.word	0x20000420

08001784 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001788:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <SystemInit+0x20>)
 800178a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800178e:	4a05      	ldr	r2, [pc, #20]	@ (80017a4 <SystemInit+0x20>)
 8001790:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001794:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017ac:	f7ff ffea 	bl	8001784 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b0:	480c      	ldr	r0, [pc, #48]	@ (80017e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80017b2:	490d      	ldr	r1, [pc, #52]	@ (80017e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017b4:	4a0d      	ldr	r2, [pc, #52]	@ (80017ec <LoopForever+0xe>)
  movs r3, #0
 80017b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b8:	e002      	b.n	80017c0 <LoopCopyDataInit>

080017ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017be:	3304      	adds	r3, #4

080017c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c4:	d3f9      	bcc.n	80017ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c6:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017c8:	4c0a      	ldr	r4, [pc, #40]	@ (80017f4 <LoopForever+0x16>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017cc:	e001      	b.n	80017d2 <LoopFillZerobss>

080017ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d0:	3204      	adds	r2, #4

080017d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d4:	d3fb      	bcc.n	80017ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017d6:	f004 fbd5 	bl	8005f84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017da:	f7ff fc41 	bl	8001060 <main>

080017de <LoopForever>:

LoopForever:
    b LoopForever
 80017de:	e7fe      	b.n	80017de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017e0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80017e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017ec:	0800812c 	.word	0x0800812c
  ldr r2, =_sbss
 80017f0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80017f4:	20000420 	.word	0x20000420

080017f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017f8:	e7fe      	b.n	80017f8 <ADC1_2_IRQHandler>

080017fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001800:	2300      	movs	r3, #0
 8001802:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001804:	2003      	movs	r0, #3
 8001806:	f000 f943 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800180a:	2000      	movs	r0, #0
 800180c:	f000 f80e 	bl	800182c <HAL_InitTick>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	71fb      	strb	r3, [r7, #7]
 800181a:	e001      	b.n	8001820 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800181c:	f7ff fdda 	bl	80013d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001820:	79fb      	ldrb	r3, [r7, #7]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001834:	2300      	movs	r3, #0
 8001836:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001838:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <HAL_InitTick+0x6c>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d023      	beq.n	8001888 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001840:	4b16      	ldr	r3, [pc, #88]	@ (800189c <HAL_InitTick+0x70>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <HAL_InitTick+0x6c>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	4619      	mov	r1, r3
 800184a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800184e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001852:	fbb2 f3f3 	udiv	r3, r2, r3
 8001856:	4618      	mov	r0, r3
 8001858:	f000 f941 	bl	8001ade <HAL_SYSTICK_Config>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10f      	bne.n	8001882 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b0f      	cmp	r3, #15
 8001866:	d809      	bhi.n	800187c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001868:	2200      	movs	r2, #0
 800186a:	6879      	ldr	r1, [r7, #4]
 800186c:	f04f 30ff 	mov.w	r0, #4294967295
 8001870:	f000 f919 	bl	8001aa6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001874:	4a0a      	ldr	r2, [pc, #40]	@ (80018a0 <HAL_InitTick+0x74>)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	e007      	b.n	800188c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	73fb      	strb	r3, [r7, #15]
 8001880:	e004      	b.n	800188c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	73fb      	strb	r3, [r7, #15]
 8001886:	e001      	b.n	800188c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800188c:	7bfb      	ldrb	r3, [r7, #15]
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000008 	.word	0x20000008
 800189c:	20000000 	.word	0x20000000
 80018a0:	20000004 	.word	0x20000004

080018a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_IncTick+0x20>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <HAL_IncTick+0x24>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4413      	add	r3, r2
 80018b4:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <HAL_IncTick+0x24>)
 80018b6:	6013      	str	r3, [r2, #0]
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	20000008 	.word	0x20000008
 80018c8:	200002d0 	.word	0x200002d0

080018cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return uwTick;
 80018d0:	4b03      	ldr	r3, [pc, #12]	@ (80018e0 <HAL_GetTick+0x14>)
 80018d2:	681b      	ldr	r3, [r3, #0]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	200002d0 	.word	0x200002d0

080018e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018ec:	f7ff ffee 	bl	80018cc <HAL_GetTick>
 80018f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018fc:	d005      	beq.n	800190a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <HAL_Delay+0x44>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	461a      	mov	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4413      	add	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800190a:	bf00      	nop
 800190c:	f7ff ffde 	bl	80018cc <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	429a      	cmp	r2, r3
 800191a:	d8f7      	bhi.n	800190c <HAL_Delay+0x28>
  {
  }
}
 800191c:	bf00      	nop
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000008 	.word	0x20000008

0800192c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800193c:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001948:	4013      	ands	r3, r2
 800194a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001954:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001958:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800195c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195e:	4a04      	ldr	r2, [pc, #16]	@ (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	60d3      	str	r3, [r2, #12]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001978:	4b04      	ldr	r3, [pc, #16]	@ (800198c <__NVIC_GetPriorityGrouping+0x18>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	0a1b      	lsrs	r3, r3, #8
 800197e:	f003 0307 	and.w	r3, r3, #7
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	db0a      	blt.n	80019ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	490c      	ldr	r1, [pc, #48]	@ (80019dc <__NVIC_SetPriority+0x4c>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	440b      	add	r3, r1
 80019b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b8:	e00a      	b.n	80019d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4908      	ldr	r1, [pc, #32]	@ (80019e0 <__NVIC_SetPriority+0x50>)
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	3b04      	subs	r3, #4
 80019c8:	0112      	lsls	r2, r2, #4
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	440b      	add	r3, r1
 80019ce:	761a      	strb	r2, [r3, #24]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000e100 	.word	0xe000e100
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f1c3 0307 	rsb	r3, r3, #7
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	bf28      	it	cs
 8001a02:	2304      	movcs	r3, #4
 8001a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d902      	bls.n	8001a14 <NVIC_EncodePriority+0x30>
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3b03      	subs	r3, #3
 8001a12:	e000      	b.n	8001a16 <NVIC_EncodePriority+0x32>
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	f04f 32ff 	mov.w	r2, #4294967295
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43da      	mvns	r2, r3
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	401a      	ands	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	43d9      	mvns	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	4313      	orrs	r3, r2
         );
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3724      	adds	r7, #36	@ 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	f7ff ff8e 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	@ (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff47 	bl	800192c <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff5c 	bl	8001974 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff8e 	bl	80019e4 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff ffb0 	bl	8001a4c <SysTick_Config>
 8001aec:	4603      	mov	r3, r0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
	...

08001af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b087      	sub	sp, #28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b06:	e166      	b.n	8001dd6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	4013      	ands	r3, r2
 8001b16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f000 8158 	beq.w	8001dd0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 0303 	and.w	r3, r3, #3
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d005      	beq.n	8001b38 <HAL_GPIO_Init+0x40>
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d130      	bne.n	8001b9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	2203      	movs	r2, #3
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	68da      	ldr	r2, [r3, #12]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b6e:	2201      	movs	r2, #1
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	43db      	mvns	r3, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	091b      	lsrs	r3, r3, #4
 8001b84:	f003 0201 	and.w	r2, r3, #1
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f003 0303 	and.w	r3, r3, #3
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d017      	beq.n	8001bd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d123      	bne.n	8001c2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	08da      	lsrs	r2, r3, #3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3208      	adds	r2, #8
 8001bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	220f      	movs	r2, #15
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	691a      	ldr	r2, [r3, #16]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	08da      	lsrs	r2, r3, #3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3208      	adds	r2, #8
 8001c24:	6939      	ldr	r1, [r7, #16]
 8001c26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	2203      	movs	r2, #3
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f003 0203 	and.w	r2, r3, #3
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 80b2 	beq.w	8001dd0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6c:	4b61      	ldr	r3, [pc, #388]	@ (8001df4 <HAL_GPIO_Init+0x2fc>)
 8001c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c70:	4a60      	ldr	r2, [pc, #384]	@ (8001df4 <HAL_GPIO_Init+0x2fc>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c78:	4b5e      	ldr	r3, [pc, #376]	@ (8001df4 <HAL_GPIO_Init+0x2fc>)
 8001c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c7c:	f003 0301 	and.w	r3, r3, #1
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c84:	4a5c      	ldr	r2, [pc, #368]	@ (8001df8 <HAL_GPIO_Init+0x300>)
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	089b      	lsrs	r3, r3, #2
 8001c8a:	3302      	adds	r3, #2
 8001c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	220f      	movs	r2, #15
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cae:	d02b      	beq.n	8001d08 <HAL_GPIO_Init+0x210>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a52      	ldr	r2, [pc, #328]	@ (8001dfc <HAL_GPIO_Init+0x304>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d025      	beq.n	8001d04 <HAL_GPIO_Init+0x20c>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a51      	ldr	r2, [pc, #324]	@ (8001e00 <HAL_GPIO_Init+0x308>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d01f      	beq.n	8001d00 <HAL_GPIO_Init+0x208>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a50      	ldr	r2, [pc, #320]	@ (8001e04 <HAL_GPIO_Init+0x30c>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d019      	beq.n	8001cfc <HAL_GPIO_Init+0x204>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a4f      	ldr	r2, [pc, #316]	@ (8001e08 <HAL_GPIO_Init+0x310>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d013      	beq.n	8001cf8 <HAL_GPIO_Init+0x200>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a4e      	ldr	r2, [pc, #312]	@ (8001e0c <HAL_GPIO_Init+0x314>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d00d      	beq.n	8001cf4 <HAL_GPIO_Init+0x1fc>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a4d      	ldr	r2, [pc, #308]	@ (8001e10 <HAL_GPIO_Init+0x318>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d007      	beq.n	8001cf0 <HAL_GPIO_Init+0x1f8>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a4c      	ldr	r2, [pc, #304]	@ (8001e14 <HAL_GPIO_Init+0x31c>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d101      	bne.n	8001cec <HAL_GPIO_Init+0x1f4>
 8001ce8:	2307      	movs	r3, #7
 8001cea:	e00e      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001cec:	2308      	movs	r3, #8
 8001cee:	e00c      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001cf0:	2306      	movs	r3, #6
 8001cf2:	e00a      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001cf4:	2305      	movs	r3, #5
 8001cf6:	e008      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	e006      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e004      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001d00:	2302      	movs	r3, #2
 8001d02:	e002      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001d04:	2301      	movs	r3, #1
 8001d06:	e000      	b.n	8001d0a <HAL_GPIO_Init+0x212>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	f002 0203 	and.w	r2, r2, #3
 8001d10:	0092      	lsls	r2, r2, #2
 8001d12:	4093      	lsls	r3, r2
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d1a:	4937      	ldr	r1, [pc, #220]	@ (8001df8 <HAL_GPIO_Init+0x300>)
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	089b      	lsrs	r3, r3, #2
 8001d20:	3302      	adds	r3, #2
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d28:	4b3b      	ldr	r3, [pc, #236]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d4c:	4a32      	ldr	r2, [pc, #200]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d52:	4b31      	ldr	r3, [pc, #196]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d76:	4a28      	ldr	r2, [pc, #160]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d7c:	4b26      	ldr	r3, [pc, #152]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001da0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001da6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dca:	4a13      	ldr	r2, [pc, #76]	@ (8001e18 <HAL_GPIO_Init+0x320>)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f47f ae91 	bne.w	8001b08 <HAL_GPIO_Init+0x10>
  }
}
 8001de6:	bf00      	nop
 8001de8:	bf00      	nop
 8001dea:	371c      	adds	r7, #28
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40010000 	.word	0x40010000
 8001dfc:	48000400 	.word	0x48000400
 8001e00:	48000800 	.word	0x48000800
 8001e04:	48000c00 	.word	0x48000c00
 8001e08:	48001000 	.word	0x48001000
 8001e0c:	48001400 	.word	0x48001400
 8001e10:	48001800 	.word	0x48001800
 8001e14:	48001c00 	.word	0x48001c00
 8001e18:	40010400 	.word	0x40010400

08001e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	807b      	strh	r3, [r7, #2]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e2c:	787b      	ldrb	r3, [r7, #1]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e32:	887a      	ldrh	r2, [r7, #2]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e38:	e002      	b.n	8001e40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e3a:	887a      	ldrh	r2, [r7, #2]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e08d      	b.n	8001f7a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d106      	bne.n	8001e78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff fad2 	bl	800141c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2224      	movs	r2, #36	@ 0x24
 8001e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f022 0201 	bic.w	r2, r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001eac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d107      	bne.n	8001ec6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	e006      	b.n	8001ed4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001ed2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d108      	bne.n	8001eee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	685a      	ldr	r2, [r3, #4]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	e007      	b.n	8001efe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001efc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f10:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	691a      	ldr	r2, [r3, #16]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69d9      	ldr	r1, [r3, #28]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a1a      	ldr	r2, [r3, #32]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 0201 	orr.w	r2, r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2220      	movs	r2, #32
 8001f66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af02      	add	r7, sp, #8
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	607a      	str	r2, [r7, #4]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	460b      	mov	r3, r1
 8001f92:	817b      	strh	r3, [r7, #10]
 8001f94:	4613      	mov	r3, r2
 8001f96:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b20      	cmp	r3, #32
 8001fa2:	f040 80fd 	bne.w	80021a0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_I2C_Master_Transmit+0x30>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	e0f6      	b.n	80021a2 <HAL_I2C_Master_Transmit+0x21e>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fbc:	f7ff fc86 	bl	80018cc <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	2319      	movs	r3, #25
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 fce0 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e0e1      	b.n	80021a2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2221      	movs	r2, #33	@ 0x21
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2210      	movs	r2, #16
 8001fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	893a      	ldrh	r2, [r7, #8]
 8001ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800200a:	b29b      	uxth	r3, r3
 800200c:	2bff      	cmp	r3, #255	@ 0xff
 800200e:	d906      	bls.n	800201e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	22ff      	movs	r2, #255	@ 0xff
 8002014:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002016:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	e007      	b.n	800202e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002022:	b29a      	uxth	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002028:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800202c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002032:	2b00      	cmp	r3, #0
 8002034:	d024      	beq.n	8002080 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203a:	781a      	ldrb	r2, [r3, #0]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002046:	1c5a      	adds	r2, r3, #1
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002050:	b29b      	uxth	r3, r3
 8002052:	3b01      	subs	r3, #1
 8002054:	b29a      	uxth	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800205e:	3b01      	subs	r3, #1
 8002060:	b29a      	uxth	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800206a:	b2db      	uxtb	r3, r3
 800206c:	3301      	adds	r3, #1
 800206e:	b2da      	uxtb	r2, r3
 8002070:	8979      	ldrh	r1, [r7, #10]
 8002072:	4b4e      	ldr	r3, [pc, #312]	@ (80021ac <HAL_I2C_Master_Transmit+0x228>)
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	68f8      	ldr	r0, [r7, #12]
 800207a:	f000 fedb 	bl	8002e34 <I2C_TransferConfig>
 800207e:	e066      	b.n	800214e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002084:	b2da      	uxtb	r2, r3
 8002086:	8979      	ldrh	r1, [r7, #10]
 8002088:	4b48      	ldr	r3, [pc, #288]	@ (80021ac <HAL_I2C_Master_Transmit+0x228>)
 800208a:	9300      	str	r3, [sp, #0]
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	f000 fed0 	bl	8002e34 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002094:	e05b      	b.n	800214e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	6a39      	ldr	r1, [r7, #32]
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f000 fcd3 	bl	8002a46 <I2C_WaitOnTXISFlagUntilTimeout>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e07b      	b.n	80021a2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ae:	781a      	ldrb	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	3b01      	subs	r3, #1
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020d2:	3b01      	subs	r3, #1
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020de:	b29b      	uxth	r3, r3
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d034      	beq.n	800214e <HAL_I2C_Master_Transmit+0x1ca>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d130      	bne.n	800214e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	6a3b      	ldr	r3, [r7, #32]
 80020f2:	2200      	movs	r2, #0
 80020f4:	2180      	movs	r1, #128	@ 0x80
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f000 fc4c 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e04d      	b.n	80021a2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800210a:	b29b      	uxth	r3, r3
 800210c:	2bff      	cmp	r3, #255	@ 0xff
 800210e:	d90e      	bls.n	800212e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	22ff      	movs	r2, #255	@ 0xff
 8002114:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800211a:	b2da      	uxtb	r2, r3
 800211c:	8979      	ldrh	r1, [r7, #10]
 800211e:	2300      	movs	r3, #0
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f000 fe84 	bl	8002e34 <I2C_TransferConfig>
 800212c:	e00f      	b.n	800214e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002132:	b29a      	uxth	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800213c:	b2da      	uxtb	r2, r3
 800213e:	8979      	ldrh	r1, [r7, #10]
 8002140:	2300      	movs	r3, #0
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f000 fe73 	bl	8002e34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002152:	b29b      	uxth	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	d19e      	bne.n	8002096 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	6a39      	ldr	r1, [r7, #32]
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 fcb9 	bl	8002ad4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e01a      	b.n	80021a2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2220      	movs	r2, #32
 8002172:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6859      	ldr	r1, [r3, #4]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b0c      	ldr	r3, [pc, #48]	@ (80021b0 <HAL_I2C_Master_Transmit+0x22c>)
 8002180:	400b      	ands	r3, r1
 8002182:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2220      	movs	r2, #32
 8002188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	e000      	b.n	80021a2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80021a0:	2302      	movs	r3, #2
  }
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3718      	adds	r7, #24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	80002000 	.word	0x80002000
 80021b0:	fe00e800 	.word	0xfe00e800

080021b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	607a      	str	r2, [r7, #4]
 80021be:	461a      	mov	r2, r3
 80021c0:	460b      	mov	r3, r1
 80021c2:	817b      	strh	r3, [r7, #10]
 80021c4:	4613      	mov	r3, r2
 80021c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2b20      	cmp	r3, #32
 80021d2:	f040 80db 	bne.w	800238c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d101      	bne.n	80021e4 <HAL_I2C_Master_Receive+0x30>
 80021e0:	2302      	movs	r3, #2
 80021e2:	e0d4      	b.n	800238e <HAL_I2C_Master_Receive+0x1da>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021ec:	f7ff fb6e 	bl	80018cc <HAL_GetTick>
 80021f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	2319      	movs	r3, #25
 80021f8:	2201      	movs	r2, #1
 80021fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021fe:	68f8      	ldr	r0, [r7, #12]
 8002200:	f000 fbc8 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e0bf      	b.n	800238e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2222      	movs	r2, #34	@ 0x22
 8002212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2210      	movs	r2, #16
 800221a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2200      	movs	r2, #0
 8002222:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	893a      	ldrh	r2, [r7, #8]
 800222e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2200      	movs	r2, #0
 8002234:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800223a:	b29b      	uxth	r3, r3
 800223c:	2bff      	cmp	r3, #255	@ 0xff
 800223e:	d90e      	bls.n	800225e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2201      	movs	r2, #1
 8002244:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800224a:	b2da      	uxtb	r2, r3
 800224c:	8979      	ldrh	r1, [r7, #10]
 800224e:	4b52      	ldr	r3, [pc, #328]	@ (8002398 <HAL_I2C_Master_Receive+0x1e4>)
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f000 fdec 	bl	8002e34 <I2C_TransferConfig>
 800225c:	e06d      	b.n	800233a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002262:	b29a      	uxth	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800226c:	b2da      	uxtb	r2, r3
 800226e:	8979      	ldrh	r1, [r7, #10]
 8002270:	4b49      	ldr	r3, [pc, #292]	@ (8002398 <HAL_I2C_Master_Receive+0x1e4>)
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 fddb 	bl	8002e34 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800227e:	e05c      	b.n	800233a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	6a39      	ldr	r1, [r7, #32]
 8002284:	68f8      	ldr	r0, [r7, #12]
 8002286:	f000 fc69 	bl	8002b5c <I2C_WaitOnRXNEFlagUntilTimeout>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e07c      	b.n	800238e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b0:	3b01      	subs	r3, #1
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d034      	beq.n	800233a <HAL_I2C_Master_Receive+0x186>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d130      	bne.n	800233a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	2200      	movs	r2, #0
 80022e0:	2180      	movs	r1, #128	@ 0x80
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f000 fb56 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e04d      	b.n	800238e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	2bff      	cmp	r3, #255	@ 0xff
 80022fa:	d90e      	bls.n	800231a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	22ff      	movs	r2, #255	@ 0xff
 8002300:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002306:	b2da      	uxtb	r2, r3
 8002308:	8979      	ldrh	r1, [r7, #10]
 800230a:	2300      	movs	r3, #0
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f000 fd8e 	bl	8002e34 <I2C_TransferConfig>
 8002318:	e00f      	b.n	800233a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800231e:	b29a      	uxth	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002328:	b2da      	uxtb	r2, r3
 800232a:	8979      	ldrh	r1, [r7, #10]
 800232c:	2300      	movs	r3, #0
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 fd7d 	bl	8002e34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800233e:	b29b      	uxth	r3, r3
 8002340:	2b00      	cmp	r3, #0
 8002342:	d19d      	bne.n	8002280 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	6a39      	ldr	r1, [r7, #32]
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f000 fbc3 	bl	8002ad4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e01a      	b.n	800238e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2220      	movs	r2, #32
 800235e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6859      	ldr	r1, [r3, #4]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	4b0c      	ldr	r3, [pc, #48]	@ (800239c <HAL_I2C_Master_Receive+0x1e8>)
 800236c:	400b      	ands	r3, r1
 800236e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2220      	movs	r2, #32
 8002374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002388:	2300      	movs	r3, #0
 800238a:	e000      	b.n	800238e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800238c:	2302      	movs	r3, #2
  }
}
 800238e:	4618      	mov	r0, r3
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	80002400 	.word	0x80002400
 800239c:	fe00e800 	.word	0xfe00e800

080023a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af02      	add	r7, sp, #8
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	4608      	mov	r0, r1
 80023aa:	4611      	mov	r1, r2
 80023ac:	461a      	mov	r2, r3
 80023ae:	4603      	mov	r3, r0
 80023b0:	817b      	strh	r3, [r7, #10]
 80023b2:	460b      	mov	r3, r1
 80023b4:	813b      	strh	r3, [r7, #8]
 80023b6:	4613      	mov	r3, r2
 80023b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b20      	cmp	r3, #32
 80023c4:	f040 80f9 	bne.w	80025ba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80023c8:	6a3b      	ldr	r3, [r7, #32]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <HAL_I2C_Mem_Write+0x34>
 80023ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d105      	bne.n	80023e0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e0ed      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d101      	bne.n	80023ee <HAL_I2C_Mem_Write+0x4e>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e0e6      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2201      	movs	r2, #1
 80023f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023f6:	f7ff fa69 	bl	80018cc <HAL_GetTick>
 80023fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	2319      	movs	r3, #25
 8002402:	2201      	movs	r2, #1
 8002404:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 fac3 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e0d1      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2221      	movs	r2, #33	@ 0x21
 800241c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2240      	movs	r2, #64	@ 0x40
 8002424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6a3a      	ldr	r2, [r7, #32]
 8002432:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002438:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002440:	88f8      	ldrh	r0, [r7, #6]
 8002442:	893a      	ldrh	r2, [r7, #8]
 8002444:	8979      	ldrh	r1, [r7, #10]
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	9301      	str	r3, [sp, #4]
 800244a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	4603      	mov	r3, r0
 8002450:	68f8      	ldr	r0, [r7, #12]
 8002452:	f000 f9d3 	bl	80027fc <I2C_RequestMemoryWrite>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e0a9      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800246c:	b29b      	uxth	r3, r3
 800246e:	2bff      	cmp	r3, #255	@ 0xff
 8002470:	d90e      	bls.n	8002490 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	22ff      	movs	r2, #255	@ 0xff
 8002476:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800247c:	b2da      	uxtb	r2, r3
 800247e:	8979      	ldrh	r1, [r7, #10]
 8002480:	2300      	movs	r3, #0
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f000 fcd3 	bl	8002e34 <I2C_TransferConfig>
 800248e:	e00f      	b.n	80024b0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002494:	b29a      	uxth	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	8979      	ldrh	r1, [r7, #10]
 80024a2:	2300      	movs	r3, #0
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 fcc2 	bl	8002e34 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 fac6 	bl	8002a46 <I2C_WaitOnTXISFlagUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e07b      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c8:	781a      	ldrb	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d4:	1c5a      	adds	r2, r3, #1
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024de:	b29b      	uxth	r3, r3
 80024e0:	3b01      	subs	r3, #1
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024ec:	3b01      	subs	r3, #1
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d034      	beq.n	8002568 <HAL_I2C_Mem_Write+0x1c8>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002502:	2b00      	cmp	r3, #0
 8002504:	d130      	bne.n	8002568 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800250c:	2200      	movs	r2, #0
 800250e:	2180      	movs	r1, #128	@ 0x80
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 fa3f 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e04d      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002524:	b29b      	uxth	r3, r3
 8002526:	2bff      	cmp	r3, #255	@ 0xff
 8002528:	d90e      	bls.n	8002548 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	22ff      	movs	r2, #255	@ 0xff
 800252e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002534:	b2da      	uxtb	r2, r3
 8002536:	8979      	ldrh	r1, [r7, #10]
 8002538:	2300      	movs	r3, #0
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 fc77 	bl	8002e34 <I2C_TransferConfig>
 8002546:	e00f      	b.n	8002568 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800254c:	b29a      	uxth	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002556:	b2da      	uxtb	r2, r3
 8002558:	8979      	ldrh	r1, [r7, #10]
 800255a:	2300      	movs	r3, #0
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 fc66 	bl	8002e34 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800256c:	b29b      	uxth	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d19e      	bne.n	80024b0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 faac 	bl	8002ad4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e01a      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2220      	movs	r2, #32
 800258c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6859      	ldr	r1, [r3, #4]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b0a      	ldr	r3, [pc, #40]	@ (80025c4 <HAL_I2C_Mem_Write+0x224>)
 800259a:	400b      	ands	r3, r1
 800259c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2220      	movs	r2, #32
 80025a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e000      	b.n	80025bc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80025ba:	2302      	movs	r3, #2
  }
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	fe00e800 	.word	0xfe00e800

080025c8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af02      	add	r7, sp, #8
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	4608      	mov	r0, r1
 80025d2:	4611      	mov	r1, r2
 80025d4:	461a      	mov	r2, r3
 80025d6:	4603      	mov	r3, r0
 80025d8:	817b      	strh	r3, [r7, #10]
 80025da:	460b      	mov	r3, r1
 80025dc:	813b      	strh	r3, [r7, #8]
 80025de:	4613      	mov	r3, r2
 80025e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b20      	cmp	r3, #32
 80025ec:	f040 80fd 	bne.w	80027ea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80025f0:	6a3b      	ldr	r3, [r7, #32]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d002      	beq.n	80025fc <HAL_I2C_Mem_Read+0x34>
 80025f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d105      	bne.n	8002608 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002602:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0f1      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800260e:	2b01      	cmp	r3, #1
 8002610:	d101      	bne.n	8002616 <HAL_I2C_Mem_Read+0x4e>
 8002612:	2302      	movs	r3, #2
 8002614:	e0ea      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2201      	movs	r2, #1
 800261a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800261e:	f7ff f955 	bl	80018cc <HAL_GetTick>
 8002622:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	9300      	str	r3, [sp, #0]
 8002628:	2319      	movs	r3, #25
 800262a:	2201      	movs	r2, #1
 800262c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f000 f9af 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e0d5      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2222      	movs	r2, #34	@ 0x22
 8002644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2240      	movs	r2, #64	@ 0x40
 800264c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a3a      	ldr	r2, [r7, #32]
 800265a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002660:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002668:	88f8      	ldrh	r0, [r7, #6]
 800266a:	893a      	ldrh	r2, [r7, #8]
 800266c:	8979      	ldrh	r1, [r7, #10]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	9301      	str	r3, [sp, #4]
 8002672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	4603      	mov	r3, r0
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 f913 	bl	80028a4 <I2C_RequestMemoryRead>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d005      	beq.n	8002690 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0ad      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002694:	b29b      	uxth	r3, r3
 8002696:	2bff      	cmp	r3, #255	@ 0xff
 8002698:	d90e      	bls.n	80026b8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2201      	movs	r2, #1
 800269e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	8979      	ldrh	r1, [r7, #10]
 80026a8:	4b52      	ldr	r3, [pc, #328]	@ (80027f4 <HAL_I2C_Mem_Read+0x22c>)
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 fbbf 	bl	8002e34 <I2C_TransferConfig>
 80026b6:	e00f      	b.n	80026d8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026bc:	b29a      	uxth	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	8979      	ldrh	r1, [r7, #10]
 80026ca:	4b4a      	ldr	r3, [pc, #296]	@ (80027f4 <HAL_I2C_Mem_Read+0x22c>)
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026d2:	68f8      	ldr	r0, [r7, #12]
 80026d4:	f000 fbae 	bl	8002e34 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026de:	2200      	movs	r2, #0
 80026e0:	2104      	movs	r1, #4
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f000 f956 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e07c      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fc:	b2d2      	uxtb	r2, r2
 80026fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002704:	1c5a      	adds	r2, r3, #1
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800270e:	3b01      	subs	r3, #1
 8002710:	b29a      	uxth	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800271a:	b29b      	uxth	r3, r3
 800271c:	3b01      	subs	r3, #1
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002728:	b29b      	uxth	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d034      	beq.n	8002798 <HAL_I2C_Mem_Read+0x1d0>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002732:	2b00      	cmp	r3, #0
 8002734:	d130      	bne.n	8002798 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273c:	2200      	movs	r2, #0
 800273e:	2180      	movs	r1, #128	@ 0x80
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f000 f927 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e04d      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002754:	b29b      	uxth	r3, r3
 8002756:	2bff      	cmp	r3, #255	@ 0xff
 8002758:	d90e      	bls.n	8002778 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2201      	movs	r2, #1
 800275e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002764:	b2da      	uxtb	r2, r3
 8002766:	8979      	ldrh	r1, [r7, #10]
 8002768:	2300      	movs	r3, #0
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f000 fb5f 	bl	8002e34 <I2C_TransferConfig>
 8002776:	e00f      	b.n	8002798 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800277c:	b29a      	uxth	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002786:	b2da      	uxtb	r2, r3
 8002788:	8979      	ldrh	r1, [r7, #10]
 800278a:	2300      	movs	r3, #0
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f000 fb4e 	bl	8002e34 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800279c:	b29b      	uxth	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d19a      	bne.n	80026d8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 f994 	bl	8002ad4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e01a      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2220      	movs	r2, #32
 80027bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6859      	ldr	r1, [r3, #4]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <HAL_I2C_Mem_Read+0x230>)
 80027ca:	400b      	ands	r3, r1
 80027cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2220      	movs	r2, #32
 80027d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027e6:	2300      	movs	r3, #0
 80027e8:	e000      	b.n	80027ec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80027ea:	2302      	movs	r3, #2
  }
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3718      	adds	r7, #24
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	80002400 	.word	0x80002400
 80027f8:	fe00e800 	.word	0xfe00e800

080027fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af02      	add	r7, sp, #8
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	4608      	mov	r0, r1
 8002806:	4611      	mov	r1, r2
 8002808:	461a      	mov	r2, r3
 800280a:	4603      	mov	r3, r0
 800280c:	817b      	strh	r3, [r7, #10]
 800280e:	460b      	mov	r3, r1
 8002810:	813b      	strh	r3, [r7, #8]
 8002812:	4613      	mov	r3, r2
 8002814:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002816:	88fb      	ldrh	r3, [r7, #6]
 8002818:	b2da      	uxtb	r2, r3
 800281a:	8979      	ldrh	r1, [r7, #10]
 800281c:	4b20      	ldr	r3, [pc, #128]	@ (80028a0 <I2C_RequestMemoryWrite+0xa4>)
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f000 fb05 	bl	8002e34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800282a:	69fa      	ldr	r2, [r7, #28]
 800282c:	69b9      	ldr	r1, [r7, #24]
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 f909 	bl	8002a46 <I2C_WaitOnTXISFlagUntilTimeout>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e02c      	b.n	8002898 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800283e:	88fb      	ldrh	r3, [r7, #6]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d105      	bne.n	8002850 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002844:	893b      	ldrh	r3, [r7, #8]
 8002846:	b2da      	uxtb	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	629a      	str	r2, [r3, #40]	@ 0x28
 800284e:	e015      	b.n	800287c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002850:	893b      	ldrh	r3, [r7, #8]
 8002852:	0a1b      	lsrs	r3, r3, #8
 8002854:	b29b      	uxth	r3, r3
 8002856:	b2da      	uxtb	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800285e:	69fa      	ldr	r2, [r7, #28]
 8002860:	69b9      	ldr	r1, [r7, #24]
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 f8ef 	bl	8002a46 <I2C_WaitOnTXISFlagUntilTimeout>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e012      	b.n	8002898 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002872:	893b      	ldrh	r3, [r7, #8]
 8002874:	b2da      	uxtb	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	2200      	movs	r2, #0
 8002884:	2180      	movs	r1, #128	@ 0x80
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 f884 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e000      	b.n	8002898 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	80002000 	.word	0x80002000

080028a4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af02      	add	r7, sp, #8
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	4608      	mov	r0, r1
 80028ae:	4611      	mov	r1, r2
 80028b0:	461a      	mov	r2, r3
 80028b2:	4603      	mov	r3, r0
 80028b4:	817b      	strh	r3, [r7, #10]
 80028b6:	460b      	mov	r3, r1
 80028b8:	813b      	strh	r3, [r7, #8]
 80028ba:	4613      	mov	r3, r2
 80028bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80028be:	88fb      	ldrh	r3, [r7, #6]
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	8979      	ldrh	r1, [r7, #10]
 80028c4:	4b20      	ldr	r3, [pc, #128]	@ (8002948 <I2C_RequestMemoryRead+0xa4>)
 80028c6:	9300      	str	r3, [sp, #0]
 80028c8:	2300      	movs	r3, #0
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 fab2 	bl	8002e34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028d0:	69fa      	ldr	r2, [r7, #28]
 80028d2:	69b9      	ldr	r1, [r7, #24]
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 f8b6 	bl	8002a46 <I2C_WaitOnTXISFlagUntilTimeout>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e02c      	b.n	800293e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028e4:	88fb      	ldrh	r3, [r7, #6]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d105      	bne.n	80028f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028ea:	893b      	ldrh	r3, [r7, #8]
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80028f4:	e015      	b.n	8002922 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80028f6:	893b      	ldrh	r3, [r7, #8]
 80028f8:	0a1b      	lsrs	r3, r3, #8
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002904:	69fa      	ldr	r2, [r7, #28]
 8002906:	69b9      	ldr	r1, [r7, #24]
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f000 f89c 	bl	8002a46 <I2C_WaitOnTXISFlagUntilTimeout>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e012      	b.n	800293e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002918:	893b      	ldrh	r3, [r7, #8]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2200      	movs	r2, #0
 800292a:	2140      	movs	r1, #64	@ 0x40
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f000 f831 	bl	8002994 <I2C_WaitOnFlagUntilTimeout>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	80002000 	.word	0x80002000

0800294c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	699b      	ldr	r3, [r3, #24]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b02      	cmp	r3, #2
 8002960:	d103      	bne.n	800296a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2200      	movs	r2, #0
 8002968:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b01      	cmp	r3, #1
 8002976:	d007      	beq.n	8002988 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	699a      	ldr	r2, [r3, #24]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 0201 	orr.w	r2, r2, #1
 8002986:	619a      	str	r2, [r3, #24]
  }
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	603b      	str	r3, [r7, #0]
 80029a0:	4613      	mov	r3, r2
 80029a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029a4:	e03b      	b.n	8002a1e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	6839      	ldr	r1, [r7, #0]
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 f962 	bl	8002c74 <I2C_IsErrorOccurred>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e041      	b.n	8002a3e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c0:	d02d      	beq.n	8002a1e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c2:	f7fe ff83 	bl	80018cc <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d302      	bcc.n	80029d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d122      	bne.n	8002a1e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	699a      	ldr	r2, [r3, #24]
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	4013      	ands	r3, r2
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	bf0c      	ite	eq
 80029e8:	2301      	moveq	r3, #1
 80029ea:	2300      	movne	r3, #0
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	461a      	mov	r2, r3
 80029f0:	79fb      	ldrb	r3, [r7, #7]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d113      	bne.n	8002a1e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fa:	f043 0220 	orr.w	r2, r3, #32
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2220      	movs	r2, #32
 8002a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e00f      	b.n	8002a3e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	699a      	ldr	r2, [r3, #24]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	4013      	ands	r3, r2
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	bf0c      	ite	eq
 8002a2e:	2301      	moveq	r3, #1
 8002a30:	2300      	movne	r3, #0
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	461a      	mov	r2, r3
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d0b4      	beq.n	80029a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b084      	sub	sp, #16
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	60f8      	str	r0, [r7, #12]
 8002a4e:	60b9      	str	r1, [r7, #8]
 8002a50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a52:	e033      	b.n	8002abc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	68b9      	ldr	r1, [r7, #8]
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f000 f90b 	bl	8002c74 <I2C_IsErrorOccurred>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e031      	b.n	8002acc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6e:	d025      	beq.n	8002abc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a70:	f7fe ff2c 	bl	80018cc <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d302      	bcc.n	8002a86 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d11a      	bne.n	8002abc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d013      	beq.n	8002abc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a98:	f043 0220 	orr.w	r2, r3, #32
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e007      	b.n	8002acc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d1c4      	bne.n	8002a54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ae0:	e02f      	b.n	8002b42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	68b9      	ldr	r1, [r7, #8]
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 f8c4 	bl	8002c74 <I2C_IsErrorOccurred>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e02d      	b.n	8002b52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002af6:	f7fe fee9 	bl	80018cc <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d302      	bcc.n	8002b0c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d11a      	bne.n	8002b42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	f003 0320 	and.w	r3, r3, #32
 8002b16:	2b20      	cmp	r3, #32
 8002b18:	d013      	beq.n	8002b42 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b1e:	f043 0220 	orr.w	r2, r3, #32
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e007      	b.n	8002b52 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	f003 0320 	and.w	r3, r3, #32
 8002b4c:	2b20      	cmp	r3, #32
 8002b4e:	d1c8      	bne.n	8002ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
	...

08002b5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002b6c:	e071      	b.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	68b9      	ldr	r1, [r7, #8]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 f87e 	bl	8002c74 <I2C_IsErrorOccurred>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	f003 0320 	and.w	r3, r3, #32
 8002b8c:	2b20      	cmp	r3, #32
 8002b8e:	d13b      	bne.n	8002c08 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002b90:	7dfb      	ldrb	r3, [r7, #23]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d138      	bne.n	8002c08 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f003 0304 	and.w	r3, r3, #4
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d105      	bne.n	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	f003 0310 	and.w	r3, r3, #16
 8002bba:	2b10      	cmp	r3, #16
 8002bbc:	d121      	bne.n	8002c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2210      	movs	r2, #16
 8002bc4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2204      	movs	r2, #4
 8002bca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6859      	ldr	r1, [r3, #4]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	4b24      	ldr	r3, [pc, #144]	@ (8002c70 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002be0:	400b      	ands	r3, r1
 8002be2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	75fb      	strb	r3, [r7, #23]
 8002c00:	e002      	b.n	8002c08 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002c08:	f7fe fe60 	bl	80018cc <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d302      	bcc.n	8002c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d119      	bne.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002c1e:	7dfb      	ldrb	r3, [r7, #23]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d116      	bne.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d00f      	beq.n	8002c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c36:	f043 0220 	orr.w	r2, r3, #32
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2220      	movs	r2, #32
 8002c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b04      	cmp	r3, #4
 8002c5e:	d002      	beq.n	8002c66 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002c60:	7dfb      	ldrb	r3, [r7, #23]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d083      	beq.n	8002b6e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	fe00e800 	.word	0xfe00e800

08002c74 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b08a      	sub	sp, #40	@ 0x28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d068      	beq.n	8002d72 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2210      	movs	r2, #16
 8002ca6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ca8:	e049      	b.n	8002d3e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb0:	d045      	beq.n	8002d3e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cb2:	f7fe fe0b 	bl	80018cc <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d302      	bcc.n	8002cc8 <I2C_IsErrorOccurred+0x54>
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d13a      	bne.n	8002d3e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cd2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cda:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cea:	d121      	bne.n	8002d30 <I2C_IsErrorOccurred+0xbc>
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cf2:	d01d      	beq.n	8002d30 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002cf4:	7cfb      	ldrb	r3, [r7, #19]
 8002cf6:	2b20      	cmp	r3, #32
 8002cf8:	d01a      	beq.n	8002d30 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d08:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d0a:	f7fe fddf 	bl	80018cc <HAL_GetTick>
 8002d0e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d10:	e00e      	b.n	8002d30 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d12:	f7fe fddb 	bl	80018cc <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b19      	cmp	r3, #25
 8002d1e:	d907      	bls.n	8002d30 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d20:	6a3b      	ldr	r3, [r7, #32]
 8002d22:	f043 0320 	orr.w	r3, r3, #32
 8002d26:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d2e:	e006      	b.n	8002d3e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	f003 0320 	and.w	r3, r3, #32
 8002d3a:	2b20      	cmp	r3, #32
 8002d3c:	d1e9      	bne.n	8002d12 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	f003 0320 	and.w	r3, r3, #32
 8002d48:	2b20      	cmp	r3, #32
 8002d4a:	d003      	beq.n	8002d54 <I2C_IsErrorOccurred+0xe0>
 8002d4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0aa      	beq.n	8002caa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d103      	bne.n	8002d64 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2220      	movs	r2, #32
 8002d62:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d64:	6a3b      	ldr	r3, [r7, #32]
 8002d66:	f043 0304 	orr.w	r3, r3, #4
 8002d6a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00b      	beq.n	8002d9c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d84:	6a3b      	ldr	r3, [r7, #32]
 8002d86:	f043 0301 	orr.w	r3, r3, #1
 8002d8a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00b      	beq.n	8002dbe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	f043 0308 	orr.w	r3, r3, #8
 8002dac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002db6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00b      	beq.n	8002de0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	f043 0302 	orr.w	r3, r3, #2
 8002dce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dd8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002de0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d01c      	beq.n	8002e22 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f7ff fdaf 	bl	800294c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e30 <I2C_IsErrorOccurred+0x1bc>)
 8002dfa:	400b      	ands	r3, r1
 8002dfc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e02:	6a3b      	ldr	r3, [r7, #32]
 8002e04:	431a      	orrs	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2220      	movs	r2, #32
 8002e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3728      	adds	r7, #40	@ 0x28
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	fe00e800 	.word	0xfe00e800

08002e34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b087      	sub	sp, #28
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	607b      	str	r3, [r7, #4]
 8002e3e:	460b      	mov	r3, r1
 8002e40:	817b      	strh	r3, [r7, #10]
 8002e42:	4613      	mov	r3, r2
 8002e44:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e46:	897b      	ldrh	r3, [r7, #10]
 8002e48:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e4c:	7a7b      	ldrb	r3, [r7, #9]
 8002e4e:	041b      	lsls	r3, r3, #16
 8002e50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e54:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e62:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	0d5b      	lsrs	r3, r3, #21
 8002e6e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e72:	4b08      	ldr	r3, [pc, #32]	@ (8002e94 <I2C_TransferConfig+0x60>)
 8002e74:	430b      	orrs	r3, r1
 8002e76:	43db      	mvns	r3, r3
 8002e78:	ea02 0103 	and.w	r1, r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	697a      	ldr	r2, [r7, #20]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e86:	bf00      	nop
 8002e88:	371c      	adds	r7, #28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	03ff63ff 	.word	0x03ff63ff

08002e98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d138      	bne.n	8002f20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e032      	b.n	8002f22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2224      	movs	r2, #36	@ 0x24
 8002ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0201 	bic.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002eea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6819      	ldr	r1, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0201 	orr.w	r2, r2, #1
 8002f0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	e000      	b.n	8002f22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f20:	2302      	movs	r3, #2
  }
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b085      	sub	sp, #20
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
 8002f36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b20      	cmp	r3, #32
 8002f42:	d139      	bne.n	8002fb8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d101      	bne.n	8002f52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e033      	b.n	8002fba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2224      	movs	r2, #36	@ 0x24
 8002f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0201 	bic.w	r2, r2, #1
 8002f70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	021b      	lsls	r3, r3, #8
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e000      	b.n	8002fba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002fb8:	2302      	movs	r3, #2
  }
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
	...

08002fc8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002fcc:	4b04      	ldr	r3, [pc, #16]	@ (8002fe0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	40007000 	.word	0x40007000

08002fe4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ff2:	d130      	bne.n	8003056 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ff4:	4b23      	ldr	r3, [pc, #140]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003000:	d038      	beq.n	8003074 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003002:	4b20      	ldr	r3, [pc, #128]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800300a:	4a1e      	ldr	r2, [pc, #120]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800300c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003010:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003012:	4b1d      	ldr	r3, [pc, #116]	@ (8003088 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2232      	movs	r2, #50	@ 0x32
 8003018:	fb02 f303 	mul.w	r3, r2, r3
 800301c:	4a1b      	ldr	r2, [pc, #108]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800301e:	fba2 2303 	umull	r2, r3, r2, r3
 8003022:	0c9b      	lsrs	r3, r3, #18
 8003024:	3301      	adds	r3, #1
 8003026:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003028:	e002      	b.n	8003030 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	3b01      	subs	r3, #1
 800302e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003030:	4b14      	ldr	r3, [pc, #80]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800303c:	d102      	bne.n	8003044 <HAL_PWREx_ControlVoltageScaling+0x60>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d1f2      	bne.n	800302a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003044:	4b0f      	ldr	r3, [pc, #60]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800304c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003050:	d110      	bne.n	8003074 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e00f      	b.n	8003076 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003056:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800305e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003062:	d007      	beq.n	8003074 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003064:	4b07      	ldr	r3, [pc, #28]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800306c:	4a05      	ldr	r2, [pc, #20]	@ (8003084 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800306e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003072:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3714      	adds	r7, #20
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	40007000 	.word	0x40007000
 8003088:	20000000 	.word	0x20000000
 800308c:	431bde83 	.word	0x431bde83

08003090 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003094:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <HAL_PWREx_EnableVddIO2+0x1c>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	4a04      	ldr	r2, [pc, #16]	@ (80030ac <HAL_PWREx_EnableVddIO2+0x1c>)
 800309a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800309e:	6053      	str	r3, [r2, #4]
}
 80030a0:	bf00      	nop
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40007000 	.word	0x40007000

080030b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b088      	sub	sp, #32
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d102      	bne.n	80030c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	f000 bc08 	b.w	80038d4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030c4:	4b96      	ldr	r3, [pc, #600]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f003 030c 	and.w	r3, r3, #12
 80030cc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030ce:	4b94      	ldr	r3, [pc, #592]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 80e4 	beq.w	80032ae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d007      	beq.n	80030fc <HAL_RCC_OscConfig+0x4c>
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	2b0c      	cmp	r3, #12
 80030f0:	f040 808b 	bne.w	800320a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	f040 8087 	bne.w	800320a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030fc:	4b88      	ldr	r3, [pc, #544]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_RCC_OscConfig+0x64>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e3df      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a1a      	ldr	r2, [r3, #32]
 8003118:	4b81      	ldr	r3, [pc, #516]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0308 	and.w	r3, r3, #8
 8003120:	2b00      	cmp	r3, #0
 8003122:	d004      	beq.n	800312e <HAL_RCC_OscConfig+0x7e>
 8003124:	4b7e      	ldr	r3, [pc, #504]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800312c:	e005      	b.n	800313a <HAL_RCC_OscConfig+0x8a>
 800312e:	4b7c      	ldr	r3, [pc, #496]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003134:	091b      	lsrs	r3, r3, #4
 8003136:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800313a:	4293      	cmp	r3, r2
 800313c:	d223      	bcs.n	8003186 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fd92 	bl	8003c6c <RCC_SetFlashLatencyFromMSIRange>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e3c0      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003152:	4b73      	ldr	r3, [pc, #460]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a72      	ldr	r2, [pc, #456]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003158:	f043 0308 	orr.w	r3, r3, #8
 800315c:	6013      	str	r3, [r2, #0]
 800315e:	4b70      	ldr	r3, [pc, #448]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	496d      	ldr	r1, [pc, #436]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800316c:	4313      	orrs	r3, r2
 800316e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003170:	4b6b      	ldr	r3, [pc, #428]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	021b      	lsls	r3, r3, #8
 800317e:	4968      	ldr	r1, [pc, #416]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003180:	4313      	orrs	r3, r2
 8003182:	604b      	str	r3, [r1, #4]
 8003184:	e025      	b.n	80031d2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003186:	4b66      	ldr	r3, [pc, #408]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a65      	ldr	r2, [pc, #404]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800318c:	f043 0308 	orr.w	r3, r3, #8
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	4b63      	ldr	r3, [pc, #396]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	4960      	ldr	r1, [pc, #384]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031a4:	4b5e      	ldr	r3, [pc, #376]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	021b      	lsls	r3, r3, #8
 80031b2:	495b      	ldr	r1, [pc, #364]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d109      	bne.n	80031d2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f000 fd52 	bl	8003c6c <RCC_SetFlashLatencyFromMSIRange>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e380      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031d2:	f000 fc87 	bl	8003ae4 <HAL_RCC_GetSysClockFreq>
 80031d6:	4602      	mov	r2, r0
 80031d8:	4b51      	ldr	r3, [pc, #324]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	4950      	ldr	r1, [pc, #320]	@ (8003324 <HAL_RCC_OscConfig+0x274>)
 80031e4:	5ccb      	ldrb	r3, [r1, r3]
 80031e6:	f003 031f 	and.w	r3, r3, #31
 80031ea:	fa22 f303 	lsr.w	r3, r2, r3
 80031ee:	4a4e      	ldr	r2, [pc, #312]	@ (8003328 <HAL_RCC_OscConfig+0x278>)
 80031f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031f2:	4b4e      	ldr	r3, [pc, #312]	@ (800332c <HAL_RCC_OscConfig+0x27c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe fb18 	bl	800182c <HAL_InitTick>
 80031fc:	4603      	mov	r3, r0
 80031fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003200:	7bfb      	ldrb	r3, [r7, #15]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d052      	beq.n	80032ac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003206:	7bfb      	ldrb	r3, [r7, #15]
 8003208:	e364      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d032      	beq.n	8003278 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003212:	4b43      	ldr	r3, [pc, #268]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a42      	ldr	r2, [pc, #264]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800321e:	f7fe fb55 	bl	80018cc <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003226:	f7fe fb51 	bl	80018cc <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e34d      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003238:	4b39      	ldr	r3, [pc, #228]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003244:	4b36      	ldr	r3, [pc, #216]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a35      	ldr	r2, [pc, #212]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800324a:	f043 0308 	orr.w	r3, r3, #8
 800324e:	6013      	str	r3, [r2, #0]
 8003250:	4b33      	ldr	r3, [pc, #204]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	4930      	ldr	r1, [pc, #192]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800325e:	4313      	orrs	r3, r2
 8003260:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003262:	4b2f      	ldr	r3, [pc, #188]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	021b      	lsls	r3, r3, #8
 8003270:	492b      	ldr	r1, [pc, #172]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003272:	4313      	orrs	r3, r2
 8003274:	604b      	str	r3, [r1, #4]
 8003276:	e01a      	b.n	80032ae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003278:	4b29      	ldr	r3, [pc, #164]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a28      	ldr	r2, [pc, #160]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800327e:	f023 0301 	bic.w	r3, r3, #1
 8003282:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003284:	f7fe fb22 	bl	80018cc <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800328c:	f7fe fb1e 	bl	80018cc <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e31a      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800329e:	4b20      	ldr	r3, [pc, #128]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1f0      	bne.n	800328c <HAL_RCC_OscConfig+0x1dc>
 80032aa:	e000      	b.n	80032ae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d073      	beq.n	80033a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	2b08      	cmp	r3, #8
 80032be:	d005      	beq.n	80032cc <HAL_RCC_OscConfig+0x21c>
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	2b0c      	cmp	r3, #12
 80032c4:	d10e      	bne.n	80032e4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2b03      	cmp	r3, #3
 80032ca:	d10b      	bne.n	80032e4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032cc:	4b14      	ldr	r3, [pc, #80]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d063      	beq.n	80033a0 <HAL_RCC_OscConfig+0x2f0>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d15f      	bne.n	80033a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e2f7      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ec:	d106      	bne.n	80032fc <HAL_RCC_OscConfig+0x24c>
 80032ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a0b      	ldr	r2, [pc, #44]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 80032f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	e025      	b.n	8003348 <HAL_RCC_OscConfig+0x298>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003304:	d114      	bne.n	8003330 <HAL_RCC_OscConfig+0x280>
 8003306:	4b06      	ldr	r3, [pc, #24]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a05      	ldr	r2, [pc, #20]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 800330c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003310:	6013      	str	r3, [r2, #0]
 8003312:	4b03      	ldr	r3, [pc, #12]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a02      	ldr	r2, [pc, #8]	@ (8003320 <HAL_RCC_OscConfig+0x270>)
 8003318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800331c:	6013      	str	r3, [r2, #0]
 800331e:	e013      	b.n	8003348 <HAL_RCC_OscConfig+0x298>
 8003320:	40021000 	.word	0x40021000
 8003324:	08007d60 	.word	0x08007d60
 8003328:	20000000 	.word	0x20000000
 800332c:	20000004 	.word	0x20000004
 8003330:	4ba0      	ldr	r3, [pc, #640]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a9f      	ldr	r2, [pc, #636]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	4b9d      	ldr	r3, [pc, #628]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a9c      	ldr	r2, [pc, #624]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003346:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d013      	beq.n	8003378 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003350:	f7fe fabc 	bl	80018cc <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003358:	f7fe fab8 	bl	80018cc <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b64      	cmp	r3, #100	@ 0x64
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e2b4      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800336a:	4b92      	ldr	r3, [pc, #584]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0f0      	beq.n	8003358 <HAL_RCC_OscConfig+0x2a8>
 8003376:	e014      	b.n	80033a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003378:	f7fe faa8 	bl	80018cc <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003380:	f7fe faa4 	bl	80018cc <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b64      	cmp	r3, #100	@ 0x64
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e2a0      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003392:	4b88      	ldr	r3, [pc, #544]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x2d0>
 800339e:	e000      	b.n	80033a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d060      	beq.n	8003470 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	2b04      	cmp	r3, #4
 80033b2:	d005      	beq.n	80033c0 <HAL_RCC_OscConfig+0x310>
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	2b0c      	cmp	r3, #12
 80033b8:	d119      	bne.n	80033ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d116      	bne.n	80033ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033c0:	4b7c      	ldr	r3, [pc, #496]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d005      	beq.n	80033d8 <HAL_RCC_OscConfig+0x328>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e27d      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d8:	4b76      	ldr	r3, [pc, #472]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	061b      	lsls	r3, r3, #24
 80033e6:	4973      	ldr	r1, [pc, #460]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033ec:	e040      	b.n	8003470 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d023      	beq.n	800343e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033f6:	4b6f      	ldr	r3, [pc, #444]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a6e      	ldr	r2, [pc, #440]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80033fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003400:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003402:	f7fe fa63 	bl	80018cc <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800340a:	f7fe fa5f 	bl	80018cc <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e25b      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800341c:	4b65      	ldr	r3, [pc, #404]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0f0      	beq.n	800340a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003428:	4b62      	ldr	r3, [pc, #392]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	061b      	lsls	r3, r3, #24
 8003436:	495f      	ldr	r1, [pc, #380]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003438:	4313      	orrs	r3, r2
 800343a:	604b      	str	r3, [r1, #4]
 800343c:	e018      	b.n	8003470 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800343e:	4b5d      	ldr	r3, [pc, #372]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a5c      	ldr	r2, [pc, #368]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344a:	f7fe fa3f 	bl	80018cc <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003452:	f7fe fa3b 	bl	80018cc <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e237      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003464:	4b53      	ldr	r3, [pc, #332]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f0      	bne.n	8003452 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0308 	and.w	r3, r3, #8
 8003478:	2b00      	cmp	r3, #0
 800347a:	d03c      	beq.n	80034f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d01c      	beq.n	80034be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003484:	4b4b      	ldr	r3, [pc, #300]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800348a:	4a4a      	ldr	r2, [pc, #296]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800348c:	f043 0301 	orr.w	r3, r3, #1
 8003490:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003494:	f7fe fa1a 	bl	80018cc <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800349c:	f7fe fa16 	bl	80018cc <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e212      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034ae:	4b41      	ldr	r3, [pc, #260]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80034b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0ef      	beq.n	800349c <HAL_RCC_OscConfig+0x3ec>
 80034bc:	e01b      	b.n	80034f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034be:	4b3d      	ldr	r3, [pc, #244]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80034c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034c4:	4a3b      	ldr	r2, [pc, #236]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80034c6:	f023 0301 	bic.w	r3, r3, #1
 80034ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ce:	f7fe f9fd 	bl	80018cc <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d6:	f7fe f9f9 	bl	80018cc <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e1f5      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034e8:	4b32      	ldr	r3, [pc, #200]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80034ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1ef      	bne.n	80034d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 80a6 	beq.w	8003650 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003504:	2300      	movs	r3, #0
 8003506:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003508:	4b2a      	ldr	r3, [pc, #168]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10d      	bne.n	8003530 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003514:	4b27      	ldr	r3, [pc, #156]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003518:	4a26      	ldr	r2, [pc, #152]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800351a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800351e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003520:	4b24      	ldr	r3, [pc, #144]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800352c:	2301      	movs	r3, #1
 800352e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003530:	4b21      	ldr	r3, [pc, #132]	@ (80035b8 <HAL_RCC_OscConfig+0x508>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d118      	bne.n	800356e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800353c:	4b1e      	ldr	r3, [pc, #120]	@ (80035b8 <HAL_RCC_OscConfig+0x508>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a1d      	ldr	r2, [pc, #116]	@ (80035b8 <HAL_RCC_OscConfig+0x508>)
 8003542:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003546:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003548:	f7fe f9c0 	bl	80018cc <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003550:	f7fe f9bc 	bl	80018cc <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e1b8      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003562:	4b15      	ldr	r3, [pc, #84]	@ (80035b8 <HAL_RCC_OscConfig+0x508>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800356a:	2b00      	cmp	r3, #0
 800356c:	d0f0      	beq.n	8003550 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d108      	bne.n	8003588 <HAL_RCC_OscConfig+0x4d8>
 8003576:	4b0f      	ldr	r3, [pc, #60]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800357c:	4a0d      	ldr	r2, [pc, #52]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003586:	e029      	b.n	80035dc <HAL_RCC_OscConfig+0x52c>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	2b05      	cmp	r3, #5
 800358e:	d115      	bne.n	80035bc <HAL_RCC_OscConfig+0x50c>
 8003590:	4b08      	ldr	r3, [pc, #32]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003596:	4a07      	ldr	r2, [pc, #28]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 8003598:	f043 0304 	orr.w	r3, r3, #4
 800359c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035a0:	4b04      	ldr	r3, [pc, #16]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80035a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a6:	4a03      	ldr	r2, [pc, #12]	@ (80035b4 <HAL_RCC_OscConfig+0x504>)
 80035a8:	f043 0301 	orr.w	r3, r3, #1
 80035ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035b0:	e014      	b.n	80035dc <HAL_RCC_OscConfig+0x52c>
 80035b2:	bf00      	nop
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40007000 	.word	0x40007000
 80035bc:	4b9d      	ldr	r3, [pc, #628]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80035be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c2:	4a9c      	ldr	r2, [pc, #624]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80035c4:	f023 0301 	bic.w	r3, r3, #1
 80035c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035cc:	4b99      	ldr	r3, [pc, #612]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80035ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d2:	4a98      	ldr	r2, [pc, #608]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80035d4:	f023 0304 	bic.w	r3, r3, #4
 80035d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d016      	beq.n	8003612 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e4:	f7fe f972 	bl	80018cc <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ea:	e00a      	b.n	8003602 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ec:	f7fe f96e 	bl	80018cc <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e168      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003602:	4b8c      	ldr	r3, [pc, #560]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d0ed      	beq.n	80035ec <HAL_RCC_OscConfig+0x53c>
 8003610:	e015      	b.n	800363e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003612:	f7fe f95b 	bl	80018cc <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361a:	f7fe f957 	bl	80018cc <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003628:	4293      	cmp	r3, r2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e151      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003630:	4b80      	ldr	r3, [pc, #512]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1ed      	bne.n	800361a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800363e:	7ffb      	ldrb	r3, [r7, #31]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d105      	bne.n	8003650 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003644:	4b7b      	ldr	r3, [pc, #492]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003648:	4a7a      	ldr	r2, [pc, #488]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 800364a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800364e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0320 	and.w	r3, r3, #32
 8003658:	2b00      	cmp	r3, #0
 800365a:	d03c      	beq.n	80036d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003660:	2b00      	cmp	r3, #0
 8003662:	d01c      	beq.n	800369e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003664:	4b73      	ldr	r3, [pc, #460]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003666:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800366a:	4a72      	ldr	r2, [pc, #456]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003674:	f7fe f92a 	bl	80018cc <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800367c:	f7fe f926 	bl	80018cc <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e122      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800368e:	4b69      	ldr	r3, [pc, #420]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003690:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0ef      	beq.n	800367c <HAL_RCC_OscConfig+0x5cc>
 800369c:	e01b      	b.n	80036d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800369e:	4b65      	ldr	r3, [pc, #404]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80036a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036a4:	4a63      	ldr	r2, [pc, #396]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80036a6:	f023 0301 	bic.w	r3, r3, #1
 80036aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ae:	f7fe f90d 	bl	80018cc <HAL_GetTick>
 80036b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036b4:	e008      	b.n	80036c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036b6:	f7fe f909 	bl	80018cc <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d901      	bls.n	80036c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e105      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036c8:	4b5a      	ldr	r3, [pc, #360]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80036ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1ef      	bne.n	80036b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 80f9 	beq.w	80038d2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	f040 80cf 	bne.w	8003888 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80036ea:	4b52      	ldr	r3, [pc, #328]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	f003 0203 	and.w	r2, r3, #3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d12c      	bne.n	8003758 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003708:	3b01      	subs	r3, #1
 800370a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800370c:	429a      	cmp	r2, r3
 800370e:	d123      	bne.n	8003758 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800371c:	429a      	cmp	r2, r3
 800371e:	d11b      	bne.n	8003758 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800372a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800372c:	429a      	cmp	r2, r3
 800372e:	d113      	bne.n	8003758 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800373a:	085b      	lsrs	r3, r3, #1
 800373c:	3b01      	subs	r3, #1
 800373e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003740:	429a      	cmp	r2, r3
 8003742:	d109      	bne.n	8003758 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	085b      	lsrs	r3, r3, #1
 8003750:	3b01      	subs	r3, #1
 8003752:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003754:	429a      	cmp	r2, r3
 8003756:	d071      	beq.n	800383c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b0c      	cmp	r3, #12
 800375c:	d068      	beq.n	8003830 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800375e:	4b35      	ldr	r3, [pc, #212]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d105      	bne.n	8003776 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800376a:	4b32      	ldr	r3, [pc, #200]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e0ac      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800377a:	4b2e      	ldr	r3, [pc, #184]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a2d      	ldr	r2, [pc, #180]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003780:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003784:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003786:	f7fe f8a1 	bl	80018cc <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800378e:	f7fe f89d 	bl	80018cc <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b02      	cmp	r3, #2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e099      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a0:	4b24      	ldr	r3, [pc, #144]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1f0      	bne.n	800378e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037ac:	4b21      	ldr	r3, [pc, #132]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	4b21      	ldr	r3, [pc, #132]	@ (8003838 <HAL_RCC_OscConfig+0x788>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80037bc:	3a01      	subs	r2, #1
 80037be:	0112      	lsls	r2, r2, #4
 80037c0:	4311      	orrs	r1, r2
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80037c6:	0212      	lsls	r2, r2, #8
 80037c8:	4311      	orrs	r1, r2
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80037ce:	0852      	lsrs	r2, r2, #1
 80037d0:	3a01      	subs	r2, #1
 80037d2:	0552      	lsls	r2, r2, #21
 80037d4:	4311      	orrs	r1, r2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80037da:	0852      	lsrs	r2, r2, #1
 80037dc:	3a01      	subs	r2, #1
 80037de:	0652      	lsls	r2, r2, #25
 80037e0:	4311      	orrs	r1, r2
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80037e6:	06d2      	lsls	r2, r2, #27
 80037e8:	430a      	orrs	r2, r1
 80037ea:	4912      	ldr	r1, [pc, #72]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037f0:	4b10      	ldr	r3, [pc, #64]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80037f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	4a0c      	ldr	r2, [pc, #48]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003802:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003806:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003808:	f7fe f860 	bl	80018cc <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003810:	f7fe f85c 	bl	80018cc <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e058      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003822:	4b04      	ldr	r3, [pc, #16]	@ (8003834 <HAL_RCC_OscConfig+0x784>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d0f0      	beq.n	8003810 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800382e:	e050      	b.n	80038d2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e04f      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
 8003834:	40021000 	.word	0x40021000
 8003838:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383c:	4b27      	ldr	r3, [pc, #156]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d144      	bne.n	80038d2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003848:	4b24      	ldr	r3, [pc, #144]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a23      	ldr	r2, [pc, #140]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 800384e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003852:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003854:	4b21      	ldr	r3, [pc, #132]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4a20      	ldr	r2, [pc, #128]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 800385a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800385e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003860:	f7fe f834 	bl	80018cc <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003868:	f7fe f830 	bl	80018cc <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e02c      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387a:	4b18      	ldr	r3, [pc, #96]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCC_OscConfig+0x7b8>
 8003886:	e024      	b.n	80038d2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	2b0c      	cmp	r3, #12
 800388c:	d01f      	beq.n	80038ce <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800388e:	4b13      	ldr	r3, [pc, #76]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a12      	ldr	r2, [pc, #72]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 8003894:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389a:	f7fe f817 	bl	80018cc <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a2:	f7fe f813 	bl	80018cc <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e00f      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038b4:	4b09      	ldr	r3, [pc, #36]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1f0      	bne.n	80038a2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80038c0:	4b06      	ldr	r3, [pc, #24]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	4905      	ldr	r1, [pc, #20]	@ (80038dc <HAL_RCC_OscConfig+0x82c>)
 80038c6:	4b06      	ldr	r3, [pc, #24]	@ (80038e0 <HAL_RCC_OscConfig+0x830>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	60cb      	str	r3, [r1, #12]
 80038cc:	e001      	b.n	80038d2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3720      	adds	r7, #32
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40021000 	.word	0x40021000
 80038e0:	feeefffc 	.word	0xfeeefffc

080038e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0e7      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038f8:	4b75      	ldr	r3, [pc, #468]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0307 	and.w	r3, r3, #7
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d910      	bls.n	8003928 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003906:	4b72      	ldr	r3, [pc, #456]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f023 0207 	bic.w	r2, r3, #7
 800390e:	4970      	ldr	r1, [pc, #448]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	4313      	orrs	r3, r2
 8003914:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003916:	4b6e      	ldr	r3, [pc, #440]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d001      	beq.n	8003928 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0cf      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d010      	beq.n	8003956 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	4b66      	ldr	r3, [pc, #408]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003940:	429a      	cmp	r2, r3
 8003942:	d908      	bls.n	8003956 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003944:	4b63      	ldr	r3, [pc, #396]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4960      	ldr	r1, [pc, #384]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003952:	4313      	orrs	r3, r2
 8003954:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d04c      	beq.n	80039fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b03      	cmp	r3, #3
 8003968:	d107      	bne.n	800397a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800396a:	4b5a      	ldr	r3, [pc, #360]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d121      	bne.n	80039ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e0a6      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d107      	bne.n	8003992 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003982:	4b54      	ldr	r3, [pc, #336]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d115      	bne.n	80039ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e09a      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d107      	bne.n	80039aa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800399a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d109      	bne.n	80039ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e08e      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039aa:	4b4a      	ldr	r3, [pc, #296]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e086      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039ba:	4b46      	ldr	r3, [pc, #280]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f023 0203 	bic.w	r2, r3, #3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	4943      	ldr	r1, [pc, #268]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039cc:	f7fd ff7e 	bl	80018cc <HAL_GetTick>
 80039d0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d2:	e00a      	b.n	80039ea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039d4:	f7fd ff7a 	bl	80018cc <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e06e      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ea:	4b3a      	ldr	r3, [pc, #232]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 020c 	and.w	r2, r3, #12
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d1eb      	bne.n	80039d4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d010      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689a      	ldr	r2, [r3, #8]
 8003a0c:	4b31      	ldr	r3, [pc, #196]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d208      	bcs.n	8003a2a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a18:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	492b      	ldr	r1, [pc, #172]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a2a:	4b29      	ldr	r3, [pc, #164]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d210      	bcs.n	8003a5a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a38:	4b25      	ldr	r3, [pc, #148]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f023 0207 	bic.w	r2, r3, #7
 8003a40:	4923      	ldr	r1, [pc, #140]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a48:	4b21      	ldr	r3, [pc, #132]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d001      	beq.n	8003a5a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e036      	b.n	8003ac8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d008      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a66:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	4918      	ldr	r1, [pc, #96]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0308 	and.w	r3, r3, #8
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d009      	beq.n	8003a98 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a84:	4b13      	ldr	r3, [pc, #76]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4910      	ldr	r1, [pc, #64]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a98:	f000 f824 	bl	8003ae4 <HAL_RCC_GetSysClockFreq>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1f0>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	091b      	lsrs	r3, r3, #4
 8003aa4:	f003 030f 	and.w	r3, r3, #15
 8003aa8:	490b      	ldr	r1, [pc, #44]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1f4>)
 8003aaa:	5ccb      	ldrb	r3, [r1, r3]
 8003aac:	f003 031f 	and.w	r3, r3, #31
 8003ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab4:	4a09      	ldr	r2, [pc, #36]	@ (8003adc <HAL_RCC_ClockConfig+0x1f8>)
 8003ab6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ab8:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1fc>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fd feb5 	bl	800182c <HAL_InitTick>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ac6:	7afb      	ldrb	r3, [r7, #11]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40022000 	.word	0x40022000
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	08007d60 	.word	0x08007d60
 8003adc:	20000000 	.word	0x20000000
 8003ae0:	20000004 	.word	0x20000004

08003ae4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b089      	sub	sp, #36	@ 0x24
 8003ae8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
 8003aee:	2300      	movs	r3, #0
 8003af0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003af2:	4b3e      	ldr	r3, [pc, #248]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 030c 	and.w	r3, r3, #12
 8003afa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003afc:	4b3b      	ldr	r3, [pc, #236]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f003 0303 	and.w	r3, r3, #3
 8003b04:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d005      	beq.n	8003b18 <HAL_RCC_GetSysClockFreq+0x34>
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	2b0c      	cmp	r3, #12
 8003b10:	d121      	bne.n	8003b56 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d11e      	bne.n	8003b56 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b18:	4b34      	ldr	r3, [pc, #208]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0308 	and.w	r3, r3, #8
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d107      	bne.n	8003b34 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b24:	4b31      	ldr	r3, [pc, #196]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003b26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b2a:	0a1b      	lsrs	r3, r3, #8
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	61fb      	str	r3, [r7, #28]
 8003b32:	e005      	b.n	8003b40 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b34:	4b2d      	ldr	r3, [pc, #180]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	091b      	lsrs	r3, r3, #4
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b40:	4a2b      	ldr	r2, [pc, #172]	@ (8003bf0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b48:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d10d      	bne.n	8003b6c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b54:	e00a      	b.n	8003b6c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d102      	bne.n	8003b62 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b5c:	4b25      	ldr	r3, [pc, #148]	@ (8003bf4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b5e:	61bb      	str	r3, [r7, #24]
 8003b60:	e004      	b.n	8003b6c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	2b08      	cmp	r3, #8
 8003b66:	d101      	bne.n	8003b6c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b68:	4b23      	ldr	r3, [pc, #140]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b6a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	2b0c      	cmp	r3, #12
 8003b70:	d134      	bne.n	8003bdc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b72:	4b1e      	ldr	r3, [pc, #120]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d003      	beq.n	8003b8a <HAL_RCC_GetSysClockFreq+0xa6>
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d003      	beq.n	8003b90 <HAL_RCC_GetSysClockFreq+0xac>
 8003b88:	e005      	b.n	8003b96 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003bf4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b8c:	617b      	str	r3, [r7, #20]
      break;
 8003b8e:	e005      	b.n	8003b9c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b90:	4b19      	ldr	r3, [pc, #100]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b92:	617b      	str	r3, [r7, #20]
      break;
 8003b94:	e002      	b.n	8003b9c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	617b      	str	r3, [r7, #20]
      break;
 8003b9a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b9c:	4b13      	ldr	r3, [pc, #76]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	091b      	lsrs	r3, r3, #4
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003baa:	4b10      	ldr	r3, [pc, #64]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	0a1b      	lsrs	r3, r3, #8
 8003bb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	fb03 f202 	mul.w	r2, r3, r2
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x108>)
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	0e5b      	lsrs	r3, r3, #25
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	3301      	adds	r3, #1
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bda:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003bdc:	69bb      	ldr	r3, [r7, #24]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3724      	adds	r7, #36	@ 0x24
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	08007d78 	.word	0x08007d78
 8003bf4:	00f42400 	.word	0x00f42400
 8003bf8:	007a1200 	.word	0x007a1200

08003bfc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c00:	4b03      	ldr	r3, [pc, #12]	@ (8003c10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c02:	681b      	ldr	r3, [r3, #0]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	20000000 	.word	0x20000000

08003c14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c18:	f7ff fff0 	bl	8003bfc <HAL_RCC_GetHCLKFreq>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	4b06      	ldr	r3, [pc, #24]	@ (8003c38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	0a1b      	lsrs	r3, r3, #8
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	4904      	ldr	r1, [pc, #16]	@ (8003c3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c2a:	5ccb      	ldrb	r3, [r1, r3]
 8003c2c:	f003 031f 	and.w	r3, r3, #31
 8003c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	08007d70 	.word	0x08007d70

08003c40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c44:	f7ff ffda 	bl	8003bfc <HAL_RCC_GetHCLKFreq>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	4b06      	ldr	r3, [pc, #24]	@ (8003c64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	0adb      	lsrs	r3, r3, #11
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	4904      	ldr	r1, [pc, #16]	@ (8003c68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c56:	5ccb      	ldrb	r3, [r1, r3]
 8003c58:	f003 031f 	and.w	r3, r3, #31
 8003c5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40021000 	.word	0x40021000
 8003c68:	08007d70 	.word	0x08007d70

08003c6c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c74:	2300      	movs	r3, #0
 8003c76:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c78:	4b2a      	ldr	r3, [pc, #168]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c84:	f7ff f9a0 	bl	8002fc8 <HAL_PWREx_GetVoltageRange>
 8003c88:	6178      	str	r0, [r7, #20]
 8003c8a:	e014      	b.n	8003cb6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c8c:	4b25      	ldr	r3, [pc, #148]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c90:	4a24      	ldr	r2, [pc, #144]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c96:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c98:	4b22      	ldr	r3, [pc, #136]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca0:	60fb      	str	r3, [r7, #12]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ca4:	f7ff f990 	bl	8002fc8 <HAL_PWREx_GetVoltageRange>
 8003ca8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003caa:	4b1e      	ldr	r3, [pc, #120]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cae:	4a1d      	ldr	r2, [pc, #116]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cb4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cbc:	d10b      	bne.n	8003cd6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b80      	cmp	r3, #128	@ 0x80
 8003cc2:	d919      	bls.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2ba0      	cmp	r3, #160	@ 0xa0
 8003cc8:	d902      	bls.n	8003cd0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cca:	2302      	movs	r3, #2
 8003ccc:	613b      	str	r3, [r7, #16]
 8003cce:	e013      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	613b      	str	r3, [r7, #16]
 8003cd4:	e010      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b80      	cmp	r3, #128	@ 0x80
 8003cda:	d902      	bls.n	8003ce2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003cdc:	2303      	movs	r3, #3
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	e00a      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b80      	cmp	r3, #128	@ 0x80
 8003ce6:	d102      	bne.n	8003cee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ce8:	2302      	movs	r3, #2
 8003cea:	613b      	str	r3, [r7, #16]
 8003cec:	e004      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b70      	cmp	r3, #112	@ 0x70
 8003cf2:	d101      	bne.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f023 0207 	bic.w	r2, r3, #7
 8003d00:	4909      	ldr	r1, [pc, #36]	@ (8003d28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d08:	4b07      	ldr	r3, [pc, #28]	@ (8003d28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d001      	beq.n	8003d1a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3718      	adds	r7, #24
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40021000 	.word	0x40021000
 8003d28:	40022000 	.word	0x40022000

08003d2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d34:	2300      	movs	r3, #0
 8003d36:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d38:	2300      	movs	r3, #0
 8003d3a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d041      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d4c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d50:	d02a      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d52:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d56:	d824      	bhi.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d5c:	d008      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d62:	d81e      	bhi.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d6c:	d010      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d6e:	e018      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d70:	4b86      	ldr	r3, [pc, #536]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	4a85      	ldr	r2, [pc, #532]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d7a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d7c:	e015      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	3304      	adds	r3, #4
 8003d82:	2100      	movs	r1, #0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 facd 	bl	8004324 <RCCEx_PLLSAI1_Config>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d8e:	e00c      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3320      	adds	r3, #32
 8003d94:	2100      	movs	r1, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 fbb6 	bl	8004508 <RCCEx_PLLSAI2_Config>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003da0:	e003      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	74fb      	strb	r3, [r7, #19]
      break;
 8003da6:	e000      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003da8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003daa:	7cfb      	ldrb	r3, [r7, #19]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10b      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003db0:	4b76      	ldr	r3, [pc, #472]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dbe:	4973      	ldr	r1, [pc, #460]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003dc6:	e001      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dc8:	7cfb      	ldrb	r3, [r7, #19]
 8003dca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d041      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ddc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003de0:	d02a      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003de2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003de6:	d824      	bhi.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003de8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dec:	d008      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003dee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003df2:	d81e      	bhi.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003df8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dfc:	d010      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003dfe:	e018      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e00:	4b62      	ldr	r3, [pc, #392]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	4a61      	ldr	r2, [pc, #388]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e0a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e0c:	e015      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3304      	adds	r3, #4
 8003e12:	2100      	movs	r1, #0
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 fa85 	bl	8004324 <RCCEx_PLLSAI1_Config>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e1e:	e00c      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3320      	adds	r3, #32
 8003e24:	2100      	movs	r1, #0
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 fb6e 	bl	8004508 <RCCEx_PLLSAI2_Config>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e30:	e003      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	74fb      	strb	r3, [r7, #19]
      break;
 8003e36:	e000      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e3a:	7cfb      	ldrb	r3, [r7, #19]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10b      	bne.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e40:	4b52      	ldr	r3, [pc, #328]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e46:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e4e:	494f      	ldr	r1, [pc, #316]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e56:	e001      	b.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e58:	7cfb      	ldrb	r3, [r7, #19]
 8003e5a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 80a0 	beq.w	8003faa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e6e:	4b47      	ldr	r3, [pc, #284]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e000      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e7e:	2300      	movs	r3, #0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00d      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e84:	4b41      	ldr	r3, [pc, #260]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e88:	4a40      	ldr	r2, [pc, #256]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e90:	4b3e      	ldr	r3, [pc, #248]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e98:	60bb      	str	r3, [r7, #8]
 8003e9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a3a      	ldr	r2, [pc, #232]	@ (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ea6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eaa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003eac:	f7fd fd0e 	bl	80018cc <HAL_GetTick>
 8003eb0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003eb2:	e009      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb4:	f7fd fd0a 	bl	80018cc <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d902      	bls.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	74fb      	strb	r3, [r7, #19]
        break;
 8003ec6:	e005      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ec8:	4b31      	ldr	r3, [pc, #196]	@ (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0ef      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ed4:	7cfb      	ldrb	r3, [r7, #19]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d15c      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003eda:	4b2c      	ldr	r3, [pc, #176]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ee4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d01f      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d019      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ef8:	4b24      	ldr	r3, [pc, #144]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003efe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f04:	4b21      	ldr	r3, [pc, #132]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f0a:	4a20      	ldr	r2, [pc, #128]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f14:	4b1d      	ldr	r3, [pc, #116]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f24:	4a19      	ldr	r2, [pc, #100]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d016      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f36:	f7fd fcc9 	bl	80018cc <HAL_GetTick>
 8003f3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f3c:	e00b      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f3e:	f7fd fcc5 	bl	80018cc <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d902      	bls.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	74fb      	strb	r3, [r7, #19]
            break;
 8003f54:	e006      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f56:	4b0d      	ldr	r3, [pc, #52]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0ec      	beq.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f64:	7cfb      	ldrb	r3, [r7, #19]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10c      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f6a:	4b08      	ldr	r3, [pc, #32]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7a:	4904      	ldr	r1, [pc, #16]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f82:	e009      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f84:	7cfb      	ldrb	r3, [r7, #19]
 8003f86:	74bb      	strb	r3, [r7, #18]
 8003f88:	e006      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f8a:	bf00      	nop
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f94:	7cfb      	ldrb	r3, [r7, #19]
 8003f96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f98:	7c7b      	ldrb	r3, [r7, #17]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d105      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f9e:	4ba6      	ldr	r3, [pc, #664]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa2:	4aa5      	ldr	r2, [pc, #660]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fa8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fb6:	4ba0      	ldr	r3, [pc, #640]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbc:	f023 0203 	bic.w	r2, r3, #3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc4:	499c      	ldr	r1, [pc, #624]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00a      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fd8:	4b97      	ldr	r3, [pc, #604]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fde:	f023 020c 	bic.w	r2, r3, #12
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe6:	4994      	ldr	r1, [pc, #592]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0304 	and.w	r3, r3, #4
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00a      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ffa:	4b8f      	ldr	r3, [pc, #572]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004000:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004008:	498b      	ldr	r1, [pc, #556]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800400a:	4313      	orrs	r3, r2
 800400c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0308 	and.w	r3, r3, #8
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00a      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800401c:	4b86      	ldr	r3, [pc, #536]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800401e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004022:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402a:	4983      	ldr	r1, [pc, #524]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800402c:	4313      	orrs	r3, r2
 800402e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0310 	and.w	r3, r3, #16
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00a      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800403e:	4b7e      	ldr	r3, [pc, #504]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004044:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800404c:	497a      	ldr	r1, [pc, #488]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800404e:	4313      	orrs	r3, r2
 8004050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0320 	and.w	r3, r3, #32
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00a      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004060:	4b75      	ldr	r3, [pc, #468]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004066:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800406e:	4972      	ldr	r1, [pc, #456]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004070:	4313      	orrs	r3, r2
 8004072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00a      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004082:	4b6d      	ldr	r3, [pc, #436]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004088:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004090:	4969      	ldr	r1, [pc, #420]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040a4:	4b64      	ldr	r3, [pc, #400]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040b2:	4961      	ldr	r1, [pc, #388]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00a      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d4:	4958      	ldr	r1, [pc, #352]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00a      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040e8:	4b53      	ldr	r3, [pc, #332]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f6:	4950      	ldr	r1, [pc, #320]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00a      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800410a:	4b4b      	ldr	r3, [pc, #300]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800410c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004110:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004118:	4947      	ldr	r1, [pc, #284]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800411a:	4313      	orrs	r3, r2
 800411c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00a      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800412c:	4b42      	ldr	r3, [pc, #264]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800412e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004132:	f023 0203 	bic.w	r2, r3, #3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413a:	493f      	ldr	r1, [pc, #252]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800413c:	4313      	orrs	r3, r2
 800413e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d028      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800414e:	4b3a      	ldr	r3, [pc, #232]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004154:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800415c:	4936      	ldr	r1, [pc, #216]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800415e:	4313      	orrs	r3, r2
 8004160:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004168:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800416c:	d106      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800416e:	4b32      	ldr	r3, [pc, #200]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	4a31      	ldr	r2, [pc, #196]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004174:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004178:	60d3      	str	r3, [r2, #12]
 800417a:	e011      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004180:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004184:	d10c      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	3304      	adds	r3, #4
 800418a:	2101      	movs	r1, #1
 800418c:	4618      	mov	r0, r3
 800418e:	f000 f8c9 	bl	8004324 <RCCEx_PLLSAI1_Config>
 8004192:	4603      	mov	r3, r0
 8004194:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004196:	7cfb      	ldrb	r3, [r7, #19]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800419c:	7cfb      	ldrb	r3, [r7, #19]
 800419e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d028      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041ac:	4b22      	ldr	r3, [pc, #136]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ba:	491f      	ldr	r1, [pc, #124]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041ca:	d106      	bne.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	4a19      	ldr	r2, [pc, #100]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041d6:	60d3      	str	r3, [r2, #12]
 80041d8:	e011      	b.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041e2:	d10c      	bne.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3304      	adds	r3, #4
 80041e8:	2101      	movs	r1, #1
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 f89a 	bl	8004324 <RCCEx_PLLSAI1_Config>
 80041f0:	4603      	mov	r3, r0
 80041f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041f4:	7cfb      	ldrb	r3, [r7, #19]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80041fa:	7cfb      	ldrb	r3, [r7, #19]
 80041fc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d02a      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800420a:	4b0b      	ldr	r3, [pc, #44]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800420c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004210:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004218:	4907      	ldr	r1, [pc, #28]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800421a:	4313      	orrs	r3, r2
 800421c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004224:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004228:	d108      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800422a:	4b03      	ldr	r3, [pc, #12]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	4a02      	ldr	r2, [pc, #8]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004230:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004234:	60d3      	str	r3, [r2, #12]
 8004236:	e013      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8004238:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004240:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004244:	d10c      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	3304      	adds	r3, #4
 800424a:	2101      	movs	r1, #1
 800424c:	4618      	mov	r0, r3
 800424e:	f000 f869 	bl	8004324 <RCCEx_PLLSAI1_Config>
 8004252:	4603      	mov	r3, r0
 8004254:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004256:	7cfb      	ldrb	r3, [r7, #19]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d001      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800425c:	7cfb      	ldrb	r3, [r7, #19]
 800425e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d02f      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800426c:	4b2c      	ldr	r3, [pc, #176]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800426e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004272:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800427a:	4929      	ldr	r1, [pc, #164]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800427c:	4313      	orrs	r3, r2
 800427e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004286:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800428a:	d10d      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3304      	adds	r3, #4
 8004290:	2102      	movs	r1, #2
 8004292:	4618      	mov	r0, r3
 8004294:	f000 f846 	bl	8004324 <RCCEx_PLLSAI1_Config>
 8004298:	4603      	mov	r3, r0
 800429a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800429c:	7cfb      	ldrb	r3, [r7, #19]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d014      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80042a2:	7cfb      	ldrb	r3, [r7, #19]
 80042a4:	74bb      	strb	r3, [r7, #18]
 80042a6:	e011      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042b0:	d10c      	bne.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	3320      	adds	r3, #32
 80042b6:	2102      	movs	r1, #2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 f925 	bl	8004508 <RCCEx_PLLSAI2_Config>
 80042be:	4603      	mov	r3, r0
 80042c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042c2:	7cfb      	ldrb	r3, [r7, #19]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d001      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80042c8:	7cfb      	ldrb	r3, [r7, #19]
 80042ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00b      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80042d8:	4b11      	ldr	r3, [pc, #68]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80042da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042de:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042e8:	490d      	ldr	r1, [pc, #52]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00b      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042fc:	4b08      	ldr	r3, [pc, #32]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80042fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004302:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800430c:	4904      	ldr	r1, [pc, #16]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004314:	7cbb      	ldrb	r3, [r7, #18]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	40021000 	.word	0x40021000

08004324 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800432e:	2300      	movs	r3, #0
 8004330:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004332:	4b74      	ldr	r3, [pc, #464]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	f003 0303 	and.w	r3, r3, #3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d018      	beq.n	8004370 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800433e:	4b71      	ldr	r3, [pc, #452]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f003 0203 	and.w	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	429a      	cmp	r2, r3
 800434c:	d10d      	bne.n	800436a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
       ||
 8004352:	2b00      	cmp	r3, #0
 8004354:	d009      	beq.n	800436a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004356:	4b6b      	ldr	r3, [pc, #428]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	091b      	lsrs	r3, r3, #4
 800435c:	f003 0307 	and.w	r3, r3, #7
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
       ||
 8004366:	429a      	cmp	r2, r3
 8004368:	d047      	beq.n	80043fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	73fb      	strb	r3, [r7, #15]
 800436e:	e044      	b.n	80043fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2b03      	cmp	r3, #3
 8004376:	d018      	beq.n	80043aa <RCCEx_PLLSAI1_Config+0x86>
 8004378:	2b03      	cmp	r3, #3
 800437a:	d825      	bhi.n	80043c8 <RCCEx_PLLSAI1_Config+0xa4>
 800437c:	2b01      	cmp	r3, #1
 800437e:	d002      	beq.n	8004386 <RCCEx_PLLSAI1_Config+0x62>
 8004380:	2b02      	cmp	r3, #2
 8004382:	d009      	beq.n	8004398 <RCCEx_PLLSAI1_Config+0x74>
 8004384:	e020      	b.n	80043c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004386:	4b5f      	ldr	r3, [pc, #380]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d11d      	bne.n	80043ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004396:	e01a      	b.n	80043ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004398:	4b5a      	ldr	r3, [pc, #360]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d116      	bne.n	80043d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a8:	e013      	b.n	80043d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043aa:	4b56      	ldr	r3, [pc, #344]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10f      	bne.n	80043d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043b6:	4b53      	ldr	r3, [pc, #332]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d109      	bne.n	80043d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043c6:	e006      	b.n	80043d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	73fb      	strb	r3, [r7, #15]
      break;
 80043cc:	e004      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043ce:	bf00      	nop
 80043d0:	e002      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043d2:	bf00      	nop
 80043d4:	e000      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10d      	bne.n	80043fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80043de:	4b49      	ldr	r3, [pc, #292]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6819      	ldr	r1, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	3b01      	subs	r3, #1
 80043f0:	011b      	lsls	r3, r3, #4
 80043f2:	430b      	orrs	r3, r1
 80043f4:	4943      	ldr	r1, [pc, #268]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043fa:	7bfb      	ldrb	r3, [r7, #15]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d17c      	bne.n	80044fa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004400:	4b40      	ldr	r3, [pc, #256]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a3f      	ldr	r2, [pc, #252]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004406:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800440a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800440c:	f7fd fa5e 	bl	80018cc <HAL_GetTick>
 8004410:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004412:	e009      	b.n	8004428 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004414:	f7fd fa5a 	bl	80018cc <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d902      	bls.n	8004428 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	73fb      	strb	r3, [r7, #15]
        break;
 8004426:	e005      	b.n	8004434 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004428:	4b36      	ldr	r3, [pc, #216]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d1ef      	bne.n	8004414 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d15f      	bne.n	80044fa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d110      	bne.n	8004462 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004440:	4b30      	ldr	r3, [pc, #192]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004448:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6892      	ldr	r2, [r2, #8]
 8004450:	0211      	lsls	r1, r2, #8
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	68d2      	ldr	r2, [r2, #12]
 8004456:	06d2      	lsls	r2, r2, #27
 8004458:	430a      	orrs	r2, r1
 800445a:	492a      	ldr	r1, [pc, #168]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800445c:	4313      	orrs	r3, r2
 800445e:	610b      	str	r3, [r1, #16]
 8004460:	e027      	b.n	80044b2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d112      	bne.n	800448e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004468:	4b26      	ldr	r3, [pc, #152]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004470:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6892      	ldr	r2, [r2, #8]
 8004478:	0211      	lsls	r1, r2, #8
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6912      	ldr	r2, [r2, #16]
 800447e:	0852      	lsrs	r2, r2, #1
 8004480:	3a01      	subs	r2, #1
 8004482:	0552      	lsls	r2, r2, #21
 8004484:	430a      	orrs	r2, r1
 8004486:	491f      	ldr	r1, [pc, #124]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004488:	4313      	orrs	r3, r2
 800448a:	610b      	str	r3, [r1, #16]
 800448c:	e011      	b.n	80044b2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800448e:	4b1d      	ldr	r3, [pc, #116]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004496:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6892      	ldr	r2, [r2, #8]
 800449e:	0211      	lsls	r1, r2, #8
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	6952      	ldr	r2, [r2, #20]
 80044a4:	0852      	lsrs	r2, r2, #1
 80044a6:	3a01      	subs	r2, #1
 80044a8:	0652      	lsls	r2, r2, #25
 80044aa:	430a      	orrs	r2, r1
 80044ac:	4915      	ldr	r1, [pc, #84]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044b2:	4b14      	ldr	r3, [pc, #80]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a13      	ldr	r2, [pc, #76]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044be:	f7fd fa05 	bl	80018cc <HAL_GetTick>
 80044c2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044c4:	e009      	b.n	80044da <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044c6:	f7fd fa01 	bl	80018cc <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d902      	bls.n	80044da <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	73fb      	strb	r3, [r7, #15]
          break;
 80044d8:	e005      	b.n	80044e6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044da:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0ef      	beq.n	80044c6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d106      	bne.n	80044fa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044ec:	4b05      	ldr	r3, [pc, #20]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	4903      	ldr	r1, [pc, #12]	@ (8004504 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	40021000 	.word	0x40021000

08004508 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004516:	4b69      	ldr	r3, [pc, #420]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d018      	beq.n	8004554 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004522:	4b66      	ldr	r3, [pc, #408]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	f003 0203 	and.w	r2, r3, #3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d10d      	bne.n	800454e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
       ||
 8004536:	2b00      	cmp	r3, #0
 8004538:	d009      	beq.n	800454e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800453a:	4b60      	ldr	r3, [pc, #384]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	091b      	lsrs	r3, r3, #4
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	1c5a      	adds	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
       ||
 800454a:	429a      	cmp	r2, r3
 800454c:	d047      	beq.n	80045de <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	73fb      	strb	r3, [r7, #15]
 8004552:	e044      	b.n	80045de <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2b03      	cmp	r3, #3
 800455a:	d018      	beq.n	800458e <RCCEx_PLLSAI2_Config+0x86>
 800455c:	2b03      	cmp	r3, #3
 800455e:	d825      	bhi.n	80045ac <RCCEx_PLLSAI2_Config+0xa4>
 8004560:	2b01      	cmp	r3, #1
 8004562:	d002      	beq.n	800456a <RCCEx_PLLSAI2_Config+0x62>
 8004564:	2b02      	cmp	r3, #2
 8004566:	d009      	beq.n	800457c <RCCEx_PLLSAI2_Config+0x74>
 8004568:	e020      	b.n	80045ac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800456a:	4b54      	ldr	r3, [pc, #336]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d11d      	bne.n	80045b2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800457a:	e01a      	b.n	80045b2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800457c:	4b4f      	ldr	r3, [pc, #316]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004584:	2b00      	cmp	r3, #0
 8004586:	d116      	bne.n	80045b6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800458c:	e013      	b.n	80045b6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800458e:	4b4b      	ldr	r3, [pc, #300]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10f      	bne.n	80045ba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800459a:	4b48      	ldr	r3, [pc, #288]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045aa:	e006      	b.n	80045ba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	73fb      	strb	r3, [r7, #15]
      break;
 80045b0:	e004      	b.n	80045bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045b2:	bf00      	nop
 80045b4:	e002      	b.n	80045bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045b6:	bf00      	nop
 80045b8:	e000      	b.n	80045bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10d      	bne.n	80045de <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80045c2:	4b3e      	ldr	r3, [pc, #248]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6819      	ldr	r1, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	011b      	lsls	r3, r3, #4
 80045d6:	430b      	orrs	r3, r1
 80045d8:	4938      	ldr	r1, [pc, #224]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045de:	7bfb      	ldrb	r3, [r7, #15]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d166      	bne.n	80046b2 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045e4:	4b35      	ldr	r3, [pc, #212]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a34      	ldr	r2, [pc, #208]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 80045ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f0:	f7fd f96c 	bl	80018cc <HAL_GetTick>
 80045f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045f6:	e009      	b.n	800460c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045f8:	f7fd f968 	bl	80018cc <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d902      	bls.n	800460c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	73fb      	strb	r3, [r7, #15]
        break;
 800460a:	e005      	b.n	8004618 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800460c:	4b2b      	ldr	r3, [pc, #172]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1ef      	bne.n	80045f8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004618:	7bfb      	ldrb	r3, [r7, #15]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d149      	bne.n	80046b2 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d110      	bne.n	8004646 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004624:	4b25      	ldr	r3, [pc, #148]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800462c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	6892      	ldr	r2, [r2, #8]
 8004634:	0211      	lsls	r1, r2, #8
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	68d2      	ldr	r2, [r2, #12]
 800463a:	06d2      	lsls	r2, r2, #27
 800463c:	430a      	orrs	r2, r1
 800463e:	491f      	ldr	r1, [pc, #124]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004640:	4313      	orrs	r3, r2
 8004642:	614b      	str	r3, [r1, #20]
 8004644:	e011      	b.n	800466a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004646:	4b1d      	ldr	r3, [pc, #116]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800464e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	6892      	ldr	r2, [r2, #8]
 8004656:	0211      	lsls	r1, r2, #8
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	6912      	ldr	r2, [r2, #16]
 800465c:	0852      	lsrs	r2, r2, #1
 800465e:	3a01      	subs	r2, #1
 8004660:	0652      	lsls	r2, r2, #25
 8004662:	430a      	orrs	r2, r1
 8004664:	4915      	ldr	r1, [pc, #84]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004666:	4313      	orrs	r3, r2
 8004668:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800466a:	4b14      	ldr	r3, [pc, #80]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a13      	ldr	r2, [pc, #76]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004674:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004676:	f7fd f929 	bl	80018cc <HAL_GetTick>
 800467a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800467c:	e009      	b.n	8004692 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800467e:	f7fd f925 	bl	80018cc <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d902      	bls.n	8004692 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	73fb      	strb	r3, [r7, #15]
          break;
 8004690:	e005      	b.n	800469e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004692:	4b0a      	ldr	r3, [pc, #40]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0ef      	beq.n	800467e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800469e:	7bfb      	ldrb	r3, [r7, #15]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d106      	bne.n	80046b2 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046a4:	4b05      	ldr	r3, [pc, #20]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 80046a6:	695a      	ldr	r2, [r3, #20]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	4903      	ldr	r1, [pc, #12]	@ (80046bc <RCCEx_PLLSAI2_Config+0x1b4>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	40021000 	.word	0x40021000

080046c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e040      	b.n	8004754 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d106      	bne.n	80046e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7fc fef8 	bl	80014d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2224      	movs	r2, #36	@ 0x24
 80046ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0201 	bic.w	r2, r2, #1
 80046fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004702:	2b00      	cmp	r3, #0
 8004704:	d002      	beq.n	800470c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fb6a 	bl	8004de0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f8af 	bl	8004870 <UART_SetConfig>
 8004712:	4603      	mov	r3, r0
 8004714:	2b01      	cmp	r3, #1
 8004716:	d101      	bne.n	800471c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e01b      	b.n	8004754 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	685a      	ldr	r2, [r3, #4]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800472a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800473a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 fbe9 	bl	8004f24 <UART_CheckIdleState>
 8004752:	4603      	mov	r3, r0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3708      	adds	r7, #8
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08a      	sub	sp, #40	@ 0x28
 8004760:	af02      	add	r7, sp, #8
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	4613      	mov	r3, r2
 800476a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004770:	2b20      	cmp	r3, #32
 8004772:	d177      	bne.n	8004864 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d002      	beq.n	8004780 <HAL_UART_Transmit+0x24>
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e070      	b.n	8004866 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2221      	movs	r2, #33	@ 0x21
 8004790:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004792:	f7fd f89b 	bl	80018cc <HAL_GetTick>
 8004796:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	88fa      	ldrh	r2, [r7, #6]
 800479c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	88fa      	ldrh	r2, [r7, #6]
 80047a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b0:	d108      	bne.n	80047c4 <HAL_UART_Transmit+0x68>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d104      	bne.n	80047c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80047ba:	2300      	movs	r3, #0
 80047bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	e003      	b.n	80047cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047c8:	2300      	movs	r3, #0
 80047ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047cc:	e02f      	b.n	800482e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	2200      	movs	r2, #0
 80047d6:	2180      	movs	r1, #128	@ 0x80
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 fc4b 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d004      	beq.n	80047ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2220      	movs	r2, #32
 80047e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e03b      	b.n	8004866 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10b      	bne.n	800480c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	881a      	ldrh	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004800:	b292      	uxth	r2, r2
 8004802:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	3302      	adds	r3, #2
 8004808:	61bb      	str	r3, [r7, #24]
 800480a:	e007      	b.n	800481c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	781a      	ldrb	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	3301      	adds	r3, #1
 800481a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004822:	b29b      	uxth	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b29a      	uxth	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004834:	b29b      	uxth	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1c9      	bne.n	80047ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2200      	movs	r2, #0
 8004842:	2140      	movs	r1, #64	@ 0x40
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f000 fc15 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d004      	beq.n	800485a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2220      	movs	r2, #32
 8004854:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e005      	b.n	8004866 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2220      	movs	r2, #32
 800485e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004860:	2300      	movs	r3, #0
 8004862:	e000      	b.n	8004866 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004864:	2302      	movs	r3, #2
  }
}
 8004866:	4618      	mov	r0, r3
 8004868:	3720      	adds	r7, #32
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
	...

08004870 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004874:	b08a      	sub	sp, #40	@ 0x28
 8004876:	af00      	add	r7, sp, #0
 8004878:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	431a      	orrs	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	431a      	orrs	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	4313      	orrs	r3, r2
 8004896:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	4ba4      	ldr	r3, [pc, #656]	@ (8004b30 <UART_SetConfig+0x2c0>)
 80048a0:	4013      	ands	r3, r2
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048a8:	430b      	orrs	r3, r1
 80048aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	68da      	ldr	r2, [r3, #12]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	430a      	orrs	r2, r1
 80048c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a99      	ldr	r2, [pc, #612]	@ (8004b34 <UART_SetConfig+0x2c4>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d004      	beq.n	80048dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d8:	4313      	orrs	r3, r2
 80048da:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ec:	430a      	orrs	r2, r1
 80048ee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a90      	ldr	r2, [pc, #576]	@ (8004b38 <UART_SetConfig+0x2c8>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d126      	bne.n	8004948 <UART_SetConfig+0xd8>
 80048fa:	4b90      	ldr	r3, [pc, #576]	@ (8004b3c <UART_SetConfig+0x2cc>)
 80048fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004900:	f003 0303 	and.w	r3, r3, #3
 8004904:	2b03      	cmp	r3, #3
 8004906:	d81b      	bhi.n	8004940 <UART_SetConfig+0xd0>
 8004908:	a201      	add	r2, pc, #4	@ (adr r2, 8004910 <UART_SetConfig+0xa0>)
 800490a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800490e:	bf00      	nop
 8004910:	08004921 	.word	0x08004921
 8004914:	08004931 	.word	0x08004931
 8004918:	08004929 	.word	0x08004929
 800491c:	08004939 	.word	0x08004939
 8004920:	2301      	movs	r3, #1
 8004922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004926:	e116      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004928:	2302      	movs	r3, #2
 800492a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800492e:	e112      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004930:	2304      	movs	r3, #4
 8004932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004936:	e10e      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004938:	2308      	movs	r3, #8
 800493a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493e:	e10a      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004940:	2310      	movs	r3, #16
 8004942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004946:	e106      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a7c      	ldr	r2, [pc, #496]	@ (8004b40 <UART_SetConfig+0x2d0>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d138      	bne.n	80049c4 <UART_SetConfig+0x154>
 8004952:	4b7a      	ldr	r3, [pc, #488]	@ (8004b3c <UART_SetConfig+0x2cc>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004958:	f003 030c 	and.w	r3, r3, #12
 800495c:	2b0c      	cmp	r3, #12
 800495e:	d82d      	bhi.n	80049bc <UART_SetConfig+0x14c>
 8004960:	a201      	add	r2, pc, #4	@ (adr r2, 8004968 <UART_SetConfig+0xf8>)
 8004962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004966:	bf00      	nop
 8004968:	0800499d 	.word	0x0800499d
 800496c:	080049bd 	.word	0x080049bd
 8004970:	080049bd 	.word	0x080049bd
 8004974:	080049bd 	.word	0x080049bd
 8004978:	080049ad 	.word	0x080049ad
 800497c:	080049bd 	.word	0x080049bd
 8004980:	080049bd 	.word	0x080049bd
 8004984:	080049bd 	.word	0x080049bd
 8004988:	080049a5 	.word	0x080049a5
 800498c:	080049bd 	.word	0x080049bd
 8004990:	080049bd 	.word	0x080049bd
 8004994:	080049bd 	.word	0x080049bd
 8004998:	080049b5 	.word	0x080049b5
 800499c:	2300      	movs	r3, #0
 800499e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049a2:	e0d8      	b.n	8004b56 <UART_SetConfig+0x2e6>
 80049a4:	2302      	movs	r3, #2
 80049a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049aa:	e0d4      	b.n	8004b56 <UART_SetConfig+0x2e6>
 80049ac:	2304      	movs	r3, #4
 80049ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049b2:	e0d0      	b.n	8004b56 <UART_SetConfig+0x2e6>
 80049b4:	2308      	movs	r3, #8
 80049b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ba:	e0cc      	b.n	8004b56 <UART_SetConfig+0x2e6>
 80049bc:	2310      	movs	r3, #16
 80049be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049c2:	e0c8      	b.n	8004b56 <UART_SetConfig+0x2e6>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a5e      	ldr	r2, [pc, #376]	@ (8004b44 <UART_SetConfig+0x2d4>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d125      	bne.n	8004a1a <UART_SetConfig+0x1aa>
 80049ce:	4b5b      	ldr	r3, [pc, #364]	@ (8004b3c <UART_SetConfig+0x2cc>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80049d8:	2b30      	cmp	r3, #48	@ 0x30
 80049da:	d016      	beq.n	8004a0a <UART_SetConfig+0x19a>
 80049dc:	2b30      	cmp	r3, #48	@ 0x30
 80049de:	d818      	bhi.n	8004a12 <UART_SetConfig+0x1a2>
 80049e0:	2b20      	cmp	r3, #32
 80049e2:	d00a      	beq.n	80049fa <UART_SetConfig+0x18a>
 80049e4:	2b20      	cmp	r3, #32
 80049e6:	d814      	bhi.n	8004a12 <UART_SetConfig+0x1a2>
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <UART_SetConfig+0x182>
 80049ec:	2b10      	cmp	r3, #16
 80049ee:	d008      	beq.n	8004a02 <UART_SetConfig+0x192>
 80049f0:	e00f      	b.n	8004a12 <UART_SetConfig+0x1a2>
 80049f2:	2300      	movs	r3, #0
 80049f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049f8:	e0ad      	b.n	8004b56 <UART_SetConfig+0x2e6>
 80049fa:	2302      	movs	r3, #2
 80049fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a00:	e0a9      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a02:	2304      	movs	r3, #4
 8004a04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a08:	e0a5      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a0a:	2308      	movs	r3, #8
 8004a0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a10:	e0a1      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a12:	2310      	movs	r3, #16
 8004a14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a18:	e09d      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a4a      	ldr	r2, [pc, #296]	@ (8004b48 <UART_SetConfig+0x2d8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d125      	bne.n	8004a70 <UART_SetConfig+0x200>
 8004a24:	4b45      	ldr	r3, [pc, #276]	@ (8004b3c <UART_SetConfig+0x2cc>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a30:	d016      	beq.n	8004a60 <UART_SetConfig+0x1f0>
 8004a32:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a34:	d818      	bhi.n	8004a68 <UART_SetConfig+0x1f8>
 8004a36:	2b80      	cmp	r3, #128	@ 0x80
 8004a38:	d00a      	beq.n	8004a50 <UART_SetConfig+0x1e0>
 8004a3a:	2b80      	cmp	r3, #128	@ 0x80
 8004a3c:	d814      	bhi.n	8004a68 <UART_SetConfig+0x1f8>
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <UART_SetConfig+0x1d8>
 8004a42:	2b40      	cmp	r3, #64	@ 0x40
 8004a44:	d008      	beq.n	8004a58 <UART_SetConfig+0x1e8>
 8004a46:	e00f      	b.n	8004a68 <UART_SetConfig+0x1f8>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a4e:	e082      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a50:	2302      	movs	r3, #2
 8004a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a56:	e07e      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a58:	2304      	movs	r3, #4
 8004a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a5e:	e07a      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a60:	2308      	movs	r3, #8
 8004a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a66:	e076      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a68:	2310      	movs	r3, #16
 8004a6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a6e:	e072      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a35      	ldr	r2, [pc, #212]	@ (8004b4c <UART_SetConfig+0x2dc>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d12a      	bne.n	8004ad0 <UART_SetConfig+0x260>
 8004a7a:	4b30      	ldr	r3, [pc, #192]	@ (8004b3c <UART_SetConfig+0x2cc>)
 8004a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a88:	d01a      	beq.n	8004ac0 <UART_SetConfig+0x250>
 8004a8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a8e:	d81b      	bhi.n	8004ac8 <UART_SetConfig+0x258>
 8004a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a94:	d00c      	beq.n	8004ab0 <UART_SetConfig+0x240>
 8004a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a9a:	d815      	bhi.n	8004ac8 <UART_SetConfig+0x258>
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <UART_SetConfig+0x238>
 8004aa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aa4:	d008      	beq.n	8004ab8 <UART_SetConfig+0x248>
 8004aa6:	e00f      	b.n	8004ac8 <UART_SetConfig+0x258>
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aae:	e052      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab6:	e04e      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004ab8:	2304      	movs	r3, #4
 8004aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004abe:	e04a      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004ac0:	2308      	movs	r3, #8
 8004ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ac6:	e046      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004ac8:	2310      	movs	r3, #16
 8004aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ace:	e042      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a17      	ldr	r2, [pc, #92]	@ (8004b34 <UART_SetConfig+0x2c4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d13a      	bne.n	8004b50 <UART_SetConfig+0x2e0>
 8004ada:	4b18      	ldr	r3, [pc, #96]	@ (8004b3c <UART_SetConfig+0x2cc>)
 8004adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ae4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ae8:	d01a      	beq.n	8004b20 <UART_SetConfig+0x2b0>
 8004aea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004aee:	d81b      	bhi.n	8004b28 <UART_SetConfig+0x2b8>
 8004af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004af4:	d00c      	beq.n	8004b10 <UART_SetConfig+0x2a0>
 8004af6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004afa:	d815      	bhi.n	8004b28 <UART_SetConfig+0x2b8>
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d003      	beq.n	8004b08 <UART_SetConfig+0x298>
 8004b00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b04:	d008      	beq.n	8004b18 <UART_SetConfig+0x2a8>
 8004b06:	e00f      	b.n	8004b28 <UART_SetConfig+0x2b8>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b0e:	e022      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004b10:	2302      	movs	r3, #2
 8004b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b16:	e01e      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004b18:	2304      	movs	r3, #4
 8004b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b1e:	e01a      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004b20:	2308      	movs	r3, #8
 8004b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b26:	e016      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004b28:	2310      	movs	r3, #16
 8004b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b2e:	e012      	b.n	8004b56 <UART_SetConfig+0x2e6>
 8004b30:	efff69f3 	.word	0xefff69f3
 8004b34:	40008000 	.word	0x40008000
 8004b38:	40013800 	.word	0x40013800
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	40004400 	.word	0x40004400
 8004b44:	40004800 	.word	0x40004800
 8004b48:	40004c00 	.word	0x40004c00
 8004b4c:	40005000 	.word	0x40005000
 8004b50:	2310      	movs	r3, #16
 8004b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a9f      	ldr	r2, [pc, #636]	@ (8004dd8 <UART_SetConfig+0x568>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d17a      	bne.n	8004c56 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b60:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b64:	2b08      	cmp	r3, #8
 8004b66:	d824      	bhi.n	8004bb2 <UART_SetConfig+0x342>
 8004b68:	a201      	add	r2, pc, #4	@ (adr r2, 8004b70 <UART_SetConfig+0x300>)
 8004b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b6e:	bf00      	nop
 8004b70:	08004b95 	.word	0x08004b95
 8004b74:	08004bb3 	.word	0x08004bb3
 8004b78:	08004b9d 	.word	0x08004b9d
 8004b7c:	08004bb3 	.word	0x08004bb3
 8004b80:	08004ba3 	.word	0x08004ba3
 8004b84:	08004bb3 	.word	0x08004bb3
 8004b88:	08004bb3 	.word	0x08004bb3
 8004b8c:	08004bb3 	.word	0x08004bb3
 8004b90:	08004bab 	.word	0x08004bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b94:	f7ff f83e 	bl	8003c14 <HAL_RCC_GetPCLK1Freq>
 8004b98:	61f8      	str	r0, [r7, #28]
        break;
 8004b9a:	e010      	b.n	8004bbe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b9c:	4b8f      	ldr	r3, [pc, #572]	@ (8004ddc <UART_SetConfig+0x56c>)
 8004b9e:	61fb      	str	r3, [r7, #28]
        break;
 8004ba0:	e00d      	b.n	8004bbe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ba2:	f7fe ff9f 	bl	8003ae4 <HAL_RCC_GetSysClockFreq>
 8004ba6:	61f8      	str	r0, [r7, #28]
        break;
 8004ba8:	e009      	b.n	8004bbe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004baa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bae:	61fb      	str	r3, [r7, #28]
        break;
 8004bb0:	e005      	b.n	8004bbe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004bbc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 80fb 	beq.w	8004dbc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	4413      	add	r3, r2
 8004bd0:	69fa      	ldr	r2, [r7, #28]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d305      	bcc.n	8004be2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bdc:	69fa      	ldr	r2, [r7, #28]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d903      	bls.n	8004bea <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004be8:	e0e8      	b.n	8004dbc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	2200      	movs	r2, #0
 8004bee:	461c      	mov	r4, r3
 8004bf0:	4615      	mov	r5, r2
 8004bf2:	f04f 0200 	mov.w	r2, #0
 8004bf6:	f04f 0300 	mov.w	r3, #0
 8004bfa:	022b      	lsls	r3, r5, #8
 8004bfc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004c00:	0222      	lsls	r2, r4, #8
 8004c02:	68f9      	ldr	r1, [r7, #12]
 8004c04:	6849      	ldr	r1, [r1, #4]
 8004c06:	0849      	lsrs	r1, r1, #1
 8004c08:	2000      	movs	r0, #0
 8004c0a:	4688      	mov	r8, r1
 8004c0c:	4681      	mov	r9, r0
 8004c0e:	eb12 0a08 	adds.w	sl, r2, r8
 8004c12:	eb43 0b09 	adc.w	fp, r3, r9
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	603b      	str	r3, [r7, #0]
 8004c1e:	607a      	str	r2, [r7, #4]
 8004c20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c24:	4650      	mov	r0, sl
 8004c26:	4659      	mov	r1, fp
 8004c28:	f7fb ffce 	bl	8000bc8 <__aeabi_uldivmod>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	4613      	mov	r3, r2
 8004c32:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c3a:	d308      	bcc.n	8004c4e <UART_SetConfig+0x3de>
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c42:	d204      	bcs.n	8004c4e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	69ba      	ldr	r2, [r7, #24]
 8004c4a:	60da      	str	r2, [r3, #12]
 8004c4c:	e0b6      	b.n	8004dbc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c54:	e0b2      	b.n	8004dbc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c5e:	d15e      	bne.n	8004d1e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004c60:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d828      	bhi.n	8004cba <UART_SetConfig+0x44a>
 8004c68:	a201      	add	r2, pc, #4	@ (adr r2, 8004c70 <UART_SetConfig+0x400>)
 8004c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6e:	bf00      	nop
 8004c70:	08004c95 	.word	0x08004c95
 8004c74:	08004c9d 	.word	0x08004c9d
 8004c78:	08004ca5 	.word	0x08004ca5
 8004c7c:	08004cbb 	.word	0x08004cbb
 8004c80:	08004cab 	.word	0x08004cab
 8004c84:	08004cbb 	.word	0x08004cbb
 8004c88:	08004cbb 	.word	0x08004cbb
 8004c8c:	08004cbb 	.word	0x08004cbb
 8004c90:	08004cb3 	.word	0x08004cb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c94:	f7fe ffbe 	bl	8003c14 <HAL_RCC_GetPCLK1Freq>
 8004c98:	61f8      	str	r0, [r7, #28]
        break;
 8004c9a:	e014      	b.n	8004cc6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c9c:	f7fe ffd0 	bl	8003c40 <HAL_RCC_GetPCLK2Freq>
 8004ca0:	61f8      	str	r0, [r7, #28]
        break;
 8004ca2:	e010      	b.n	8004cc6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ca4:	4b4d      	ldr	r3, [pc, #308]	@ (8004ddc <UART_SetConfig+0x56c>)
 8004ca6:	61fb      	str	r3, [r7, #28]
        break;
 8004ca8:	e00d      	b.n	8004cc6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004caa:	f7fe ff1b 	bl	8003ae4 <HAL_RCC_GetSysClockFreq>
 8004cae:	61f8      	str	r0, [r7, #28]
        break;
 8004cb0:	e009      	b.n	8004cc6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cb6:	61fb      	str	r3, [r7, #28]
        break;
 8004cb8:	e005      	b.n	8004cc6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004cc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d077      	beq.n	8004dbc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	005a      	lsls	r2, r3, #1
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	085b      	lsrs	r3, r3, #1
 8004cd6:	441a      	add	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	2b0f      	cmp	r3, #15
 8004ce6:	d916      	bls.n	8004d16 <UART_SetConfig+0x4a6>
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cee:	d212      	bcs.n	8004d16 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	f023 030f 	bic.w	r3, r3, #15
 8004cf8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	085b      	lsrs	r3, r3, #1
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	f003 0307 	and.w	r3, r3, #7
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	8afb      	ldrh	r3, [r7, #22]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	8afa      	ldrh	r2, [r7, #22]
 8004d12:	60da      	str	r2, [r3, #12]
 8004d14:	e052      	b.n	8004dbc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d1c:	e04e      	b.n	8004dbc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d22:	2b08      	cmp	r3, #8
 8004d24:	d827      	bhi.n	8004d76 <UART_SetConfig+0x506>
 8004d26:	a201      	add	r2, pc, #4	@ (adr r2, 8004d2c <UART_SetConfig+0x4bc>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d51 	.word	0x08004d51
 8004d30:	08004d59 	.word	0x08004d59
 8004d34:	08004d61 	.word	0x08004d61
 8004d38:	08004d77 	.word	0x08004d77
 8004d3c:	08004d67 	.word	0x08004d67
 8004d40:	08004d77 	.word	0x08004d77
 8004d44:	08004d77 	.word	0x08004d77
 8004d48:	08004d77 	.word	0x08004d77
 8004d4c:	08004d6f 	.word	0x08004d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d50:	f7fe ff60 	bl	8003c14 <HAL_RCC_GetPCLK1Freq>
 8004d54:	61f8      	str	r0, [r7, #28]
        break;
 8004d56:	e014      	b.n	8004d82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d58:	f7fe ff72 	bl	8003c40 <HAL_RCC_GetPCLK2Freq>
 8004d5c:	61f8      	str	r0, [r7, #28]
        break;
 8004d5e:	e010      	b.n	8004d82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d60:	4b1e      	ldr	r3, [pc, #120]	@ (8004ddc <UART_SetConfig+0x56c>)
 8004d62:	61fb      	str	r3, [r7, #28]
        break;
 8004d64:	e00d      	b.n	8004d82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d66:	f7fe febd 	bl	8003ae4 <HAL_RCC_GetSysClockFreq>
 8004d6a:	61f8      	str	r0, [r7, #28]
        break;
 8004d6c:	e009      	b.n	8004d82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d72:	61fb      	str	r3, [r7, #28]
        break;
 8004d74:	e005      	b.n	8004d82 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d80:	bf00      	nop
    }

    if (pclk != 0U)
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d019      	beq.n	8004dbc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	085a      	lsrs	r2, r3, #1
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	441a      	add	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	2b0f      	cmp	r3, #15
 8004da0:	d909      	bls.n	8004db6 <UART_SetConfig+0x546>
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da8:	d205      	bcs.n	8004db6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	b29a      	uxth	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60da      	str	r2, [r3, #12]
 8004db4:	e002      	b.n	8004dbc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004dc8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3728      	adds	r7, #40	@ 0x28
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dd6:	bf00      	nop
 8004dd8:	40008000 	.word	0x40008000
 8004ddc:	00f42400 	.word	0x00f42400

08004de0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dec:	f003 0308 	and.w	r3, r3, #8
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00a      	beq.n	8004e0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	430a      	orrs	r2, r1
 8004e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00a      	beq.n	8004e4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00a      	beq.n	8004e70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	f003 0310 	and.w	r3, r3, #16
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e96:	f003 0320 	and.w	r3, r3, #32
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d01a      	beq.n	8004ef6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ede:	d10a      	bne.n	8004ef6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00a      	beq.n	8004f18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	605a      	str	r2, [r3, #4]
  }
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b098      	sub	sp, #96	@ 0x60
 8004f28:	af02      	add	r7, sp, #8
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f34:	f7fc fcca 	bl	80018cc <HAL_GetTick>
 8004f38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0308 	and.w	r3, r3, #8
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d12e      	bne.n	8004fa6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f50:	2200      	movs	r2, #0
 8004f52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f88c 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d021      	beq.n	8004fa6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6a:	e853 3f00 	ldrex	r3, [r3]
 8004f6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f76:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f82:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f88:	e841 2300 	strex	r3, r2, [r1]
 8004f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e6      	bne.n	8004f62 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2220      	movs	r2, #32
 8004f98:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e062      	b.n	800506c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d149      	bne.n	8005048 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f856 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d03c      	beq.n	8005048 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd6:	e853 3f00 	ldrex	r3, [r3]
 8004fda:	623b      	str	r3, [r7, #32]
   return(result);
 8004fdc:	6a3b      	ldr	r3, [r7, #32]
 8004fde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fec:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ff2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ff4:	e841 2300 	strex	r3, r2, [r1]
 8004ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1e6      	bne.n	8004fce <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	3308      	adds	r3, #8
 8005006:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	e853 3f00 	ldrex	r3, [r3]
 800500e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 0301 	bic.w	r3, r3, #1
 8005016:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3308      	adds	r3, #8
 800501e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005020:	61fa      	str	r2, [r7, #28]
 8005022:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005024:	69b9      	ldr	r1, [r7, #24]
 8005026:	69fa      	ldr	r2, [r7, #28]
 8005028:	e841 2300 	strex	r3, r2, [r1]
 800502c:	617b      	str	r3, [r7, #20]
   return(result);
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1e5      	bne.n	8005000 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2220      	movs	r2, #32
 8005038:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e011      	b.n	800506c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2220      	movs	r2, #32
 8005052:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3758      	adds	r7, #88	@ 0x58
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005084:	e04f      	b.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508c:	d04b      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508e:	f7fc fc1d 	bl	80018cc <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	429a      	cmp	r2, r3
 800509c:	d302      	bcc.n	80050a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e04e      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0304 	and.w	r3, r3, #4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d037      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	2b80      	cmp	r3, #128	@ 0x80
 80050ba:	d034      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	2b40      	cmp	r3, #64	@ 0x40
 80050c0:	d031      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	69db      	ldr	r3, [r3, #28]
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d110      	bne.n	80050f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2208      	movs	r2, #8
 80050d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 f838 	bl	800514e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2208      	movs	r2, #8
 80050e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e029      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005100:	d111      	bne.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800510a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f81e 	bl	800514e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e00f      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69da      	ldr	r2, [r3, #28]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	4013      	ands	r3, r2
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	429a      	cmp	r2, r3
 8005134:	bf0c      	ite	eq
 8005136:	2301      	moveq	r3, #1
 8005138:	2300      	movne	r3, #0
 800513a:	b2db      	uxtb	r3, r3
 800513c:	461a      	mov	r2, r3
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	429a      	cmp	r2, r3
 8005142:	d0a0      	beq.n	8005086 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800514e:	b480      	push	{r7}
 8005150:	b095      	sub	sp, #84	@ 0x54
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800515e:	e853 3f00 	ldrex	r3, [r3]
 8005162:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005166:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800516a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	461a      	mov	r2, r3
 8005172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005174:	643b      	str	r3, [r7, #64]	@ 0x40
 8005176:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005178:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800517a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800517c:	e841 2300 	strex	r3, r2, [r1]
 8005180:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1e6      	bne.n	8005156 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	3308      	adds	r3, #8
 800518e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	e853 3f00 	ldrex	r3, [r3]
 8005196:	61fb      	str	r3, [r7, #28]
   return(result);
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	f023 0301 	bic.w	r3, r3, #1
 800519e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	3308      	adds	r3, #8
 80051a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051b0:	e841 2300 	strex	r3, r2, [r1]
 80051b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1e5      	bne.n	8005188 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d118      	bne.n	80051f6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	e853 3f00 	ldrex	r3, [r3]
 80051d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	f023 0310 	bic.w	r3, r3, #16
 80051d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	461a      	mov	r2, r3
 80051e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051e2:	61bb      	str	r3, [r7, #24]
 80051e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e6:	6979      	ldr	r1, [r7, #20]
 80051e8:	69ba      	ldr	r2, [r7, #24]
 80051ea:	e841 2300 	strex	r3, r2, [r1]
 80051ee:	613b      	str	r3, [r7, #16]
   return(result);
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1e6      	bne.n	80051c4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2220      	movs	r2, #32
 80051fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800520a:	bf00      	nop
 800520c:	3754      	adds	r7, #84	@ 0x54
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <__cvt>:
 8005216:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800521a:	ec57 6b10 	vmov	r6, r7, d0
 800521e:	2f00      	cmp	r7, #0
 8005220:	460c      	mov	r4, r1
 8005222:	4619      	mov	r1, r3
 8005224:	463b      	mov	r3, r7
 8005226:	bfbb      	ittet	lt
 8005228:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800522c:	461f      	movlt	r7, r3
 800522e:	2300      	movge	r3, #0
 8005230:	232d      	movlt	r3, #45	@ 0x2d
 8005232:	700b      	strb	r3, [r1, #0]
 8005234:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005236:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800523a:	4691      	mov	r9, r2
 800523c:	f023 0820 	bic.w	r8, r3, #32
 8005240:	bfbc      	itt	lt
 8005242:	4632      	movlt	r2, r6
 8005244:	4616      	movlt	r6, r2
 8005246:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800524a:	d005      	beq.n	8005258 <__cvt+0x42>
 800524c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005250:	d100      	bne.n	8005254 <__cvt+0x3e>
 8005252:	3401      	adds	r4, #1
 8005254:	2102      	movs	r1, #2
 8005256:	e000      	b.n	800525a <__cvt+0x44>
 8005258:	2103      	movs	r1, #3
 800525a:	ab03      	add	r3, sp, #12
 800525c:	9301      	str	r3, [sp, #4]
 800525e:	ab02      	add	r3, sp, #8
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	ec47 6b10 	vmov	d0, r6, r7
 8005266:	4653      	mov	r3, sl
 8005268:	4622      	mov	r2, r4
 800526a:	f000 ff3d 	bl	80060e8 <_dtoa_r>
 800526e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005272:	4605      	mov	r5, r0
 8005274:	d119      	bne.n	80052aa <__cvt+0x94>
 8005276:	f019 0f01 	tst.w	r9, #1
 800527a:	d00e      	beq.n	800529a <__cvt+0x84>
 800527c:	eb00 0904 	add.w	r9, r0, r4
 8005280:	2200      	movs	r2, #0
 8005282:	2300      	movs	r3, #0
 8005284:	4630      	mov	r0, r6
 8005286:	4639      	mov	r1, r7
 8005288:	f7fb fc2e 	bl	8000ae8 <__aeabi_dcmpeq>
 800528c:	b108      	cbz	r0, 8005292 <__cvt+0x7c>
 800528e:	f8cd 900c 	str.w	r9, [sp, #12]
 8005292:	2230      	movs	r2, #48	@ 0x30
 8005294:	9b03      	ldr	r3, [sp, #12]
 8005296:	454b      	cmp	r3, r9
 8005298:	d31e      	bcc.n	80052d8 <__cvt+0xc2>
 800529a:	9b03      	ldr	r3, [sp, #12]
 800529c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800529e:	1b5b      	subs	r3, r3, r5
 80052a0:	4628      	mov	r0, r5
 80052a2:	6013      	str	r3, [r2, #0]
 80052a4:	b004      	add	sp, #16
 80052a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052aa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80052ae:	eb00 0904 	add.w	r9, r0, r4
 80052b2:	d1e5      	bne.n	8005280 <__cvt+0x6a>
 80052b4:	7803      	ldrb	r3, [r0, #0]
 80052b6:	2b30      	cmp	r3, #48	@ 0x30
 80052b8:	d10a      	bne.n	80052d0 <__cvt+0xba>
 80052ba:	2200      	movs	r2, #0
 80052bc:	2300      	movs	r3, #0
 80052be:	4630      	mov	r0, r6
 80052c0:	4639      	mov	r1, r7
 80052c2:	f7fb fc11 	bl	8000ae8 <__aeabi_dcmpeq>
 80052c6:	b918      	cbnz	r0, 80052d0 <__cvt+0xba>
 80052c8:	f1c4 0401 	rsb	r4, r4, #1
 80052cc:	f8ca 4000 	str.w	r4, [sl]
 80052d0:	f8da 3000 	ldr.w	r3, [sl]
 80052d4:	4499      	add	r9, r3
 80052d6:	e7d3      	b.n	8005280 <__cvt+0x6a>
 80052d8:	1c59      	adds	r1, r3, #1
 80052da:	9103      	str	r1, [sp, #12]
 80052dc:	701a      	strb	r2, [r3, #0]
 80052de:	e7d9      	b.n	8005294 <__cvt+0x7e>

080052e0 <__exponent>:
 80052e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052e2:	2900      	cmp	r1, #0
 80052e4:	bfba      	itte	lt
 80052e6:	4249      	neglt	r1, r1
 80052e8:	232d      	movlt	r3, #45	@ 0x2d
 80052ea:	232b      	movge	r3, #43	@ 0x2b
 80052ec:	2909      	cmp	r1, #9
 80052ee:	7002      	strb	r2, [r0, #0]
 80052f0:	7043      	strb	r3, [r0, #1]
 80052f2:	dd29      	ble.n	8005348 <__exponent+0x68>
 80052f4:	f10d 0307 	add.w	r3, sp, #7
 80052f8:	461d      	mov	r5, r3
 80052fa:	270a      	movs	r7, #10
 80052fc:	461a      	mov	r2, r3
 80052fe:	fbb1 f6f7 	udiv	r6, r1, r7
 8005302:	fb07 1416 	mls	r4, r7, r6, r1
 8005306:	3430      	adds	r4, #48	@ 0x30
 8005308:	f802 4c01 	strb.w	r4, [r2, #-1]
 800530c:	460c      	mov	r4, r1
 800530e:	2c63      	cmp	r4, #99	@ 0x63
 8005310:	f103 33ff 	add.w	r3, r3, #4294967295
 8005314:	4631      	mov	r1, r6
 8005316:	dcf1      	bgt.n	80052fc <__exponent+0x1c>
 8005318:	3130      	adds	r1, #48	@ 0x30
 800531a:	1e94      	subs	r4, r2, #2
 800531c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005320:	1c41      	adds	r1, r0, #1
 8005322:	4623      	mov	r3, r4
 8005324:	42ab      	cmp	r3, r5
 8005326:	d30a      	bcc.n	800533e <__exponent+0x5e>
 8005328:	f10d 0309 	add.w	r3, sp, #9
 800532c:	1a9b      	subs	r3, r3, r2
 800532e:	42ac      	cmp	r4, r5
 8005330:	bf88      	it	hi
 8005332:	2300      	movhi	r3, #0
 8005334:	3302      	adds	r3, #2
 8005336:	4403      	add	r3, r0
 8005338:	1a18      	subs	r0, r3, r0
 800533a:	b003      	add	sp, #12
 800533c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800533e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005342:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005346:	e7ed      	b.n	8005324 <__exponent+0x44>
 8005348:	2330      	movs	r3, #48	@ 0x30
 800534a:	3130      	adds	r1, #48	@ 0x30
 800534c:	7083      	strb	r3, [r0, #2]
 800534e:	70c1      	strb	r1, [r0, #3]
 8005350:	1d03      	adds	r3, r0, #4
 8005352:	e7f1      	b.n	8005338 <__exponent+0x58>

08005354 <_printf_float>:
 8005354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005358:	b08d      	sub	sp, #52	@ 0x34
 800535a:	460c      	mov	r4, r1
 800535c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005360:	4616      	mov	r6, r2
 8005362:	461f      	mov	r7, r3
 8005364:	4605      	mov	r5, r0
 8005366:	f000 fdbd 	bl	8005ee4 <_localeconv_r>
 800536a:	6803      	ldr	r3, [r0, #0]
 800536c:	9304      	str	r3, [sp, #16]
 800536e:	4618      	mov	r0, r3
 8005370:	f7fa ff8e 	bl	8000290 <strlen>
 8005374:	2300      	movs	r3, #0
 8005376:	930a      	str	r3, [sp, #40]	@ 0x28
 8005378:	f8d8 3000 	ldr.w	r3, [r8]
 800537c:	9005      	str	r0, [sp, #20]
 800537e:	3307      	adds	r3, #7
 8005380:	f023 0307 	bic.w	r3, r3, #7
 8005384:	f103 0208 	add.w	r2, r3, #8
 8005388:	f894 a018 	ldrb.w	sl, [r4, #24]
 800538c:	f8d4 b000 	ldr.w	fp, [r4]
 8005390:	f8c8 2000 	str.w	r2, [r8]
 8005394:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005398:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800539c:	9307      	str	r3, [sp, #28]
 800539e:	f8cd 8018 	str.w	r8, [sp, #24]
 80053a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80053a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053aa:	4b9c      	ldr	r3, [pc, #624]	@ (800561c <_printf_float+0x2c8>)
 80053ac:	f04f 32ff 	mov.w	r2, #4294967295
 80053b0:	f7fb fbcc 	bl	8000b4c <__aeabi_dcmpun>
 80053b4:	bb70      	cbnz	r0, 8005414 <_printf_float+0xc0>
 80053b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053ba:	4b98      	ldr	r3, [pc, #608]	@ (800561c <_printf_float+0x2c8>)
 80053bc:	f04f 32ff 	mov.w	r2, #4294967295
 80053c0:	f7fb fba6 	bl	8000b10 <__aeabi_dcmple>
 80053c4:	bb30      	cbnz	r0, 8005414 <_printf_float+0xc0>
 80053c6:	2200      	movs	r2, #0
 80053c8:	2300      	movs	r3, #0
 80053ca:	4640      	mov	r0, r8
 80053cc:	4649      	mov	r1, r9
 80053ce:	f7fb fb95 	bl	8000afc <__aeabi_dcmplt>
 80053d2:	b110      	cbz	r0, 80053da <_printf_float+0x86>
 80053d4:	232d      	movs	r3, #45	@ 0x2d
 80053d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053da:	4a91      	ldr	r2, [pc, #580]	@ (8005620 <_printf_float+0x2cc>)
 80053dc:	4b91      	ldr	r3, [pc, #580]	@ (8005624 <_printf_float+0x2d0>)
 80053de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80053e2:	bf8c      	ite	hi
 80053e4:	4690      	movhi	r8, r2
 80053e6:	4698      	movls	r8, r3
 80053e8:	2303      	movs	r3, #3
 80053ea:	6123      	str	r3, [r4, #16]
 80053ec:	f02b 0304 	bic.w	r3, fp, #4
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	f04f 0900 	mov.w	r9, #0
 80053f6:	9700      	str	r7, [sp, #0]
 80053f8:	4633      	mov	r3, r6
 80053fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80053fc:	4621      	mov	r1, r4
 80053fe:	4628      	mov	r0, r5
 8005400:	f000 f9d2 	bl	80057a8 <_printf_common>
 8005404:	3001      	adds	r0, #1
 8005406:	f040 808d 	bne.w	8005524 <_printf_float+0x1d0>
 800540a:	f04f 30ff 	mov.w	r0, #4294967295
 800540e:	b00d      	add	sp, #52	@ 0x34
 8005410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005414:	4642      	mov	r2, r8
 8005416:	464b      	mov	r3, r9
 8005418:	4640      	mov	r0, r8
 800541a:	4649      	mov	r1, r9
 800541c:	f7fb fb96 	bl	8000b4c <__aeabi_dcmpun>
 8005420:	b140      	cbz	r0, 8005434 <_printf_float+0xe0>
 8005422:	464b      	mov	r3, r9
 8005424:	2b00      	cmp	r3, #0
 8005426:	bfbc      	itt	lt
 8005428:	232d      	movlt	r3, #45	@ 0x2d
 800542a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800542e:	4a7e      	ldr	r2, [pc, #504]	@ (8005628 <_printf_float+0x2d4>)
 8005430:	4b7e      	ldr	r3, [pc, #504]	@ (800562c <_printf_float+0x2d8>)
 8005432:	e7d4      	b.n	80053de <_printf_float+0x8a>
 8005434:	6863      	ldr	r3, [r4, #4]
 8005436:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800543a:	9206      	str	r2, [sp, #24]
 800543c:	1c5a      	adds	r2, r3, #1
 800543e:	d13b      	bne.n	80054b8 <_printf_float+0x164>
 8005440:	2306      	movs	r3, #6
 8005442:	6063      	str	r3, [r4, #4]
 8005444:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005448:	2300      	movs	r3, #0
 800544a:	6022      	str	r2, [r4, #0]
 800544c:	9303      	str	r3, [sp, #12]
 800544e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005450:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005454:	ab09      	add	r3, sp, #36	@ 0x24
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	6861      	ldr	r1, [r4, #4]
 800545a:	ec49 8b10 	vmov	d0, r8, r9
 800545e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005462:	4628      	mov	r0, r5
 8005464:	f7ff fed7 	bl	8005216 <__cvt>
 8005468:	9b06      	ldr	r3, [sp, #24]
 800546a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800546c:	2b47      	cmp	r3, #71	@ 0x47
 800546e:	4680      	mov	r8, r0
 8005470:	d129      	bne.n	80054c6 <_printf_float+0x172>
 8005472:	1cc8      	adds	r0, r1, #3
 8005474:	db02      	blt.n	800547c <_printf_float+0x128>
 8005476:	6863      	ldr	r3, [r4, #4]
 8005478:	4299      	cmp	r1, r3
 800547a:	dd41      	ble.n	8005500 <_printf_float+0x1ac>
 800547c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005480:	fa5f fa8a 	uxtb.w	sl, sl
 8005484:	3901      	subs	r1, #1
 8005486:	4652      	mov	r2, sl
 8005488:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800548c:	9109      	str	r1, [sp, #36]	@ 0x24
 800548e:	f7ff ff27 	bl	80052e0 <__exponent>
 8005492:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005494:	1813      	adds	r3, r2, r0
 8005496:	2a01      	cmp	r2, #1
 8005498:	4681      	mov	r9, r0
 800549a:	6123      	str	r3, [r4, #16]
 800549c:	dc02      	bgt.n	80054a4 <_printf_float+0x150>
 800549e:	6822      	ldr	r2, [r4, #0]
 80054a0:	07d2      	lsls	r2, r2, #31
 80054a2:	d501      	bpl.n	80054a8 <_printf_float+0x154>
 80054a4:	3301      	adds	r3, #1
 80054a6:	6123      	str	r3, [r4, #16]
 80054a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0a2      	beq.n	80053f6 <_printf_float+0xa2>
 80054b0:	232d      	movs	r3, #45	@ 0x2d
 80054b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054b6:	e79e      	b.n	80053f6 <_printf_float+0xa2>
 80054b8:	9a06      	ldr	r2, [sp, #24]
 80054ba:	2a47      	cmp	r2, #71	@ 0x47
 80054bc:	d1c2      	bne.n	8005444 <_printf_float+0xf0>
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1c0      	bne.n	8005444 <_printf_float+0xf0>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e7bd      	b.n	8005442 <_printf_float+0xee>
 80054c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054ca:	d9db      	bls.n	8005484 <_printf_float+0x130>
 80054cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80054d0:	d118      	bne.n	8005504 <_printf_float+0x1b0>
 80054d2:	2900      	cmp	r1, #0
 80054d4:	6863      	ldr	r3, [r4, #4]
 80054d6:	dd0b      	ble.n	80054f0 <_printf_float+0x19c>
 80054d8:	6121      	str	r1, [r4, #16]
 80054da:	b913      	cbnz	r3, 80054e2 <_printf_float+0x18e>
 80054dc:	6822      	ldr	r2, [r4, #0]
 80054de:	07d0      	lsls	r0, r2, #31
 80054e0:	d502      	bpl.n	80054e8 <_printf_float+0x194>
 80054e2:	3301      	adds	r3, #1
 80054e4:	440b      	add	r3, r1
 80054e6:	6123      	str	r3, [r4, #16]
 80054e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80054ea:	f04f 0900 	mov.w	r9, #0
 80054ee:	e7db      	b.n	80054a8 <_printf_float+0x154>
 80054f0:	b913      	cbnz	r3, 80054f8 <_printf_float+0x1a4>
 80054f2:	6822      	ldr	r2, [r4, #0]
 80054f4:	07d2      	lsls	r2, r2, #31
 80054f6:	d501      	bpl.n	80054fc <_printf_float+0x1a8>
 80054f8:	3302      	adds	r3, #2
 80054fa:	e7f4      	b.n	80054e6 <_printf_float+0x192>
 80054fc:	2301      	movs	r3, #1
 80054fe:	e7f2      	b.n	80054e6 <_printf_float+0x192>
 8005500:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005504:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005506:	4299      	cmp	r1, r3
 8005508:	db05      	blt.n	8005516 <_printf_float+0x1c2>
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	6121      	str	r1, [r4, #16]
 800550e:	07d8      	lsls	r0, r3, #31
 8005510:	d5ea      	bpl.n	80054e8 <_printf_float+0x194>
 8005512:	1c4b      	adds	r3, r1, #1
 8005514:	e7e7      	b.n	80054e6 <_printf_float+0x192>
 8005516:	2900      	cmp	r1, #0
 8005518:	bfd4      	ite	le
 800551a:	f1c1 0202 	rsble	r2, r1, #2
 800551e:	2201      	movgt	r2, #1
 8005520:	4413      	add	r3, r2
 8005522:	e7e0      	b.n	80054e6 <_printf_float+0x192>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	055a      	lsls	r2, r3, #21
 8005528:	d407      	bmi.n	800553a <_printf_float+0x1e6>
 800552a:	6923      	ldr	r3, [r4, #16]
 800552c:	4642      	mov	r2, r8
 800552e:	4631      	mov	r1, r6
 8005530:	4628      	mov	r0, r5
 8005532:	47b8      	blx	r7
 8005534:	3001      	adds	r0, #1
 8005536:	d12b      	bne.n	8005590 <_printf_float+0x23c>
 8005538:	e767      	b.n	800540a <_printf_float+0xb6>
 800553a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800553e:	f240 80dd 	bls.w	80056fc <_printf_float+0x3a8>
 8005542:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005546:	2200      	movs	r2, #0
 8005548:	2300      	movs	r3, #0
 800554a:	f7fb facd 	bl	8000ae8 <__aeabi_dcmpeq>
 800554e:	2800      	cmp	r0, #0
 8005550:	d033      	beq.n	80055ba <_printf_float+0x266>
 8005552:	4a37      	ldr	r2, [pc, #220]	@ (8005630 <_printf_float+0x2dc>)
 8005554:	2301      	movs	r3, #1
 8005556:	4631      	mov	r1, r6
 8005558:	4628      	mov	r0, r5
 800555a:	47b8      	blx	r7
 800555c:	3001      	adds	r0, #1
 800555e:	f43f af54 	beq.w	800540a <_printf_float+0xb6>
 8005562:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005566:	4543      	cmp	r3, r8
 8005568:	db02      	blt.n	8005570 <_printf_float+0x21c>
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	07d8      	lsls	r0, r3, #31
 800556e:	d50f      	bpl.n	8005590 <_printf_float+0x23c>
 8005570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	f43f af45 	beq.w	800540a <_printf_float+0xb6>
 8005580:	f04f 0900 	mov.w	r9, #0
 8005584:	f108 38ff 	add.w	r8, r8, #4294967295
 8005588:	f104 0a1a 	add.w	sl, r4, #26
 800558c:	45c8      	cmp	r8, r9
 800558e:	dc09      	bgt.n	80055a4 <_printf_float+0x250>
 8005590:	6823      	ldr	r3, [r4, #0]
 8005592:	079b      	lsls	r3, r3, #30
 8005594:	f100 8103 	bmi.w	800579e <_printf_float+0x44a>
 8005598:	68e0      	ldr	r0, [r4, #12]
 800559a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800559c:	4298      	cmp	r0, r3
 800559e:	bfb8      	it	lt
 80055a0:	4618      	movlt	r0, r3
 80055a2:	e734      	b.n	800540e <_printf_float+0xba>
 80055a4:	2301      	movs	r3, #1
 80055a6:	4652      	mov	r2, sl
 80055a8:	4631      	mov	r1, r6
 80055aa:	4628      	mov	r0, r5
 80055ac:	47b8      	blx	r7
 80055ae:	3001      	adds	r0, #1
 80055b0:	f43f af2b 	beq.w	800540a <_printf_float+0xb6>
 80055b4:	f109 0901 	add.w	r9, r9, #1
 80055b8:	e7e8      	b.n	800558c <_printf_float+0x238>
 80055ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055bc:	2b00      	cmp	r3, #0
 80055be:	dc39      	bgt.n	8005634 <_printf_float+0x2e0>
 80055c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005630 <_printf_float+0x2dc>)
 80055c2:	2301      	movs	r3, #1
 80055c4:	4631      	mov	r1, r6
 80055c6:	4628      	mov	r0, r5
 80055c8:	47b8      	blx	r7
 80055ca:	3001      	adds	r0, #1
 80055cc:	f43f af1d 	beq.w	800540a <_printf_float+0xb6>
 80055d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80055d4:	ea59 0303 	orrs.w	r3, r9, r3
 80055d8:	d102      	bne.n	80055e0 <_printf_float+0x28c>
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	07d9      	lsls	r1, r3, #31
 80055de:	d5d7      	bpl.n	8005590 <_printf_float+0x23c>
 80055e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055e4:	4631      	mov	r1, r6
 80055e6:	4628      	mov	r0, r5
 80055e8:	47b8      	blx	r7
 80055ea:	3001      	adds	r0, #1
 80055ec:	f43f af0d 	beq.w	800540a <_printf_float+0xb6>
 80055f0:	f04f 0a00 	mov.w	sl, #0
 80055f4:	f104 0b1a 	add.w	fp, r4, #26
 80055f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055fa:	425b      	negs	r3, r3
 80055fc:	4553      	cmp	r3, sl
 80055fe:	dc01      	bgt.n	8005604 <_printf_float+0x2b0>
 8005600:	464b      	mov	r3, r9
 8005602:	e793      	b.n	800552c <_printf_float+0x1d8>
 8005604:	2301      	movs	r3, #1
 8005606:	465a      	mov	r2, fp
 8005608:	4631      	mov	r1, r6
 800560a:	4628      	mov	r0, r5
 800560c:	47b8      	blx	r7
 800560e:	3001      	adds	r0, #1
 8005610:	f43f aefb 	beq.w	800540a <_printf_float+0xb6>
 8005614:	f10a 0a01 	add.w	sl, sl, #1
 8005618:	e7ee      	b.n	80055f8 <_printf_float+0x2a4>
 800561a:	bf00      	nop
 800561c:	7fefffff 	.word	0x7fefffff
 8005620:	08007dac 	.word	0x08007dac
 8005624:	08007da8 	.word	0x08007da8
 8005628:	08007db4 	.word	0x08007db4
 800562c:	08007db0 	.word	0x08007db0
 8005630:	08007db8 	.word	0x08007db8
 8005634:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005636:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800563a:	4553      	cmp	r3, sl
 800563c:	bfa8      	it	ge
 800563e:	4653      	movge	r3, sl
 8005640:	2b00      	cmp	r3, #0
 8005642:	4699      	mov	r9, r3
 8005644:	dc36      	bgt.n	80056b4 <_printf_float+0x360>
 8005646:	f04f 0b00 	mov.w	fp, #0
 800564a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800564e:	f104 021a 	add.w	r2, r4, #26
 8005652:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005654:	9306      	str	r3, [sp, #24]
 8005656:	eba3 0309 	sub.w	r3, r3, r9
 800565a:	455b      	cmp	r3, fp
 800565c:	dc31      	bgt.n	80056c2 <_printf_float+0x36e>
 800565e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005660:	459a      	cmp	sl, r3
 8005662:	dc3a      	bgt.n	80056da <_printf_float+0x386>
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	07da      	lsls	r2, r3, #31
 8005668:	d437      	bmi.n	80056da <_printf_float+0x386>
 800566a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800566c:	ebaa 0903 	sub.w	r9, sl, r3
 8005670:	9b06      	ldr	r3, [sp, #24]
 8005672:	ebaa 0303 	sub.w	r3, sl, r3
 8005676:	4599      	cmp	r9, r3
 8005678:	bfa8      	it	ge
 800567a:	4699      	movge	r9, r3
 800567c:	f1b9 0f00 	cmp.w	r9, #0
 8005680:	dc33      	bgt.n	80056ea <_printf_float+0x396>
 8005682:	f04f 0800 	mov.w	r8, #0
 8005686:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800568a:	f104 0b1a 	add.w	fp, r4, #26
 800568e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005690:	ebaa 0303 	sub.w	r3, sl, r3
 8005694:	eba3 0309 	sub.w	r3, r3, r9
 8005698:	4543      	cmp	r3, r8
 800569a:	f77f af79 	ble.w	8005590 <_printf_float+0x23c>
 800569e:	2301      	movs	r3, #1
 80056a0:	465a      	mov	r2, fp
 80056a2:	4631      	mov	r1, r6
 80056a4:	4628      	mov	r0, r5
 80056a6:	47b8      	blx	r7
 80056a8:	3001      	adds	r0, #1
 80056aa:	f43f aeae 	beq.w	800540a <_printf_float+0xb6>
 80056ae:	f108 0801 	add.w	r8, r8, #1
 80056b2:	e7ec      	b.n	800568e <_printf_float+0x33a>
 80056b4:	4642      	mov	r2, r8
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b8      	blx	r7
 80056bc:	3001      	adds	r0, #1
 80056be:	d1c2      	bne.n	8005646 <_printf_float+0x2f2>
 80056c0:	e6a3      	b.n	800540a <_printf_float+0xb6>
 80056c2:	2301      	movs	r3, #1
 80056c4:	4631      	mov	r1, r6
 80056c6:	4628      	mov	r0, r5
 80056c8:	9206      	str	r2, [sp, #24]
 80056ca:	47b8      	blx	r7
 80056cc:	3001      	adds	r0, #1
 80056ce:	f43f ae9c 	beq.w	800540a <_printf_float+0xb6>
 80056d2:	9a06      	ldr	r2, [sp, #24]
 80056d4:	f10b 0b01 	add.w	fp, fp, #1
 80056d8:	e7bb      	b.n	8005652 <_printf_float+0x2fe>
 80056da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056de:	4631      	mov	r1, r6
 80056e0:	4628      	mov	r0, r5
 80056e2:	47b8      	blx	r7
 80056e4:	3001      	adds	r0, #1
 80056e6:	d1c0      	bne.n	800566a <_printf_float+0x316>
 80056e8:	e68f      	b.n	800540a <_printf_float+0xb6>
 80056ea:	9a06      	ldr	r2, [sp, #24]
 80056ec:	464b      	mov	r3, r9
 80056ee:	4442      	add	r2, r8
 80056f0:	4631      	mov	r1, r6
 80056f2:	4628      	mov	r0, r5
 80056f4:	47b8      	blx	r7
 80056f6:	3001      	adds	r0, #1
 80056f8:	d1c3      	bne.n	8005682 <_printf_float+0x32e>
 80056fa:	e686      	b.n	800540a <_printf_float+0xb6>
 80056fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005700:	f1ba 0f01 	cmp.w	sl, #1
 8005704:	dc01      	bgt.n	800570a <_printf_float+0x3b6>
 8005706:	07db      	lsls	r3, r3, #31
 8005708:	d536      	bpl.n	8005778 <_printf_float+0x424>
 800570a:	2301      	movs	r3, #1
 800570c:	4642      	mov	r2, r8
 800570e:	4631      	mov	r1, r6
 8005710:	4628      	mov	r0, r5
 8005712:	47b8      	blx	r7
 8005714:	3001      	adds	r0, #1
 8005716:	f43f ae78 	beq.w	800540a <_printf_float+0xb6>
 800571a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800571e:	4631      	mov	r1, r6
 8005720:	4628      	mov	r0, r5
 8005722:	47b8      	blx	r7
 8005724:	3001      	adds	r0, #1
 8005726:	f43f ae70 	beq.w	800540a <_printf_float+0xb6>
 800572a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800572e:	2200      	movs	r2, #0
 8005730:	2300      	movs	r3, #0
 8005732:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005736:	f7fb f9d7 	bl	8000ae8 <__aeabi_dcmpeq>
 800573a:	b9c0      	cbnz	r0, 800576e <_printf_float+0x41a>
 800573c:	4653      	mov	r3, sl
 800573e:	f108 0201 	add.w	r2, r8, #1
 8005742:	4631      	mov	r1, r6
 8005744:	4628      	mov	r0, r5
 8005746:	47b8      	blx	r7
 8005748:	3001      	adds	r0, #1
 800574a:	d10c      	bne.n	8005766 <_printf_float+0x412>
 800574c:	e65d      	b.n	800540a <_printf_float+0xb6>
 800574e:	2301      	movs	r3, #1
 8005750:	465a      	mov	r2, fp
 8005752:	4631      	mov	r1, r6
 8005754:	4628      	mov	r0, r5
 8005756:	47b8      	blx	r7
 8005758:	3001      	adds	r0, #1
 800575a:	f43f ae56 	beq.w	800540a <_printf_float+0xb6>
 800575e:	f108 0801 	add.w	r8, r8, #1
 8005762:	45d0      	cmp	r8, sl
 8005764:	dbf3      	blt.n	800574e <_printf_float+0x3fa>
 8005766:	464b      	mov	r3, r9
 8005768:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800576c:	e6df      	b.n	800552e <_printf_float+0x1da>
 800576e:	f04f 0800 	mov.w	r8, #0
 8005772:	f104 0b1a 	add.w	fp, r4, #26
 8005776:	e7f4      	b.n	8005762 <_printf_float+0x40e>
 8005778:	2301      	movs	r3, #1
 800577a:	4642      	mov	r2, r8
 800577c:	e7e1      	b.n	8005742 <_printf_float+0x3ee>
 800577e:	2301      	movs	r3, #1
 8005780:	464a      	mov	r2, r9
 8005782:	4631      	mov	r1, r6
 8005784:	4628      	mov	r0, r5
 8005786:	47b8      	blx	r7
 8005788:	3001      	adds	r0, #1
 800578a:	f43f ae3e 	beq.w	800540a <_printf_float+0xb6>
 800578e:	f108 0801 	add.w	r8, r8, #1
 8005792:	68e3      	ldr	r3, [r4, #12]
 8005794:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005796:	1a5b      	subs	r3, r3, r1
 8005798:	4543      	cmp	r3, r8
 800579a:	dcf0      	bgt.n	800577e <_printf_float+0x42a>
 800579c:	e6fc      	b.n	8005598 <_printf_float+0x244>
 800579e:	f04f 0800 	mov.w	r8, #0
 80057a2:	f104 0919 	add.w	r9, r4, #25
 80057a6:	e7f4      	b.n	8005792 <_printf_float+0x43e>

080057a8 <_printf_common>:
 80057a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057ac:	4616      	mov	r6, r2
 80057ae:	4698      	mov	r8, r3
 80057b0:	688a      	ldr	r2, [r1, #8]
 80057b2:	690b      	ldr	r3, [r1, #16]
 80057b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80057b8:	4293      	cmp	r3, r2
 80057ba:	bfb8      	it	lt
 80057bc:	4613      	movlt	r3, r2
 80057be:	6033      	str	r3, [r6, #0]
 80057c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80057c4:	4607      	mov	r7, r0
 80057c6:	460c      	mov	r4, r1
 80057c8:	b10a      	cbz	r2, 80057ce <_printf_common+0x26>
 80057ca:	3301      	adds	r3, #1
 80057cc:	6033      	str	r3, [r6, #0]
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	0699      	lsls	r1, r3, #26
 80057d2:	bf42      	ittt	mi
 80057d4:	6833      	ldrmi	r3, [r6, #0]
 80057d6:	3302      	addmi	r3, #2
 80057d8:	6033      	strmi	r3, [r6, #0]
 80057da:	6825      	ldr	r5, [r4, #0]
 80057dc:	f015 0506 	ands.w	r5, r5, #6
 80057e0:	d106      	bne.n	80057f0 <_printf_common+0x48>
 80057e2:	f104 0a19 	add.w	sl, r4, #25
 80057e6:	68e3      	ldr	r3, [r4, #12]
 80057e8:	6832      	ldr	r2, [r6, #0]
 80057ea:	1a9b      	subs	r3, r3, r2
 80057ec:	42ab      	cmp	r3, r5
 80057ee:	dc26      	bgt.n	800583e <_printf_common+0x96>
 80057f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057f4:	6822      	ldr	r2, [r4, #0]
 80057f6:	3b00      	subs	r3, #0
 80057f8:	bf18      	it	ne
 80057fa:	2301      	movne	r3, #1
 80057fc:	0692      	lsls	r2, r2, #26
 80057fe:	d42b      	bmi.n	8005858 <_printf_common+0xb0>
 8005800:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005804:	4641      	mov	r1, r8
 8005806:	4638      	mov	r0, r7
 8005808:	47c8      	blx	r9
 800580a:	3001      	adds	r0, #1
 800580c:	d01e      	beq.n	800584c <_printf_common+0xa4>
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	6922      	ldr	r2, [r4, #16]
 8005812:	f003 0306 	and.w	r3, r3, #6
 8005816:	2b04      	cmp	r3, #4
 8005818:	bf02      	ittt	eq
 800581a:	68e5      	ldreq	r5, [r4, #12]
 800581c:	6833      	ldreq	r3, [r6, #0]
 800581e:	1aed      	subeq	r5, r5, r3
 8005820:	68a3      	ldr	r3, [r4, #8]
 8005822:	bf0c      	ite	eq
 8005824:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005828:	2500      	movne	r5, #0
 800582a:	4293      	cmp	r3, r2
 800582c:	bfc4      	itt	gt
 800582e:	1a9b      	subgt	r3, r3, r2
 8005830:	18ed      	addgt	r5, r5, r3
 8005832:	2600      	movs	r6, #0
 8005834:	341a      	adds	r4, #26
 8005836:	42b5      	cmp	r5, r6
 8005838:	d11a      	bne.n	8005870 <_printf_common+0xc8>
 800583a:	2000      	movs	r0, #0
 800583c:	e008      	b.n	8005850 <_printf_common+0xa8>
 800583e:	2301      	movs	r3, #1
 8005840:	4652      	mov	r2, sl
 8005842:	4641      	mov	r1, r8
 8005844:	4638      	mov	r0, r7
 8005846:	47c8      	blx	r9
 8005848:	3001      	adds	r0, #1
 800584a:	d103      	bne.n	8005854 <_printf_common+0xac>
 800584c:	f04f 30ff 	mov.w	r0, #4294967295
 8005850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005854:	3501      	adds	r5, #1
 8005856:	e7c6      	b.n	80057e6 <_printf_common+0x3e>
 8005858:	18e1      	adds	r1, r4, r3
 800585a:	1c5a      	adds	r2, r3, #1
 800585c:	2030      	movs	r0, #48	@ 0x30
 800585e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005862:	4422      	add	r2, r4
 8005864:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005868:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800586c:	3302      	adds	r3, #2
 800586e:	e7c7      	b.n	8005800 <_printf_common+0x58>
 8005870:	2301      	movs	r3, #1
 8005872:	4622      	mov	r2, r4
 8005874:	4641      	mov	r1, r8
 8005876:	4638      	mov	r0, r7
 8005878:	47c8      	blx	r9
 800587a:	3001      	adds	r0, #1
 800587c:	d0e6      	beq.n	800584c <_printf_common+0xa4>
 800587e:	3601      	adds	r6, #1
 8005880:	e7d9      	b.n	8005836 <_printf_common+0x8e>
	...

08005884 <_printf_i>:
 8005884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005888:	7e0f      	ldrb	r7, [r1, #24]
 800588a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800588c:	2f78      	cmp	r7, #120	@ 0x78
 800588e:	4691      	mov	r9, r2
 8005890:	4680      	mov	r8, r0
 8005892:	460c      	mov	r4, r1
 8005894:	469a      	mov	sl, r3
 8005896:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800589a:	d807      	bhi.n	80058ac <_printf_i+0x28>
 800589c:	2f62      	cmp	r7, #98	@ 0x62
 800589e:	d80a      	bhi.n	80058b6 <_printf_i+0x32>
 80058a0:	2f00      	cmp	r7, #0
 80058a2:	f000 80d1 	beq.w	8005a48 <_printf_i+0x1c4>
 80058a6:	2f58      	cmp	r7, #88	@ 0x58
 80058a8:	f000 80b8 	beq.w	8005a1c <_printf_i+0x198>
 80058ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80058b4:	e03a      	b.n	800592c <_printf_i+0xa8>
 80058b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80058ba:	2b15      	cmp	r3, #21
 80058bc:	d8f6      	bhi.n	80058ac <_printf_i+0x28>
 80058be:	a101      	add	r1, pc, #4	@ (adr r1, 80058c4 <_printf_i+0x40>)
 80058c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058c4:	0800591d 	.word	0x0800591d
 80058c8:	08005931 	.word	0x08005931
 80058cc:	080058ad 	.word	0x080058ad
 80058d0:	080058ad 	.word	0x080058ad
 80058d4:	080058ad 	.word	0x080058ad
 80058d8:	080058ad 	.word	0x080058ad
 80058dc:	08005931 	.word	0x08005931
 80058e0:	080058ad 	.word	0x080058ad
 80058e4:	080058ad 	.word	0x080058ad
 80058e8:	080058ad 	.word	0x080058ad
 80058ec:	080058ad 	.word	0x080058ad
 80058f0:	08005a2f 	.word	0x08005a2f
 80058f4:	0800595b 	.word	0x0800595b
 80058f8:	080059e9 	.word	0x080059e9
 80058fc:	080058ad 	.word	0x080058ad
 8005900:	080058ad 	.word	0x080058ad
 8005904:	08005a51 	.word	0x08005a51
 8005908:	080058ad 	.word	0x080058ad
 800590c:	0800595b 	.word	0x0800595b
 8005910:	080058ad 	.word	0x080058ad
 8005914:	080058ad 	.word	0x080058ad
 8005918:	080059f1 	.word	0x080059f1
 800591c:	6833      	ldr	r3, [r6, #0]
 800591e:	1d1a      	adds	r2, r3, #4
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	6032      	str	r2, [r6, #0]
 8005924:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005928:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800592c:	2301      	movs	r3, #1
 800592e:	e09c      	b.n	8005a6a <_printf_i+0x1e6>
 8005930:	6833      	ldr	r3, [r6, #0]
 8005932:	6820      	ldr	r0, [r4, #0]
 8005934:	1d19      	adds	r1, r3, #4
 8005936:	6031      	str	r1, [r6, #0]
 8005938:	0606      	lsls	r6, r0, #24
 800593a:	d501      	bpl.n	8005940 <_printf_i+0xbc>
 800593c:	681d      	ldr	r5, [r3, #0]
 800593e:	e003      	b.n	8005948 <_printf_i+0xc4>
 8005940:	0645      	lsls	r5, r0, #25
 8005942:	d5fb      	bpl.n	800593c <_printf_i+0xb8>
 8005944:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005948:	2d00      	cmp	r5, #0
 800594a:	da03      	bge.n	8005954 <_printf_i+0xd0>
 800594c:	232d      	movs	r3, #45	@ 0x2d
 800594e:	426d      	negs	r5, r5
 8005950:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005954:	4858      	ldr	r0, [pc, #352]	@ (8005ab8 <_printf_i+0x234>)
 8005956:	230a      	movs	r3, #10
 8005958:	e011      	b.n	800597e <_printf_i+0xfa>
 800595a:	6821      	ldr	r1, [r4, #0]
 800595c:	6833      	ldr	r3, [r6, #0]
 800595e:	0608      	lsls	r0, r1, #24
 8005960:	f853 5b04 	ldr.w	r5, [r3], #4
 8005964:	d402      	bmi.n	800596c <_printf_i+0xe8>
 8005966:	0649      	lsls	r1, r1, #25
 8005968:	bf48      	it	mi
 800596a:	b2ad      	uxthmi	r5, r5
 800596c:	2f6f      	cmp	r7, #111	@ 0x6f
 800596e:	4852      	ldr	r0, [pc, #328]	@ (8005ab8 <_printf_i+0x234>)
 8005970:	6033      	str	r3, [r6, #0]
 8005972:	bf14      	ite	ne
 8005974:	230a      	movne	r3, #10
 8005976:	2308      	moveq	r3, #8
 8005978:	2100      	movs	r1, #0
 800597a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800597e:	6866      	ldr	r6, [r4, #4]
 8005980:	60a6      	str	r6, [r4, #8]
 8005982:	2e00      	cmp	r6, #0
 8005984:	db05      	blt.n	8005992 <_printf_i+0x10e>
 8005986:	6821      	ldr	r1, [r4, #0]
 8005988:	432e      	orrs	r6, r5
 800598a:	f021 0104 	bic.w	r1, r1, #4
 800598e:	6021      	str	r1, [r4, #0]
 8005990:	d04b      	beq.n	8005a2a <_printf_i+0x1a6>
 8005992:	4616      	mov	r6, r2
 8005994:	fbb5 f1f3 	udiv	r1, r5, r3
 8005998:	fb03 5711 	mls	r7, r3, r1, r5
 800599c:	5dc7      	ldrb	r7, [r0, r7]
 800599e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80059a2:	462f      	mov	r7, r5
 80059a4:	42bb      	cmp	r3, r7
 80059a6:	460d      	mov	r5, r1
 80059a8:	d9f4      	bls.n	8005994 <_printf_i+0x110>
 80059aa:	2b08      	cmp	r3, #8
 80059ac:	d10b      	bne.n	80059c6 <_printf_i+0x142>
 80059ae:	6823      	ldr	r3, [r4, #0]
 80059b0:	07df      	lsls	r7, r3, #31
 80059b2:	d508      	bpl.n	80059c6 <_printf_i+0x142>
 80059b4:	6923      	ldr	r3, [r4, #16]
 80059b6:	6861      	ldr	r1, [r4, #4]
 80059b8:	4299      	cmp	r1, r3
 80059ba:	bfde      	ittt	le
 80059bc:	2330      	movle	r3, #48	@ 0x30
 80059be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80059c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80059c6:	1b92      	subs	r2, r2, r6
 80059c8:	6122      	str	r2, [r4, #16]
 80059ca:	f8cd a000 	str.w	sl, [sp]
 80059ce:	464b      	mov	r3, r9
 80059d0:	aa03      	add	r2, sp, #12
 80059d2:	4621      	mov	r1, r4
 80059d4:	4640      	mov	r0, r8
 80059d6:	f7ff fee7 	bl	80057a8 <_printf_common>
 80059da:	3001      	adds	r0, #1
 80059dc:	d14a      	bne.n	8005a74 <_printf_i+0x1f0>
 80059de:	f04f 30ff 	mov.w	r0, #4294967295
 80059e2:	b004      	add	sp, #16
 80059e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	f043 0320 	orr.w	r3, r3, #32
 80059ee:	6023      	str	r3, [r4, #0]
 80059f0:	4832      	ldr	r0, [pc, #200]	@ (8005abc <_printf_i+0x238>)
 80059f2:	2778      	movs	r7, #120	@ 0x78
 80059f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059f8:	6823      	ldr	r3, [r4, #0]
 80059fa:	6831      	ldr	r1, [r6, #0]
 80059fc:	061f      	lsls	r7, r3, #24
 80059fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a02:	d402      	bmi.n	8005a0a <_printf_i+0x186>
 8005a04:	065f      	lsls	r7, r3, #25
 8005a06:	bf48      	it	mi
 8005a08:	b2ad      	uxthmi	r5, r5
 8005a0a:	6031      	str	r1, [r6, #0]
 8005a0c:	07d9      	lsls	r1, r3, #31
 8005a0e:	bf44      	itt	mi
 8005a10:	f043 0320 	orrmi.w	r3, r3, #32
 8005a14:	6023      	strmi	r3, [r4, #0]
 8005a16:	b11d      	cbz	r5, 8005a20 <_printf_i+0x19c>
 8005a18:	2310      	movs	r3, #16
 8005a1a:	e7ad      	b.n	8005978 <_printf_i+0xf4>
 8005a1c:	4826      	ldr	r0, [pc, #152]	@ (8005ab8 <_printf_i+0x234>)
 8005a1e:	e7e9      	b.n	80059f4 <_printf_i+0x170>
 8005a20:	6823      	ldr	r3, [r4, #0]
 8005a22:	f023 0320 	bic.w	r3, r3, #32
 8005a26:	6023      	str	r3, [r4, #0]
 8005a28:	e7f6      	b.n	8005a18 <_printf_i+0x194>
 8005a2a:	4616      	mov	r6, r2
 8005a2c:	e7bd      	b.n	80059aa <_printf_i+0x126>
 8005a2e:	6833      	ldr	r3, [r6, #0]
 8005a30:	6825      	ldr	r5, [r4, #0]
 8005a32:	6961      	ldr	r1, [r4, #20]
 8005a34:	1d18      	adds	r0, r3, #4
 8005a36:	6030      	str	r0, [r6, #0]
 8005a38:	062e      	lsls	r6, r5, #24
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	d501      	bpl.n	8005a42 <_printf_i+0x1be>
 8005a3e:	6019      	str	r1, [r3, #0]
 8005a40:	e002      	b.n	8005a48 <_printf_i+0x1c4>
 8005a42:	0668      	lsls	r0, r5, #25
 8005a44:	d5fb      	bpl.n	8005a3e <_printf_i+0x1ba>
 8005a46:	8019      	strh	r1, [r3, #0]
 8005a48:	2300      	movs	r3, #0
 8005a4a:	6123      	str	r3, [r4, #16]
 8005a4c:	4616      	mov	r6, r2
 8005a4e:	e7bc      	b.n	80059ca <_printf_i+0x146>
 8005a50:	6833      	ldr	r3, [r6, #0]
 8005a52:	1d1a      	adds	r2, r3, #4
 8005a54:	6032      	str	r2, [r6, #0]
 8005a56:	681e      	ldr	r6, [r3, #0]
 8005a58:	6862      	ldr	r2, [r4, #4]
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	4630      	mov	r0, r6
 8005a5e:	f7fa fbc7 	bl	80001f0 <memchr>
 8005a62:	b108      	cbz	r0, 8005a68 <_printf_i+0x1e4>
 8005a64:	1b80      	subs	r0, r0, r6
 8005a66:	6060      	str	r0, [r4, #4]
 8005a68:	6863      	ldr	r3, [r4, #4]
 8005a6a:	6123      	str	r3, [r4, #16]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a72:	e7aa      	b.n	80059ca <_printf_i+0x146>
 8005a74:	6923      	ldr	r3, [r4, #16]
 8005a76:	4632      	mov	r2, r6
 8005a78:	4649      	mov	r1, r9
 8005a7a:	4640      	mov	r0, r8
 8005a7c:	47d0      	blx	sl
 8005a7e:	3001      	adds	r0, #1
 8005a80:	d0ad      	beq.n	80059de <_printf_i+0x15a>
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	079b      	lsls	r3, r3, #30
 8005a86:	d413      	bmi.n	8005ab0 <_printf_i+0x22c>
 8005a88:	68e0      	ldr	r0, [r4, #12]
 8005a8a:	9b03      	ldr	r3, [sp, #12]
 8005a8c:	4298      	cmp	r0, r3
 8005a8e:	bfb8      	it	lt
 8005a90:	4618      	movlt	r0, r3
 8005a92:	e7a6      	b.n	80059e2 <_printf_i+0x15e>
 8005a94:	2301      	movs	r3, #1
 8005a96:	4632      	mov	r2, r6
 8005a98:	4649      	mov	r1, r9
 8005a9a:	4640      	mov	r0, r8
 8005a9c:	47d0      	blx	sl
 8005a9e:	3001      	adds	r0, #1
 8005aa0:	d09d      	beq.n	80059de <_printf_i+0x15a>
 8005aa2:	3501      	adds	r5, #1
 8005aa4:	68e3      	ldr	r3, [r4, #12]
 8005aa6:	9903      	ldr	r1, [sp, #12]
 8005aa8:	1a5b      	subs	r3, r3, r1
 8005aaa:	42ab      	cmp	r3, r5
 8005aac:	dcf2      	bgt.n	8005a94 <_printf_i+0x210>
 8005aae:	e7eb      	b.n	8005a88 <_printf_i+0x204>
 8005ab0:	2500      	movs	r5, #0
 8005ab2:	f104 0619 	add.w	r6, r4, #25
 8005ab6:	e7f5      	b.n	8005aa4 <_printf_i+0x220>
 8005ab8:	08007dba 	.word	0x08007dba
 8005abc:	08007dcb 	.word	0x08007dcb

08005ac0 <std>:
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	b510      	push	{r4, lr}
 8005ac4:	4604      	mov	r4, r0
 8005ac6:	e9c0 3300 	strd	r3, r3, [r0]
 8005aca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ace:	6083      	str	r3, [r0, #8]
 8005ad0:	8181      	strh	r1, [r0, #12]
 8005ad2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ad4:	81c2      	strh	r2, [r0, #14]
 8005ad6:	6183      	str	r3, [r0, #24]
 8005ad8:	4619      	mov	r1, r3
 8005ada:	2208      	movs	r2, #8
 8005adc:	305c      	adds	r0, #92	@ 0x5c
 8005ade:	f000 f9f9 	bl	8005ed4 <memset>
 8005ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b18 <std+0x58>)
 8005ae4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b1c <std+0x5c>)
 8005ae8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005aea:	4b0d      	ldr	r3, [pc, #52]	@ (8005b20 <std+0x60>)
 8005aec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005aee:	4b0d      	ldr	r3, [pc, #52]	@ (8005b24 <std+0x64>)
 8005af0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005af2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b28 <std+0x68>)
 8005af4:	6224      	str	r4, [r4, #32]
 8005af6:	429c      	cmp	r4, r3
 8005af8:	d006      	beq.n	8005b08 <std+0x48>
 8005afa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005afe:	4294      	cmp	r4, r2
 8005b00:	d002      	beq.n	8005b08 <std+0x48>
 8005b02:	33d0      	adds	r3, #208	@ 0xd0
 8005b04:	429c      	cmp	r4, r3
 8005b06:	d105      	bne.n	8005b14 <std+0x54>
 8005b08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b10:	f000 ba5c 	b.w	8005fcc <__retarget_lock_init_recursive>
 8005b14:	bd10      	pop	{r4, pc}
 8005b16:	bf00      	nop
 8005b18:	08005d25 	.word	0x08005d25
 8005b1c:	08005d47 	.word	0x08005d47
 8005b20:	08005d7f 	.word	0x08005d7f
 8005b24:	08005da3 	.word	0x08005da3
 8005b28:	200002d4 	.word	0x200002d4

08005b2c <stdio_exit_handler>:
 8005b2c:	4a02      	ldr	r2, [pc, #8]	@ (8005b38 <stdio_exit_handler+0xc>)
 8005b2e:	4903      	ldr	r1, [pc, #12]	@ (8005b3c <stdio_exit_handler+0x10>)
 8005b30:	4803      	ldr	r0, [pc, #12]	@ (8005b40 <stdio_exit_handler+0x14>)
 8005b32:	f000 b869 	b.w	8005c08 <_fwalk_sglue>
 8005b36:	bf00      	nop
 8005b38:	2000000c 	.word	0x2000000c
 8005b3c:	08007909 	.word	0x08007909
 8005b40:	2000001c 	.word	0x2000001c

08005b44 <cleanup_stdio>:
 8005b44:	6841      	ldr	r1, [r0, #4]
 8005b46:	4b0c      	ldr	r3, [pc, #48]	@ (8005b78 <cleanup_stdio+0x34>)
 8005b48:	4299      	cmp	r1, r3
 8005b4a:	b510      	push	{r4, lr}
 8005b4c:	4604      	mov	r4, r0
 8005b4e:	d001      	beq.n	8005b54 <cleanup_stdio+0x10>
 8005b50:	f001 feda 	bl	8007908 <_fflush_r>
 8005b54:	68a1      	ldr	r1, [r4, #8]
 8005b56:	4b09      	ldr	r3, [pc, #36]	@ (8005b7c <cleanup_stdio+0x38>)
 8005b58:	4299      	cmp	r1, r3
 8005b5a:	d002      	beq.n	8005b62 <cleanup_stdio+0x1e>
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	f001 fed3 	bl	8007908 <_fflush_r>
 8005b62:	68e1      	ldr	r1, [r4, #12]
 8005b64:	4b06      	ldr	r3, [pc, #24]	@ (8005b80 <cleanup_stdio+0x3c>)
 8005b66:	4299      	cmp	r1, r3
 8005b68:	d004      	beq.n	8005b74 <cleanup_stdio+0x30>
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b70:	f001 beca 	b.w	8007908 <_fflush_r>
 8005b74:	bd10      	pop	{r4, pc}
 8005b76:	bf00      	nop
 8005b78:	200002d4 	.word	0x200002d4
 8005b7c:	2000033c 	.word	0x2000033c
 8005b80:	200003a4 	.word	0x200003a4

08005b84 <global_stdio_init.part.0>:
 8005b84:	b510      	push	{r4, lr}
 8005b86:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb4 <global_stdio_init.part.0+0x30>)
 8005b88:	4c0b      	ldr	r4, [pc, #44]	@ (8005bb8 <global_stdio_init.part.0+0x34>)
 8005b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8005bbc <global_stdio_init.part.0+0x38>)
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	4620      	mov	r0, r4
 8005b90:	2200      	movs	r2, #0
 8005b92:	2104      	movs	r1, #4
 8005b94:	f7ff ff94 	bl	8005ac0 <std>
 8005b98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	2109      	movs	r1, #9
 8005ba0:	f7ff ff8e 	bl	8005ac0 <std>
 8005ba4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ba8:	2202      	movs	r2, #2
 8005baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bae:	2112      	movs	r1, #18
 8005bb0:	f7ff bf86 	b.w	8005ac0 <std>
 8005bb4:	2000040c 	.word	0x2000040c
 8005bb8:	200002d4 	.word	0x200002d4
 8005bbc:	08005b2d 	.word	0x08005b2d

08005bc0 <__sfp_lock_acquire>:
 8005bc0:	4801      	ldr	r0, [pc, #4]	@ (8005bc8 <__sfp_lock_acquire+0x8>)
 8005bc2:	f000 ba04 	b.w	8005fce <__retarget_lock_acquire_recursive>
 8005bc6:	bf00      	nop
 8005bc8:	20000415 	.word	0x20000415

08005bcc <__sfp_lock_release>:
 8005bcc:	4801      	ldr	r0, [pc, #4]	@ (8005bd4 <__sfp_lock_release+0x8>)
 8005bce:	f000 b9ff 	b.w	8005fd0 <__retarget_lock_release_recursive>
 8005bd2:	bf00      	nop
 8005bd4:	20000415 	.word	0x20000415

08005bd8 <__sinit>:
 8005bd8:	b510      	push	{r4, lr}
 8005bda:	4604      	mov	r4, r0
 8005bdc:	f7ff fff0 	bl	8005bc0 <__sfp_lock_acquire>
 8005be0:	6a23      	ldr	r3, [r4, #32]
 8005be2:	b11b      	cbz	r3, 8005bec <__sinit+0x14>
 8005be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be8:	f7ff bff0 	b.w	8005bcc <__sfp_lock_release>
 8005bec:	4b04      	ldr	r3, [pc, #16]	@ (8005c00 <__sinit+0x28>)
 8005bee:	6223      	str	r3, [r4, #32]
 8005bf0:	4b04      	ldr	r3, [pc, #16]	@ (8005c04 <__sinit+0x2c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1f5      	bne.n	8005be4 <__sinit+0xc>
 8005bf8:	f7ff ffc4 	bl	8005b84 <global_stdio_init.part.0>
 8005bfc:	e7f2      	b.n	8005be4 <__sinit+0xc>
 8005bfe:	bf00      	nop
 8005c00:	08005b45 	.word	0x08005b45
 8005c04:	2000040c 	.word	0x2000040c

08005c08 <_fwalk_sglue>:
 8005c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c0c:	4607      	mov	r7, r0
 8005c0e:	4688      	mov	r8, r1
 8005c10:	4614      	mov	r4, r2
 8005c12:	2600      	movs	r6, #0
 8005c14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c18:	f1b9 0901 	subs.w	r9, r9, #1
 8005c1c:	d505      	bpl.n	8005c2a <_fwalk_sglue+0x22>
 8005c1e:	6824      	ldr	r4, [r4, #0]
 8005c20:	2c00      	cmp	r4, #0
 8005c22:	d1f7      	bne.n	8005c14 <_fwalk_sglue+0xc>
 8005c24:	4630      	mov	r0, r6
 8005c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c2a:	89ab      	ldrh	r3, [r5, #12]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d907      	bls.n	8005c40 <_fwalk_sglue+0x38>
 8005c30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c34:	3301      	adds	r3, #1
 8005c36:	d003      	beq.n	8005c40 <_fwalk_sglue+0x38>
 8005c38:	4629      	mov	r1, r5
 8005c3a:	4638      	mov	r0, r7
 8005c3c:	47c0      	blx	r8
 8005c3e:	4306      	orrs	r6, r0
 8005c40:	3568      	adds	r5, #104	@ 0x68
 8005c42:	e7e9      	b.n	8005c18 <_fwalk_sglue+0x10>

08005c44 <iprintf>:
 8005c44:	b40f      	push	{r0, r1, r2, r3}
 8005c46:	b507      	push	{r0, r1, r2, lr}
 8005c48:	4906      	ldr	r1, [pc, #24]	@ (8005c64 <iprintf+0x20>)
 8005c4a:	ab04      	add	r3, sp, #16
 8005c4c:	6808      	ldr	r0, [r1, #0]
 8005c4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c52:	6881      	ldr	r1, [r0, #8]
 8005c54:	9301      	str	r3, [sp, #4]
 8005c56:	f001 fcbb 	bl	80075d0 <_vfiprintf_r>
 8005c5a:	b003      	add	sp, #12
 8005c5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c60:	b004      	add	sp, #16
 8005c62:	4770      	bx	lr
 8005c64:	20000018 	.word	0x20000018

08005c68 <_puts_r>:
 8005c68:	6a03      	ldr	r3, [r0, #32]
 8005c6a:	b570      	push	{r4, r5, r6, lr}
 8005c6c:	6884      	ldr	r4, [r0, #8]
 8005c6e:	4605      	mov	r5, r0
 8005c70:	460e      	mov	r6, r1
 8005c72:	b90b      	cbnz	r3, 8005c78 <_puts_r+0x10>
 8005c74:	f7ff ffb0 	bl	8005bd8 <__sinit>
 8005c78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c7a:	07db      	lsls	r3, r3, #31
 8005c7c:	d405      	bmi.n	8005c8a <_puts_r+0x22>
 8005c7e:	89a3      	ldrh	r3, [r4, #12]
 8005c80:	0598      	lsls	r0, r3, #22
 8005c82:	d402      	bmi.n	8005c8a <_puts_r+0x22>
 8005c84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c86:	f000 f9a2 	bl	8005fce <__retarget_lock_acquire_recursive>
 8005c8a:	89a3      	ldrh	r3, [r4, #12]
 8005c8c:	0719      	lsls	r1, r3, #28
 8005c8e:	d502      	bpl.n	8005c96 <_puts_r+0x2e>
 8005c90:	6923      	ldr	r3, [r4, #16]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d135      	bne.n	8005d02 <_puts_r+0x9a>
 8005c96:	4621      	mov	r1, r4
 8005c98:	4628      	mov	r0, r5
 8005c9a:	f000 f8c5 	bl	8005e28 <__swsetup_r>
 8005c9e:	b380      	cbz	r0, 8005d02 <_puts_r+0x9a>
 8005ca0:	f04f 35ff 	mov.w	r5, #4294967295
 8005ca4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ca6:	07da      	lsls	r2, r3, #31
 8005ca8:	d405      	bmi.n	8005cb6 <_puts_r+0x4e>
 8005caa:	89a3      	ldrh	r3, [r4, #12]
 8005cac:	059b      	lsls	r3, r3, #22
 8005cae:	d402      	bmi.n	8005cb6 <_puts_r+0x4e>
 8005cb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005cb2:	f000 f98d 	bl	8005fd0 <__retarget_lock_release_recursive>
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	bd70      	pop	{r4, r5, r6, pc}
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	da04      	bge.n	8005cc8 <_puts_r+0x60>
 8005cbe:	69a2      	ldr	r2, [r4, #24]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	dc17      	bgt.n	8005cf4 <_puts_r+0x8c>
 8005cc4:	290a      	cmp	r1, #10
 8005cc6:	d015      	beq.n	8005cf4 <_puts_r+0x8c>
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	6022      	str	r2, [r4, #0]
 8005cce:	7019      	strb	r1, [r3, #0]
 8005cd0:	68a3      	ldr	r3, [r4, #8]
 8005cd2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	60a3      	str	r3, [r4, #8]
 8005cda:	2900      	cmp	r1, #0
 8005cdc:	d1ed      	bne.n	8005cba <_puts_r+0x52>
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	da11      	bge.n	8005d06 <_puts_r+0x9e>
 8005ce2:	4622      	mov	r2, r4
 8005ce4:	210a      	movs	r1, #10
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f000 f85f 	bl	8005daa <__swbuf_r>
 8005cec:	3001      	adds	r0, #1
 8005cee:	d0d7      	beq.n	8005ca0 <_puts_r+0x38>
 8005cf0:	250a      	movs	r5, #10
 8005cf2:	e7d7      	b.n	8005ca4 <_puts_r+0x3c>
 8005cf4:	4622      	mov	r2, r4
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	f000 f857 	bl	8005daa <__swbuf_r>
 8005cfc:	3001      	adds	r0, #1
 8005cfe:	d1e7      	bne.n	8005cd0 <_puts_r+0x68>
 8005d00:	e7ce      	b.n	8005ca0 <_puts_r+0x38>
 8005d02:	3e01      	subs	r6, #1
 8005d04:	e7e4      	b.n	8005cd0 <_puts_r+0x68>
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	6022      	str	r2, [r4, #0]
 8005d0c:	220a      	movs	r2, #10
 8005d0e:	701a      	strb	r2, [r3, #0]
 8005d10:	e7ee      	b.n	8005cf0 <_puts_r+0x88>
	...

08005d14 <puts>:
 8005d14:	4b02      	ldr	r3, [pc, #8]	@ (8005d20 <puts+0xc>)
 8005d16:	4601      	mov	r1, r0
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	f7ff bfa5 	b.w	8005c68 <_puts_r>
 8005d1e:	bf00      	nop
 8005d20:	20000018 	.word	0x20000018

08005d24 <__sread>:
 8005d24:	b510      	push	{r4, lr}
 8005d26:	460c      	mov	r4, r1
 8005d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d2c:	f000 f900 	bl	8005f30 <_read_r>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	bfab      	itete	ge
 8005d34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d36:	89a3      	ldrhlt	r3, [r4, #12]
 8005d38:	181b      	addge	r3, r3, r0
 8005d3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d3e:	bfac      	ite	ge
 8005d40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d42:	81a3      	strhlt	r3, [r4, #12]
 8005d44:	bd10      	pop	{r4, pc}

08005d46 <__swrite>:
 8005d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d4a:	461f      	mov	r7, r3
 8005d4c:	898b      	ldrh	r3, [r1, #12]
 8005d4e:	05db      	lsls	r3, r3, #23
 8005d50:	4605      	mov	r5, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	4616      	mov	r6, r2
 8005d56:	d505      	bpl.n	8005d64 <__swrite+0x1e>
 8005d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f000 f8d4 	bl	8005f0c <_lseek_r>
 8005d64:	89a3      	ldrh	r3, [r4, #12]
 8005d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d6e:	81a3      	strh	r3, [r4, #12]
 8005d70:	4632      	mov	r2, r6
 8005d72:	463b      	mov	r3, r7
 8005d74:	4628      	mov	r0, r5
 8005d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d7a:	f000 b8eb 	b.w	8005f54 <_write_r>

08005d7e <__sseek>:
 8005d7e:	b510      	push	{r4, lr}
 8005d80:	460c      	mov	r4, r1
 8005d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d86:	f000 f8c1 	bl	8005f0c <_lseek_r>
 8005d8a:	1c43      	adds	r3, r0, #1
 8005d8c:	89a3      	ldrh	r3, [r4, #12]
 8005d8e:	bf15      	itete	ne
 8005d90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d9a:	81a3      	strheq	r3, [r4, #12]
 8005d9c:	bf18      	it	ne
 8005d9e:	81a3      	strhne	r3, [r4, #12]
 8005da0:	bd10      	pop	{r4, pc}

08005da2 <__sclose>:
 8005da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da6:	f000 b8a1 	b.w	8005eec <_close_r>

08005daa <__swbuf_r>:
 8005daa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dac:	460e      	mov	r6, r1
 8005dae:	4614      	mov	r4, r2
 8005db0:	4605      	mov	r5, r0
 8005db2:	b118      	cbz	r0, 8005dbc <__swbuf_r+0x12>
 8005db4:	6a03      	ldr	r3, [r0, #32]
 8005db6:	b90b      	cbnz	r3, 8005dbc <__swbuf_r+0x12>
 8005db8:	f7ff ff0e 	bl	8005bd8 <__sinit>
 8005dbc:	69a3      	ldr	r3, [r4, #24]
 8005dbe:	60a3      	str	r3, [r4, #8]
 8005dc0:	89a3      	ldrh	r3, [r4, #12]
 8005dc2:	071a      	lsls	r2, r3, #28
 8005dc4:	d501      	bpl.n	8005dca <__swbuf_r+0x20>
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	b943      	cbnz	r3, 8005ddc <__swbuf_r+0x32>
 8005dca:	4621      	mov	r1, r4
 8005dcc:	4628      	mov	r0, r5
 8005dce:	f000 f82b 	bl	8005e28 <__swsetup_r>
 8005dd2:	b118      	cbz	r0, 8005ddc <__swbuf_r+0x32>
 8005dd4:	f04f 37ff 	mov.w	r7, #4294967295
 8005dd8:	4638      	mov	r0, r7
 8005dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ddc:	6823      	ldr	r3, [r4, #0]
 8005dde:	6922      	ldr	r2, [r4, #16]
 8005de0:	1a98      	subs	r0, r3, r2
 8005de2:	6963      	ldr	r3, [r4, #20]
 8005de4:	b2f6      	uxtb	r6, r6
 8005de6:	4283      	cmp	r3, r0
 8005de8:	4637      	mov	r7, r6
 8005dea:	dc05      	bgt.n	8005df8 <__swbuf_r+0x4e>
 8005dec:	4621      	mov	r1, r4
 8005dee:	4628      	mov	r0, r5
 8005df0:	f001 fd8a 	bl	8007908 <_fflush_r>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d1ed      	bne.n	8005dd4 <__swbuf_r+0x2a>
 8005df8:	68a3      	ldr	r3, [r4, #8]
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	60a3      	str	r3, [r4, #8]
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	6022      	str	r2, [r4, #0]
 8005e04:	701e      	strb	r6, [r3, #0]
 8005e06:	6962      	ldr	r2, [r4, #20]
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d004      	beq.n	8005e18 <__swbuf_r+0x6e>
 8005e0e:	89a3      	ldrh	r3, [r4, #12]
 8005e10:	07db      	lsls	r3, r3, #31
 8005e12:	d5e1      	bpl.n	8005dd8 <__swbuf_r+0x2e>
 8005e14:	2e0a      	cmp	r6, #10
 8005e16:	d1df      	bne.n	8005dd8 <__swbuf_r+0x2e>
 8005e18:	4621      	mov	r1, r4
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	f001 fd74 	bl	8007908 <_fflush_r>
 8005e20:	2800      	cmp	r0, #0
 8005e22:	d0d9      	beq.n	8005dd8 <__swbuf_r+0x2e>
 8005e24:	e7d6      	b.n	8005dd4 <__swbuf_r+0x2a>
	...

08005e28 <__swsetup_r>:
 8005e28:	b538      	push	{r3, r4, r5, lr}
 8005e2a:	4b29      	ldr	r3, [pc, #164]	@ (8005ed0 <__swsetup_r+0xa8>)
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	460c      	mov	r4, r1
 8005e32:	b118      	cbz	r0, 8005e3c <__swsetup_r+0x14>
 8005e34:	6a03      	ldr	r3, [r0, #32]
 8005e36:	b90b      	cbnz	r3, 8005e3c <__swsetup_r+0x14>
 8005e38:	f7ff fece 	bl	8005bd8 <__sinit>
 8005e3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e40:	0719      	lsls	r1, r3, #28
 8005e42:	d422      	bmi.n	8005e8a <__swsetup_r+0x62>
 8005e44:	06da      	lsls	r2, r3, #27
 8005e46:	d407      	bmi.n	8005e58 <__swsetup_r+0x30>
 8005e48:	2209      	movs	r2, #9
 8005e4a:	602a      	str	r2, [r5, #0]
 8005e4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e50:	81a3      	strh	r3, [r4, #12]
 8005e52:	f04f 30ff 	mov.w	r0, #4294967295
 8005e56:	e033      	b.n	8005ec0 <__swsetup_r+0x98>
 8005e58:	0758      	lsls	r0, r3, #29
 8005e5a:	d512      	bpl.n	8005e82 <__swsetup_r+0x5a>
 8005e5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e5e:	b141      	cbz	r1, 8005e72 <__swsetup_r+0x4a>
 8005e60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e64:	4299      	cmp	r1, r3
 8005e66:	d002      	beq.n	8005e6e <__swsetup_r+0x46>
 8005e68:	4628      	mov	r0, r5
 8005e6a:	f000 ff0d 	bl	8006c88 <_free_r>
 8005e6e:	2300      	movs	r3, #0
 8005e70:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e72:	89a3      	ldrh	r3, [r4, #12]
 8005e74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005e78:	81a3      	strh	r3, [r4, #12]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	6063      	str	r3, [r4, #4]
 8005e7e:	6923      	ldr	r3, [r4, #16]
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	89a3      	ldrh	r3, [r4, #12]
 8005e84:	f043 0308 	orr.w	r3, r3, #8
 8005e88:	81a3      	strh	r3, [r4, #12]
 8005e8a:	6923      	ldr	r3, [r4, #16]
 8005e8c:	b94b      	cbnz	r3, 8005ea2 <__swsetup_r+0x7a>
 8005e8e:	89a3      	ldrh	r3, [r4, #12]
 8005e90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005e94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e98:	d003      	beq.n	8005ea2 <__swsetup_r+0x7a>
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	f001 fd81 	bl	80079a4 <__smakebuf_r>
 8005ea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ea6:	f013 0201 	ands.w	r2, r3, #1
 8005eaa:	d00a      	beq.n	8005ec2 <__swsetup_r+0x9a>
 8005eac:	2200      	movs	r2, #0
 8005eae:	60a2      	str	r2, [r4, #8]
 8005eb0:	6962      	ldr	r2, [r4, #20]
 8005eb2:	4252      	negs	r2, r2
 8005eb4:	61a2      	str	r2, [r4, #24]
 8005eb6:	6922      	ldr	r2, [r4, #16]
 8005eb8:	b942      	cbnz	r2, 8005ecc <__swsetup_r+0xa4>
 8005eba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005ebe:	d1c5      	bne.n	8005e4c <__swsetup_r+0x24>
 8005ec0:	bd38      	pop	{r3, r4, r5, pc}
 8005ec2:	0799      	lsls	r1, r3, #30
 8005ec4:	bf58      	it	pl
 8005ec6:	6962      	ldrpl	r2, [r4, #20]
 8005ec8:	60a2      	str	r2, [r4, #8]
 8005eca:	e7f4      	b.n	8005eb6 <__swsetup_r+0x8e>
 8005ecc:	2000      	movs	r0, #0
 8005ece:	e7f7      	b.n	8005ec0 <__swsetup_r+0x98>
 8005ed0:	20000018 	.word	0x20000018

08005ed4 <memset>:
 8005ed4:	4402      	add	r2, r0
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d100      	bne.n	8005ede <memset+0xa>
 8005edc:	4770      	bx	lr
 8005ede:	f803 1b01 	strb.w	r1, [r3], #1
 8005ee2:	e7f9      	b.n	8005ed8 <memset+0x4>

08005ee4 <_localeconv_r>:
 8005ee4:	4800      	ldr	r0, [pc, #0]	@ (8005ee8 <_localeconv_r+0x4>)
 8005ee6:	4770      	bx	lr
 8005ee8:	20000158 	.word	0x20000158

08005eec <_close_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4d06      	ldr	r5, [pc, #24]	@ (8005f08 <_close_r+0x1c>)
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	4608      	mov	r0, r1
 8005ef6:	602b      	str	r3, [r5, #0]
 8005ef8:	f7fb fbd9 	bl	80016ae <_close>
 8005efc:	1c43      	adds	r3, r0, #1
 8005efe:	d102      	bne.n	8005f06 <_close_r+0x1a>
 8005f00:	682b      	ldr	r3, [r5, #0]
 8005f02:	b103      	cbz	r3, 8005f06 <_close_r+0x1a>
 8005f04:	6023      	str	r3, [r4, #0]
 8005f06:	bd38      	pop	{r3, r4, r5, pc}
 8005f08:	20000410 	.word	0x20000410

08005f0c <_lseek_r>:
 8005f0c:	b538      	push	{r3, r4, r5, lr}
 8005f0e:	4d07      	ldr	r5, [pc, #28]	@ (8005f2c <_lseek_r+0x20>)
 8005f10:	4604      	mov	r4, r0
 8005f12:	4608      	mov	r0, r1
 8005f14:	4611      	mov	r1, r2
 8005f16:	2200      	movs	r2, #0
 8005f18:	602a      	str	r2, [r5, #0]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	f7fb fbee 	bl	80016fc <_lseek>
 8005f20:	1c43      	adds	r3, r0, #1
 8005f22:	d102      	bne.n	8005f2a <_lseek_r+0x1e>
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	b103      	cbz	r3, 8005f2a <_lseek_r+0x1e>
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	bd38      	pop	{r3, r4, r5, pc}
 8005f2c:	20000410 	.word	0x20000410

08005f30 <_read_r>:
 8005f30:	b538      	push	{r3, r4, r5, lr}
 8005f32:	4d07      	ldr	r5, [pc, #28]	@ (8005f50 <_read_r+0x20>)
 8005f34:	4604      	mov	r4, r0
 8005f36:	4608      	mov	r0, r1
 8005f38:	4611      	mov	r1, r2
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	602a      	str	r2, [r5, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	f7fb fb7c 	bl	800163c <_read>
 8005f44:	1c43      	adds	r3, r0, #1
 8005f46:	d102      	bne.n	8005f4e <_read_r+0x1e>
 8005f48:	682b      	ldr	r3, [r5, #0]
 8005f4a:	b103      	cbz	r3, 8005f4e <_read_r+0x1e>
 8005f4c:	6023      	str	r3, [r4, #0]
 8005f4e:	bd38      	pop	{r3, r4, r5, pc}
 8005f50:	20000410 	.word	0x20000410

08005f54 <_write_r>:
 8005f54:	b538      	push	{r3, r4, r5, lr}
 8005f56:	4d07      	ldr	r5, [pc, #28]	@ (8005f74 <_write_r+0x20>)
 8005f58:	4604      	mov	r4, r0
 8005f5a:	4608      	mov	r0, r1
 8005f5c:	4611      	mov	r1, r2
 8005f5e:	2200      	movs	r2, #0
 8005f60:	602a      	str	r2, [r5, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	f7fb fb87 	bl	8001676 <_write>
 8005f68:	1c43      	adds	r3, r0, #1
 8005f6a:	d102      	bne.n	8005f72 <_write_r+0x1e>
 8005f6c:	682b      	ldr	r3, [r5, #0]
 8005f6e:	b103      	cbz	r3, 8005f72 <_write_r+0x1e>
 8005f70:	6023      	str	r3, [r4, #0]
 8005f72:	bd38      	pop	{r3, r4, r5, pc}
 8005f74:	20000410 	.word	0x20000410

08005f78 <__errno>:
 8005f78:	4b01      	ldr	r3, [pc, #4]	@ (8005f80 <__errno+0x8>)
 8005f7a:	6818      	ldr	r0, [r3, #0]
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	20000018 	.word	0x20000018

08005f84 <__libc_init_array>:
 8005f84:	b570      	push	{r4, r5, r6, lr}
 8005f86:	4d0d      	ldr	r5, [pc, #52]	@ (8005fbc <__libc_init_array+0x38>)
 8005f88:	4c0d      	ldr	r4, [pc, #52]	@ (8005fc0 <__libc_init_array+0x3c>)
 8005f8a:	1b64      	subs	r4, r4, r5
 8005f8c:	10a4      	asrs	r4, r4, #2
 8005f8e:	2600      	movs	r6, #0
 8005f90:	42a6      	cmp	r6, r4
 8005f92:	d109      	bne.n	8005fa8 <__libc_init_array+0x24>
 8005f94:	4d0b      	ldr	r5, [pc, #44]	@ (8005fc4 <__libc_init_array+0x40>)
 8005f96:	4c0c      	ldr	r4, [pc, #48]	@ (8005fc8 <__libc_init_array+0x44>)
 8005f98:	f001 fe30 	bl	8007bfc <_init>
 8005f9c:	1b64      	subs	r4, r4, r5
 8005f9e:	10a4      	asrs	r4, r4, #2
 8005fa0:	2600      	movs	r6, #0
 8005fa2:	42a6      	cmp	r6, r4
 8005fa4:	d105      	bne.n	8005fb2 <__libc_init_array+0x2e>
 8005fa6:	bd70      	pop	{r4, r5, r6, pc}
 8005fa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fac:	4798      	blx	r3
 8005fae:	3601      	adds	r6, #1
 8005fb0:	e7ee      	b.n	8005f90 <__libc_init_array+0xc>
 8005fb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fb6:	4798      	blx	r3
 8005fb8:	3601      	adds	r6, #1
 8005fba:	e7f2      	b.n	8005fa2 <__libc_init_array+0x1e>
 8005fbc:	08008124 	.word	0x08008124
 8005fc0:	08008124 	.word	0x08008124
 8005fc4:	08008124 	.word	0x08008124
 8005fc8:	08008128 	.word	0x08008128

08005fcc <__retarget_lock_init_recursive>:
 8005fcc:	4770      	bx	lr

08005fce <__retarget_lock_acquire_recursive>:
 8005fce:	4770      	bx	lr

08005fd0 <__retarget_lock_release_recursive>:
 8005fd0:	4770      	bx	lr

08005fd2 <quorem>:
 8005fd2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd6:	6903      	ldr	r3, [r0, #16]
 8005fd8:	690c      	ldr	r4, [r1, #16]
 8005fda:	42a3      	cmp	r3, r4
 8005fdc:	4607      	mov	r7, r0
 8005fde:	db7e      	blt.n	80060de <quorem+0x10c>
 8005fe0:	3c01      	subs	r4, #1
 8005fe2:	f101 0814 	add.w	r8, r1, #20
 8005fe6:	00a3      	lsls	r3, r4, #2
 8005fe8:	f100 0514 	add.w	r5, r0, #20
 8005fec:	9300      	str	r3, [sp, #0]
 8005fee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ff2:	9301      	str	r3, [sp, #4]
 8005ff4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ff8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	429a      	cmp	r2, r3
 8006000:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006004:	fbb2 f6f3 	udiv	r6, r2, r3
 8006008:	d32e      	bcc.n	8006068 <quorem+0x96>
 800600a:	f04f 0a00 	mov.w	sl, #0
 800600e:	46c4      	mov	ip, r8
 8006010:	46ae      	mov	lr, r5
 8006012:	46d3      	mov	fp, sl
 8006014:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006018:	b298      	uxth	r0, r3
 800601a:	fb06 a000 	mla	r0, r6, r0, sl
 800601e:	0c02      	lsrs	r2, r0, #16
 8006020:	0c1b      	lsrs	r3, r3, #16
 8006022:	fb06 2303 	mla	r3, r6, r3, r2
 8006026:	f8de 2000 	ldr.w	r2, [lr]
 800602a:	b280      	uxth	r0, r0
 800602c:	b292      	uxth	r2, r2
 800602e:	1a12      	subs	r2, r2, r0
 8006030:	445a      	add	r2, fp
 8006032:	f8de 0000 	ldr.w	r0, [lr]
 8006036:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800603a:	b29b      	uxth	r3, r3
 800603c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006040:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006044:	b292      	uxth	r2, r2
 8006046:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800604a:	45e1      	cmp	r9, ip
 800604c:	f84e 2b04 	str.w	r2, [lr], #4
 8006050:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006054:	d2de      	bcs.n	8006014 <quorem+0x42>
 8006056:	9b00      	ldr	r3, [sp, #0]
 8006058:	58eb      	ldr	r3, [r5, r3]
 800605a:	b92b      	cbnz	r3, 8006068 <quorem+0x96>
 800605c:	9b01      	ldr	r3, [sp, #4]
 800605e:	3b04      	subs	r3, #4
 8006060:	429d      	cmp	r5, r3
 8006062:	461a      	mov	r2, r3
 8006064:	d32f      	bcc.n	80060c6 <quorem+0xf4>
 8006066:	613c      	str	r4, [r7, #16]
 8006068:	4638      	mov	r0, r7
 800606a:	f001 f97f 	bl	800736c <__mcmp>
 800606e:	2800      	cmp	r0, #0
 8006070:	db25      	blt.n	80060be <quorem+0xec>
 8006072:	4629      	mov	r1, r5
 8006074:	2000      	movs	r0, #0
 8006076:	f858 2b04 	ldr.w	r2, [r8], #4
 800607a:	f8d1 c000 	ldr.w	ip, [r1]
 800607e:	fa1f fe82 	uxth.w	lr, r2
 8006082:	fa1f f38c 	uxth.w	r3, ip
 8006086:	eba3 030e 	sub.w	r3, r3, lr
 800608a:	4403      	add	r3, r0
 800608c:	0c12      	lsrs	r2, r2, #16
 800608e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006092:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006096:	b29b      	uxth	r3, r3
 8006098:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800609c:	45c1      	cmp	r9, r8
 800609e:	f841 3b04 	str.w	r3, [r1], #4
 80060a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80060a6:	d2e6      	bcs.n	8006076 <quorem+0xa4>
 80060a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060b0:	b922      	cbnz	r2, 80060bc <quorem+0xea>
 80060b2:	3b04      	subs	r3, #4
 80060b4:	429d      	cmp	r5, r3
 80060b6:	461a      	mov	r2, r3
 80060b8:	d30b      	bcc.n	80060d2 <quorem+0x100>
 80060ba:	613c      	str	r4, [r7, #16]
 80060bc:	3601      	adds	r6, #1
 80060be:	4630      	mov	r0, r6
 80060c0:	b003      	add	sp, #12
 80060c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060c6:	6812      	ldr	r2, [r2, #0]
 80060c8:	3b04      	subs	r3, #4
 80060ca:	2a00      	cmp	r2, #0
 80060cc:	d1cb      	bne.n	8006066 <quorem+0x94>
 80060ce:	3c01      	subs	r4, #1
 80060d0:	e7c6      	b.n	8006060 <quorem+0x8e>
 80060d2:	6812      	ldr	r2, [r2, #0]
 80060d4:	3b04      	subs	r3, #4
 80060d6:	2a00      	cmp	r2, #0
 80060d8:	d1ef      	bne.n	80060ba <quorem+0xe8>
 80060da:	3c01      	subs	r4, #1
 80060dc:	e7ea      	b.n	80060b4 <quorem+0xe2>
 80060de:	2000      	movs	r0, #0
 80060e0:	e7ee      	b.n	80060c0 <quorem+0xee>
 80060e2:	0000      	movs	r0, r0
 80060e4:	0000      	movs	r0, r0
	...

080060e8 <_dtoa_r>:
 80060e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ec:	69c7      	ldr	r7, [r0, #28]
 80060ee:	b097      	sub	sp, #92	@ 0x5c
 80060f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80060f4:	ec55 4b10 	vmov	r4, r5, d0
 80060f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80060fa:	9107      	str	r1, [sp, #28]
 80060fc:	4681      	mov	r9, r0
 80060fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8006100:	9311      	str	r3, [sp, #68]	@ 0x44
 8006102:	b97f      	cbnz	r7, 8006124 <_dtoa_r+0x3c>
 8006104:	2010      	movs	r0, #16
 8006106:	f000 fe09 	bl	8006d1c <malloc>
 800610a:	4602      	mov	r2, r0
 800610c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006110:	b920      	cbnz	r0, 800611c <_dtoa_r+0x34>
 8006112:	4ba9      	ldr	r3, [pc, #676]	@ (80063b8 <_dtoa_r+0x2d0>)
 8006114:	21ef      	movs	r1, #239	@ 0xef
 8006116:	48a9      	ldr	r0, [pc, #676]	@ (80063bc <_dtoa_r+0x2d4>)
 8006118:	f001 fcc0 	bl	8007a9c <__assert_func>
 800611c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006120:	6007      	str	r7, [r0, #0]
 8006122:	60c7      	str	r7, [r0, #12]
 8006124:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006128:	6819      	ldr	r1, [r3, #0]
 800612a:	b159      	cbz	r1, 8006144 <_dtoa_r+0x5c>
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	604a      	str	r2, [r1, #4]
 8006130:	2301      	movs	r3, #1
 8006132:	4093      	lsls	r3, r2
 8006134:	608b      	str	r3, [r1, #8]
 8006136:	4648      	mov	r0, r9
 8006138:	f000 fee6 	bl	8006f08 <_Bfree>
 800613c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006140:	2200      	movs	r2, #0
 8006142:	601a      	str	r2, [r3, #0]
 8006144:	1e2b      	subs	r3, r5, #0
 8006146:	bfb9      	ittee	lt
 8006148:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800614c:	9305      	strlt	r3, [sp, #20]
 800614e:	2300      	movge	r3, #0
 8006150:	6033      	strge	r3, [r6, #0]
 8006152:	9f05      	ldr	r7, [sp, #20]
 8006154:	4b9a      	ldr	r3, [pc, #616]	@ (80063c0 <_dtoa_r+0x2d8>)
 8006156:	bfbc      	itt	lt
 8006158:	2201      	movlt	r2, #1
 800615a:	6032      	strlt	r2, [r6, #0]
 800615c:	43bb      	bics	r3, r7
 800615e:	d112      	bne.n	8006186 <_dtoa_r+0x9e>
 8006160:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006162:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800616c:	4323      	orrs	r3, r4
 800616e:	f000 855a 	beq.w	8006c26 <_dtoa_r+0xb3e>
 8006172:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006174:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80063d4 <_dtoa_r+0x2ec>
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 855c 	beq.w	8006c36 <_dtoa_r+0xb4e>
 800617e:	f10a 0303 	add.w	r3, sl, #3
 8006182:	f000 bd56 	b.w	8006c32 <_dtoa_r+0xb4a>
 8006186:	ed9d 7b04 	vldr	d7, [sp, #16]
 800618a:	2200      	movs	r2, #0
 800618c:	ec51 0b17 	vmov	r0, r1, d7
 8006190:	2300      	movs	r3, #0
 8006192:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006196:	f7fa fca7 	bl	8000ae8 <__aeabi_dcmpeq>
 800619a:	4680      	mov	r8, r0
 800619c:	b158      	cbz	r0, 80061b6 <_dtoa_r+0xce>
 800619e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80061a0:	2301      	movs	r3, #1
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061a6:	b113      	cbz	r3, 80061ae <_dtoa_r+0xc6>
 80061a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80061aa:	4b86      	ldr	r3, [pc, #536]	@ (80063c4 <_dtoa_r+0x2dc>)
 80061ac:	6013      	str	r3, [r2, #0]
 80061ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80063d8 <_dtoa_r+0x2f0>
 80061b2:	f000 bd40 	b.w	8006c36 <_dtoa_r+0xb4e>
 80061b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80061ba:	aa14      	add	r2, sp, #80	@ 0x50
 80061bc:	a915      	add	r1, sp, #84	@ 0x54
 80061be:	4648      	mov	r0, r9
 80061c0:	f001 f984 	bl	80074cc <__d2b>
 80061c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80061c8:	9002      	str	r0, [sp, #8]
 80061ca:	2e00      	cmp	r6, #0
 80061cc:	d078      	beq.n	80062c0 <_dtoa_r+0x1d8>
 80061ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80061d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80061e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80061e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80061e8:	4619      	mov	r1, r3
 80061ea:	2200      	movs	r2, #0
 80061ec:	4b76      	ldr	r3, [pc, #472]	@ (80063c8 <_dtoa_r+0x2e0>)
 80061ee:	f7fa f85b 	bl	80002a8 <__aeabi_dsub>
 80061f2:	a36b      	add	r3, pc, #428	@ (adr r3, 80063a0 <_dtoa_r+0x2b8>)
 80061f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f8:	f7fa fa0e 	bl	8000618 <__aeabi_dmul>
 80061fc:	a36a      	add	r3, pc, #424	@ (adr r3, 80063a8 <_dtoa_r+0x2c0>)
 80061fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006202:	f7fa f853 	bl	80002ac <__adddf3>
 8006206:	4604      	mov	r4, r0
 8006208:	4630      	mov	r0, r6
 800620a:	460d      	mov	r5, r1
 800620c:	f7fa f99a 	bl	8000544 <__aeabi_i2d>
 8006210:	a367      	add	r3, pc, #412	@ (adr r3, 80063b0 <_dtoa_r+0x2c8>)
 8006212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006216:	f7fa f9ff 	bl	8000618 <__aeabi_dmul>
 800621a:	4602      	mov	r2, r0
 800621c:	460b      	mov	r3, r1
 800621e:	4620      	mov	r0, r4
 8006220:	4629      	mov	r1, r5
 8006222:	f7fa f843 	bl	80002ac <__adddf3>
 8006226:	4604      	mov	r4, r0
 8006228:	460d      	mov	r5, r1
 800622a:	f7fa fca5 	bl	8000b78 <__aeabi_d2iz>
 800622e:	2200      	movs	r2, #0
 8006230:	4607      	mov	r7, r0
 8006232:	2300      	movs	r3, #0
 8006234:	4620      	mov	r0, r4
 8006236:	4629      	mov	r1, r5
 8006238:	f7fa fc60 	bl	8000afc <__aeabi_dcmplt>
 800623c:	b140      	cbz	r0, 8006250 <_dtoa_r+0x168>
 800623e:	4638      	mov	r0, r7
 8006240:	f7fa f980 	bl	8000544 <__aeabi_i2d>
 8006244:	4622      	mov	r2, r4
 8006246:	462b      	mov	r3, r5
 8006248:	f7fa fc4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800624c:	b900      	cbnz	r0, 8006250 <_dtoa_r+0x168>
 800624e:	3f01      	subs	r7, #1
 8006250:	2f16      	cmp	r7, #22
 8006252:	d852      	bhi.n	80062fa <_dtoa_r+0x212>
 8006254:	4b5d      	ldr	r3, [pc, #372]	@ (80063cc <_dtoa_r+0x2e4>)
 8006256:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800625a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006262:	f7fa fc4b 	bl	8000afc <__aeabi_dcmplt>
 8006266:	2800      	cmp	r0, #0
 8006268:	d049      	beq.n	80062fe <_dtoa_r+0x216>
 800626a:	3f01      	subs	r7, #1
 800626c:	2300      	movs	r3, #0
 800626e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006270:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006272:	1b9b      	subs	r3, r3, r6
 8006274:	1e5a      	subs	r2, r3, #1
 8006276:	bf45      	ittet	mi
 8006278:	f1c3 0301 	rsbmi	r3, r3, #1
 800627c:	9300      	strmi	r3, [sp, #0]
 800627e:	2300      	movpl	r3, #0
 8006280:	2300      	movmi	r3, #0
 8006282:	9206      	str	r2, [sp, #24]
 8006284:	bf54      	ite	pl
 8006286:	9300      	strpl	r3, [sp, #0]
 8006288:	9306      	strmi	r3, [sp, #24]
 800628a:	2f00      	cmp	r7, #0
 800628c:	db39      	blt.n	8006302 <_dtoa_r+0x21a>
 800628e:	9b06      	ldr	r3, [sp, #24]
 8006290:	970d      	str	r7, [sp, #52]	@ 0x34
 8006292:	443b      	add	r3, r7
 8006294:	9306      	str	r3, [sp, #24]
 8006296:	2300      	movs	r3, #0
 8006298:	9308      	str	r3, [sp, #32]
 800629a:	9b07      	ldr	r3, [sp, #28]
 800629c:	2b09      	cmp	r3, #9
 800629e:	d863      	bhi.n	8006368 <_dtoa_r+0x280>
 80062a0:	2b05      	cmp	r3, #5
 80062a2:	bfc4      	itt	gt
 80062a4:	3b04      	subgt	r3, #4
 80062a6:	9307      	strgt	r3, [sp, #28]
 80062a8:	9b07      	ldr	r3, [sp, #28]
 80062aa:	f1a3 0302 	sub.w	r3, r3, #2
 80062ae:	bfcc      	ite	gt
 80062b0:	2400      	movgt	r4, #0
 80062b2:	2401      	movle	r4, #1
 80062b4:	2b03      	cmp	r3, #3
 80062b6:	d863      	bhi.n	8006380 <_dtoa_r+0x298>
 80062b8:	e8df f003 	tbb	[pc, r3]
 80062bc:	2b375452 	.word	0x2b375452
 80062c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80062c4:	441e      	add	r6, r3
 80062c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80062ca:	2b20      	cmp	r3, #32
 80062cc:	bfc1      	itttt	gt
 80062ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80062d2:	409f      	lslgt	r7, r3
 80062d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80062d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80062dc:	bfd6      	itet	le
 80062de:	f1c3 0320 	rsble	r3, r3, #32
 80062e2:	ea47 0003 	orrgt.w	r0, r7, r3
 80062e6:	fa04 f003 	lslle.w	r0, r4, r3
 80062ea:	f7fa f91b 	bl	8000524 <__aeabi_ui2d>
 80062ee:	2201      	movs	r2, #1
 80062f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80062f4:	3e01      	subs	r6, #1
 80062f6:	9212      	str	r2, [sp, #72]	@ 0x48
 80062f8:	e776      	b.n	80061e8 <_dtoa_r+0x100>
 80062fa:	2301      	movs	r3, #1
 80062fc:	e7b7      	b.n	800626e <_dtoa_r+0x186>
 80062fe:	9010      	str	r0, [sp, #64]	@ 0x40
 8006300:	e7b6      	b.n	8006270 <_dtoa_r+0x188>
 8006302:	9b00      	ldr	r3, [sp, #0]
 8006304:	1bdb      	subs	r3, r3, r7
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	427b      	negs	r3, r7
 800630a:	9308      	str	r3, [sp, #32]
 800630c:	2300      	movs	r3, #0
 800630e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006310:	e7c3      	b.n	800629a <_dtoa_r+0x1b2>
 8006312:	2301      	movs	r3, #1
 8006314:	9309      	str	r3, [sp, #36]	@ 0x24
 8006316:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006318:	eb07 0b03 	add.w	fp, r7, r3
 800631c:	f10b 0301 	add.w	r3, fp, #1
 8006320:	2b01      	cmp	r3, #1
 8006322:	9303      	str	r3, [sp, #12]
 8006324:	bfb8      	it	lt
 8006326:	2301      	movlt	r3, #1
 8006328:	e006      	b.n	8006338 <_dtoa_r+0x250>
 800632a:	2301      	movs	r3, #1
 800632c:	9309      	str	r3, [sp, #36]	@ 0x24
 800632e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006330:	2b00      	cmp	r3, #0
 8006332:	dd28      	ble.n	8006386 <_dtoa_r+0x29e>
 8006334:	469b      	mov	fp, r3
 8006336:	9303      	str	r3, [sp, #12]
 8006338:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800633c:	2100      	movs	r1, #0
 800633e:	2204      	movs	r2, #4
 8006340:	f102 0514 	add.w	r5, r2, #20
 8006344:	429d      	cmp	r5, r3
 8006346:	d926      	bls.n	8006396 <_dtoa_r+0x2ae>
 8006348:	6041      	str	r1, [r0, #4]
 800634a:	4648      	mov	r0, r9
 800634c:	f000 fd9c 	bl	8006e88 <_Balloc>
 8006350:	4682      	mov	sl, r0
 8006352:	2800      	cmp	r0, #0
 8006354:	d142      	bne.n	80063dc <_dtoa_r+0x2f4>
 8006356:	4b1e      	ldr	r3, [pc, #120]	@ (80063d0 <_dtoa_r+0x2e8>)
 8006358:	4602      	mov	r2, r0
 800635a:	f240 11af 	movw	r1, #431	@ 0x1af
 800635e:	e6da      	b.n	8006116 <_dtoa_r+0x2e>
 8006360:	2300      	movs	r3, #0
 8006362:	e7e3      	b.n	800632c <_dtoa_r+0x244>
 8006364:	2300      	movs	r3, #0
 8006366:	e7d5      	b.n	8006314 <_dtoa_r+0x22c>
 8006368:	2401      	movs	r4, #1
 800636a:	2300      	movs	r3, #0
 800636c:	9307      	str	r3, [sp, #28]
 800636e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006370:	f04f 3bff 	mov.w	fp, #4294967295
 8006374:	2200      	movs	r2, #0
 8006376:	f8cd b00c 	str.w	fp, [sp, #12]
 800637a:	2312      	movs	r3, #18
 800637c:	920c      	str	r2, [sp, #48]	@ 0x30
 800637e:	e7db      	b.n	8006338 <_dtoa_r+0x250>
 8006380:	2301      	movs	r3, #1
 8006382:	9309      	str	r3, [sp, #36]	@ 0x24
 8006384:	e7f4      	b.n	8006370 <_dtoa_r+0x288>
 8006386:	f04f 0b01 	mov.w	fp, #1
 800638a:	f8cd b00c 	str.w	fp, [sp, #12]
 800638e:	465b      	mov	r3, fp
 8006390:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006394:	e7d0      	b.n	8006338 <_dtoa_r+0x250>
 8006396:	3101      	adds	r1, #1
 8006398:	0052      	lsls	r2, r2, #1
 800639a:	e7d1      	b.n	8006340 <_dtoa_r+0x258>
 800639c:	f3af 8000 	nop.w
 80063a0:	636f4361 	.word	0x636f4361
 80063a4:	3fd287a7 	.word	0x3fd287a7
 80063a8:	8b60c8b3 	.word	0x8b60c8b3
 80063ac:	3fc68a28 	.word	0x3fc68a28
 80063b0:	509f79fb 	.word	0x509f79fb
 80063b4:	3fd34413 	.word	0x3fd34413
 80063b8:	08007de9 	.word	0x08007de9
 80063bc:	08007e00 	.word	0x08007e00
 80063c0:	7ff00000 	.word	0x7ff00000
 80063c4:	08007db9 	.word	0x08007db9
 80063c8:	3ff80000 	.word	0x3ff80000
 80063cc:	08007f50 	.word	0x08007f50
 80063d0:	08007e58 	.word	0x08007e58
 80063d4:	08007de5 	.word	0x08007de5
 80063d8:	08007db8 	.word	0x08007db8
 80063dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80063e0:	6018      	str	r0, [r3, #0]
 80063e2:	9b03      	ldr	r3, [sp, #12]
 80063e4:	2b0e      	cmp	r3, #14
 80063e6:	f200 80a1 	bhi.w	800652c <_dtoa_r+0x444>
 80063ea:	2c00      	cmp	r4, #0
 80063ec:	f000 809e 	beq.w	800652c <_dtoa_r+0x444>
 80063f0:	2f00      	cmp	r7, #0
 80063f2:	dd33      	ble.n	800645c <_dtoa_r+0x374>
 80063f4:	4b9c      	ldr	r3, [pc, #624]	@ (8006668 <_dtoa_r+0x580>)
 80063f6:	f007 020f 	and.w	r2, r7, #15
 80063fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063fe:	ed93 7b00 	vldr	d7, [r3]
 8006402:	05f8      	lsls	r0, r7, #23
 8006404:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006408:	ea4f 1427 	mov.w	r4, r7, asr #4
 800640c:	d516      	bpl.n	800643c <_dtoa_r+0x354>
 800640e:	4b97      	ldr	r3, [pc, #604]	@ (800666c <_dtoa_r+0x584>)
 8006410:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006414:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006418:	f7fa fa28 	bl	800086c <__aeabi_ddiv>
 800641c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006420:	f004 040f 	and.w	r4, r4, #15
 8006424:	2603      	movs	r6, #3
 8006426:	4d91      	ldr	r5, [pc, #580]	@ (800666c <_dtoa_r+0x584>)
 8006428:	b954      	cbnz	r4, 8006440 <_dtoa_r+0x358>
 800642a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800642e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006432:	f7fa fa1b 	bl	800086c <__aeabi_ddiv>
 8006436:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800643a:	e028      	b.n	800648e <_dtoa_r+0x3a6>
 800643c:	2602      	movs	r6, #2
 800643e:	e7f2      	b.n	8006426 <_dtoa_r+0x33e>
 8006440:	07e1      	lsls	r1, r4, #31
 8006442:	d508      	bpl.n	8006456 <_dtoa_r+0x36e>
 8006444:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006448:	e9d5 2300 	ldrd	r2, r3, [r5]
 800644c:	f7fa f8e4 	bl	8000618 <__aeabi_dmul>
 8006450:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006454:	3601      	adds	r6, #1
 8006456:	1064      	asrs	r4, r4, #1
 8006458:	3508      	adds	r5, #8
 800645a:	e7e5      	b.n	8006428 <_dtoa_r+0x340>
 800645c:	f000 80af 	beq.w	80065be <_dtoa_r+0x4d6>
 8006460:	427c      	negs	r4, r7
 8006462:	4b81      	ldr	r3, [pc, #516]	@ (8006668 <_dtoa_r+0x580>)
 8006464:	4d81      	ldr	r5, [pc, #516]	@ (800666c <_dtoa_r+0x584>)
 8006466:	f004 020f 	and.w	r2, r4, #15
 800646a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800646e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006472:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006476:	f7fa f8cf 	bl	8000618 <__aeabi_dmul>
 800647a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800647e:	1124      	asrs	r4, r4, #4
 8006480:	2300      	movs	r3, #0
 8006482:	2602      	movs	r6, #2
 8006484:	2c00      	cmp	r4, #0
 8006486:	f040 808f 	bne.w	80065a8 <_dtoa_r+0x4c0>
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1d3      	bne.n	8006436 <_dtoa_r+0x34e>
 800648e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006490:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 8094 	beq.w	80065c2 <_dtoa_r+0x4da>
 800649a:	4b75      	ldr	r3, [pc, #468]	@ (8006670 <_dtoa_r+0x588>)
 800649c:	2200      	movs	r2, #0
 800649e:	4620      	mov	r0, r4
 80064a0:	4629      	mov	r1, r5
 80064a2:	f7fa fb2b 	bl	8000afc <__aeabi_dcmplt>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	f000 808b 	beq.w	80065c2 <_dtoa_r+0x4da>
 80064ac:	9b03      	ldr	r3, [sp, #12]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 8087 	beq.w	80065c2 <_dtoa_r+0x4da>
 80064b4:	f1bb 0f00 	cmp.w	fp, #0
 80064b8:	dd34      	ble.n	8006524 <_dtoa_r+0x43c>
 80064ba:	4620      	mov	r0, r4
 80064bc:	4b6d      	ldr	r3, [pc, #436]	@ (8006674 <_dtoa_r+0x58c>)
 80064be:	2200      	movs	r2, #0
 80064c0:	4629      	mov	r1, r5
 80064c2:	f7fa f8a9 	bl	8000618 <__aeabi_dmul>
 80064c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064ca:	f107 38ff 	add.w	r8, r7, #4294967295
 80064ce:	3601      	adds	r6, #1
 80064d0:	465c      	mov	r4, fp
 80064d2:	4630      	mov	r0, r6
 80064d4:	f7fa f836 	bl	8000544 <__aeabi_i2d>
 80064d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064dc:	f7fa f89c 	bl	8000618 <__aeabi_dmul>
 80064e0:	4b65      	ldr	r3, [pc, #404]	@ (8006678 <_dtoa_r+0x590>)
 80064e2:	2200      	movs	r2, #0
 80064e4:	f7f9 fee2 	bl	80002ac <__adddf3>
 80064e8:	4605      	mov	r5, r0
 80064ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80064ee:	2c00      	cmp	r4, #0
 80064f0:	d16a      	bne.n	80065c8 <_dtoa_r+0x4e0>
 80064f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064f6:	4b61      	ldr	r3, [pc, #388]	@ (800667c <_dtoa_r+0x594>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	f7f9 fed5 	bl	80002a8 <__aeabi_dsub>
 80064fe:	4602      	mov	r2, r0
 8006500:	460b      	mov	r3, r1
 8006502:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006506:	462a      	mov	r2, r5
 8006508:	4633      	mov	r3, r6
 800650a:	f7fa fb15 	bl	8000b38 <__aeabi_dcmpgt>
 800650e:	2800      	cmp	r0, #0
 8006510:	f040 8298 	bne.w	8006a44 <_dtoa_r+0x95c>
 8006514:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006518:	462a      	mov	r2, r5
 800651a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800651e:	f7fa faed 	bl	8000afc <__aeabi_dcmplt>
 8006522:	bb38      	cbnz	r0, 8006574 <_dtoa_r+0x48c>
 8006524:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006528:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800652c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800652e:	2b00      	cmp	r3, #0
 8006530:	f2c0 8157 	blt.w	80067e2 <_dtoa_r+0x6fa>
 8006534:	2f0e      	cmp	r7, #14
 8006536:	f300 8154 	bgt.w	80067e2 <_dtoa_r+0x6fa>
 800653a:	4b4b      	ldr	r3, [pc, #300]	@ (8006668 <_dtoa_r+0x580>)
 800653c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006540:	ed93 7b00 	vldr	d7, [r3]
 8006544:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006546:	2b00      	cmp	r3, #0
 8006548:	ed8d 7b00 	vstr	d7, [sp]
 800654c:	f280 80e5 	bge.w	800671a <_dtoa_r+0x632>
 8006550:	9b03      	ldr	r3, [sp, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	f300 80e1 	bgt.w	800671a <_dtoa_r+0x632>
 8006558:	d10c      	bne.n	8006574 <_dtoa_r+0x48c>
 800655a:	4b48      	ldr	r3, [pc, #288]	@ (800667c <_dtoa_r+0x594>)
 800655c:	2200      	movs	r2, #0
 800655e:	ec51 0b17 	vmov	r0, r1, d7
 8006562:	f7fa f859 	bl	8000618 <__aeabi_dmul>
 8006566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800656a:	f7fa fadb 	bl	8000b24 <__aeabi_dcmpge>
 800656e:	2800      	cmp	r0, #0
 8006570:	f000 8266 	beq.w	8006a40 <_dtoa_r+0x958>
 8006574:	2400      	movs	r4, #0
 8006576:	4625      	mov	r5, r4
 8006578:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800657a:	4656      	mov	r6, sl
 800657c:	ea6f 0803 	mvn.w	r8, r3
 8006580:	2700      	movs	r7, #0
 8006582:	4621      	mov	r1, r4
 8006584:	4648      	mov	r0, r9
 8006586:	f000 fcbf 	bl	8006f08 <_Bfree>
 800658a:	2d00      	cmp	r5, #0
 800658c:	f000 80bd 	beq.w	800670a <_dtoa_r+0x622>
 8006590:	b12f      	cbz	r7, 800659e <_dtoa_r+0x4b6>
 8006592:	42af      	cmp	r7, r5
 8006594:	d003      	beq.n	800659e <_dtoa_r+0x4b6>
 8006596:	4639      	mov	r1, r7
 8006598:	4648      	mov	r0, r9
 800659a:	f000 fcb5 	bl	8006f08 <_Bfree>
 800659e:	4629      	mov	r1, r5
 80065a0:	4648      	mov	r0, r9
 80065a2:	f000 fcb1 	bl	8006f08 <_Bfree>
 80065a6:	e0b0      	b.n	800670a <_dtoa_r+0x622>
 80065a8:	07e2      	lsls	r2, r4, #31
 80065aa:	d505      	bpl.n	80065b8 <_dtoa_r+0x4d0>
 80065ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065b0:	f7fa f832 	bl	8000618 <__aeabi_dmul>
 80065b4:	3601      	adds	r6, #1
 80065b6:	2301      	movs	r3, #1
 80065b8:	1064      	asrs	r4, r4, #1
 80065ba:	3508      	adds	r5, #8
 80065bc:	e762      	b.n	8006484 <_dtoa_r+0x39c>
 80065be:	2602      	movs	r6, #2
 80065c0:	e765      	b.n	800648e <_dtoa_r+0x3a6>
 80065c2:	9c03      	ldr	r4, [sp, #12]
 80065c4:	46b8      	mov	r8, r7
 80065c6:	e784      	b.n	80064d2 <_dtoa_r+0x3ea>
 80065c8:	4b27      	ldr	r3, [pc, #156]	@ (8006668 <_dtoa_r+0x580>)
 80065ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80065cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80065d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065d4:	4454      	add	r4, sl
 80065d6:	2900      	cmp	r1, #0
 80065d8:	d054      	beq.n	8006684 <_dtoa_r+0x59c>
 80065da:	4929      	ldr	r1, [pc, #164]	@ (8006680 <_dtoa_r+0x598>)
 80065dc:	2000      	movs	r0, #0
 80065de:	f7fa f945 	bl	800086c <__aeabi_ddiv>
 80065e2:	4633      	mov	r3, r6
 80065e4:	462a      	mov	r2, r5
 80065e6:	f7f9 fe5f 	bl	80002a8 <__aeabi_dsub>
 80065ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065ee:	4656      	mov	r6, sl
 80065f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065f4:	f7fa fac0 	bl	8000b78 <__aeabi_d2iz>
 80065f8:	4605      	mov	r5, r0
 80065fa:	f7f9 ffa3 	bl	8000544 <__aeabi_i2d>
 80065fe:	4602      	mov	r2, r0
 8006600:	460b      	mov	r3, r1
 8006602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006606:	f7f9 fe4f 	bl	80002a8 <__aeabi_dsub>
 800660a:	3530      	adds	r5, #48	@ 0x30
 800660c:	4602      	mov	r2, r0
 800660e:	460b      	mov	r3, r1
 8006610:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006614:	f806 5b01 	strb.w	r5, [r6], #1
 8006618:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800661c:	f7fa fa6e 	bl	8000afc <__aeabi_dcmplt>
 8006620:	2800      	cmp	r0, #0
 8006622:	d172      	bne.n	800670a <_dtoa_r+0x622>
 8006624:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006628:	4911      	ldr	r1, [pc, #68]	@ (8006670 <_dtoa_r+0x588>)
 800662a:	2000      	movs	r0, #0
 800662c:	f7f9 fe3c 	bl	80002a8 <__aeabi_dsub>
 8006630:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006634:	f7fa fa62 	bl	8000afc <__aeabi_dcmplt>
 8006638:	2800      	cmp	r0, #0
 800663a:	f040 80b4 	bne.w	80067a6 <_dtoa_r+0x6be>
 800663e:	42a6      	cmp	r6, r4
 8006640:	f43f af70 	beq.w	8006524 <_dtoa_r+0x43c>
 8006644:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006648:	4b0a      	ldr	r3, [pc, #40]	@ (8006674 <_dtoa_r+0x58c>)
 800664a:	2200      	movs	r2, #0
 800664c:	f7f9 ffe4 	bl	8000618 <__aeabi_dmul>
 8006650:	4b08      	ldr	r3, [pc, #32]	@ (8006674 <_dtoa_r+0x58c>)
 8006652:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006656:	2200      	movs	r2, #0
 8006658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800665c:	f7f9 ffdc 	bl	8000618 <__aeabi_dmul>
 8006660:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006664:	e7c4      	b.n	80065f0 <_dtoa_r+0x508>
 8006666:	bf00      	nop
 8006668:	08007f50 	.word	0x08007f50
 800666c:	08007f28 	.word	0x08007f28
 8006670:	3ff00000 	.word	0x3ff00000
 8006674:	40240000 	.word	0x40240000
 8006678:	401c0000 	.word	0x401c0000
 800667c:	40140000 	.word	0x40140000
 8006680:	3fe00000 	.word	0x3fe00000
 8006684:	4631      	mov	r1, r6
 8006686:	4628      	mov	r0, r5
 8006688:	f7f9 ffc6 	bl	8000618 <__aeabi_dmul>
 800668c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006690:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006692:	4656      	mov	r6, sl
 8006694:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006698:	f7fa fa6e 	bl	8000b78 <__aeabi_d2iz>
 800669c:	4605      	mov	r5, r0
 800669e:	f7f9 ff51 	bl	8000544 <__aeabi_i2d>
 80066a2:	4602      	mov	r2, r0
 80066a4:	460b      	mov	r3, r1
 80066a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066aa:	f7f9 fdfd 	bl	80002a8 <__aeabi_dsub>
 80066ae:	3530      	adds	r5, #48	@ 0x30
 80066b0:	f806 5b01 	strb.w	r5, [r6], #1
 80066b4:	4602      	mov	r2, r0
 80066b6:	460b      	mov	r3, r1
 80066b8:	42a6      	cmp	r6, r4
 80066ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066be:	f04f 0200 	mov.w	r2, #0
 80066c2:	d124      	bne.n	800670e <_dtoa_r+0x626>
 80066c4:	4baf      	ldr	r3, [pc, #700]	@ (8006984 <_dtoa_r+0x89c>)
 80066c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80066ca:	f7f9 fdef 	bl	80002ac <__adddf3>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066d6:	f7fa fa2f 	bl	8000b38 <__aeabi_dcmpgt>
 80066da:	2800      	cmp	r0, #0
 80066dc:	d163      	bne.n	80067a6 <_dtoa_r+0x6be>
 80066de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80066e2:	49a8      	ldr	r1, [pc, #672]	@ (8006984 <_dtoa_r+0x89c>)
 80066e4:	2000      	movs	r0, #0
 80066e6:	f7f9 fddf 	bl	80002a8 <__aeabi_dsub>
 80066ea:	4602      	mov	r2, r0
 80066ec:	460b      	mov	r3, r1
 80066ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066f2:	f7fa fa03 	bl	8000afc <__aeabi_dcmplt>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f43f af14 	beq.w	8006524 <_dtoa_r+0x43c>
 80066fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80066fe:	1e73      	subs	r3, r6, #1
 8006700:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006702:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006706:	2b30      	cmp	r3, #48	@ 0x30
 8006708:	d0f8      	beq.n	80066fc <_dtoa_r+0x614>
 800670a:	4647      	mov	r7, r8
 800670c:	e03b      	b.n	8006786 <_dtoa_r+0x69e>
 800670e:	4b9e      	ldr	r3, [pc, #632]	@ (8006988 <_dtoa_r+0x8a0>)
 8006710:	f7f9 ff82 	bl	8000618 <__aeabi_dmul>
 8006714:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006718:	e7bc      	b.n	8006694 <_dtoa_r+0x5ac>
 800671a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800671e:	4656      	mov	r6, sl
 8006720:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006724:	4620      	mov	r0, r4
 8006726:	4629      	mov	r1, r5
 8006728:	f7fa f8a0 	bl	800086c <__aeabi_ddiv>
 800672c:	f7fa fa24 	bl	8000b78 <__aeabi_d2iz>
 8006730:	4680      	mov	r8, r0
 8006732:	f7f9 ff07 	bl	8000544 <__aeabi_i2d>
 8006736:	e9dd 2300 	ldrd	r2, r3, [sp]
 800673a:	f7f9 ff6d 	bl	8000618 <__aeabi_dmul>
 800673e:	4602      	mov	r2, r0
 8006740:	460b      	mov	r3, r1
 8006742:	4620      	mov	r0, r4
 8006744:	4629      	mov	r1, r5
 8006746:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800674a:	f7f9 fdad 	bl	80002a8 <__aeabi_dsub>
 800674e:	f806 4b01 	strb.w	r4, [r6], #1
 8006752:	9d03      	ldr	r5, [sp, #12]
 8006754:	eba6 040a 	sub.w	r4, r6, sl
 8006758:	42a5      	cmp	r5, r4
 800675a:	4602      	mov	r2, r0
 800675c:	460b      	mov	r3, r1
 800675e:	d133      	bne.n	80067c8 <_dtoa_r+0x6e0>
 8006760:	f7f9 fda4 	bl	80002ac <__adddf3>
 8006764:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006768:	4604      	mov	r4, r0
 800676a:	460d      	mov	r5, r1
 800676c:	f7fa f9e4 	bl	8000b38 <__aeabi_dcmpgt>
 8006770:	b9c0      	cbnz	r0, 80067a4 <_dtoa_r+0x6bc>
 8006772:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006776:	4620      	mov	r0, r4
 8006778:	4629      	mov	r1, r5
 800677a:	f7fa f9b5 	bl	8000ae8 <__aeabi_dcmpeq>
 800677e:	b110      	cbz	r0, 8006786 <_dtoa_r+0x69e>
 8006780:	f018 0f01 	tst.w	r8, #1
 8006784:	d10e      	bne.n	80067a4 <_dtoa_r+0x6bc>
 8006786:	9902      	ldr	r1, [sp, #8]
 8006788:	4648      	mov	r0, r9
 800678a:	f000 fbbd 	bl	8006f08 <_Bfree>
 800678e:	2300      	movs	r3, #0
 8006790:	7033      	strb	r3, [r6, #0]
 8006792:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006794:	3701      	adds	r7, #1
 8006796:	601f      	str	r7, [r3, #0]
 8006798:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 824b 	beq.w	8006c36 <_dtoa_r+0xb4e>
 80067a0:	601e      	str	r6, [r3, #0]
 80067a2:	e248      	b.n	8006c36 <_dtoa_r+0xb4e>
 80067a4:	46b8      	mov	r8, r7
 80067a6:	4633      	mov	r3, r6
 80067a8:	461e      	mov	r6, r3
 80067aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067ae:	2a39      	cmp	r2, #57	@ 0x39
 80067b0:	d106      	bne.n	80067c0 <_dtoa_r+0x6d8>
 80067b2:	459a      	cmp	sl, r3
 80067b4:	d1f8      	bne.n	80067a8 <_dtoa_r+0x6c0>
 80067b6:	2230      	movs	r2, #48	@ 0x30
 80067b8:	f108 0801 	add.w	r8, r8, #1
 80067bc:	f88a 2000 	strb.w	r2, [sl]
 80067c0:	781a      	ldrb	r2, [r3, #0]
 80067c2:	3201      	adds	r2, #1
 80067c4:	701a      	strb	r2, [r3, #0]
 80067c6:	e7a0      	b.n	800670a <_dtoa_r+0x622>
 80067c8:	4b6f      	ldr	r3, [pc, #444]	@ (8006988 <_dtoa_r+0x8a0>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	f7f9 ff24 	bl	8000618 <__aeabi_dmul>
 80067d0:	2200      	movs	r2, #0
 80067d2:	2300      	movs	r3, #0
 80067d4:	4604      	mov	r4, r0
 80067d6:	460d      	mov	r5, r1
 80067d8:	f7fa f986 	bl	8000ae8 <__aeabi_dcmpeq>
 80067dc:	2800      	cmp	r0, #0
 80067de:	d09f      	beq.n	8006720 <_dtoa_r+0x638>
 80067e0:	e7d1      	b.n	8006786 <_dtoa_r+0x69e>
 80067e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067e4:	2a00      	cmp	r2, #0
 80067e6:	f000 80ea 	beq.w	80069be <_dtoa_r+0x8d6>
 80067ea:	9a07      	ldr	r2, [sp, #28]
 80067ec:	2a01      	cmp	r2, #1
 80067ee:	f300 80cd 	bgt.w	800698c <_dtoa_r+0x8a4>
 80067f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80067f4:	2a00      	cmp	r2, #0
 80067f6:	f000 80c1 	beq.w	800697c <_dtoa_r+0x894>
 80067fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80067fe:	9c08      	ldr	r4, [sp, #32]
 8006800:	9e00      	ldr	r6, [sp, #0]
 8006802:	9a00      	ldr	r2, [sp, #0]
 8006804:	441a      	add	r2, r3
 8006806:	9200      	str	r2, [sp, #0]
 8006808:	9a06      	ldr	r2, [sp, #24]
 800680a:	2101      	movs	r1, #1
 800680c:	441a      	add	r2, r3
 800680e:	4648      	mov	r0, r9
 8006810:	9206      	str	r2, [sp, #24]
 8006812:	f000 fc2d 	bl	8007070 <__i2b>
 8006816:	4605      	mov	r5, r0
 8006818:	b166      	cbz	r6, 8006834 <_dtoa_r+0x74c>
 800681a:	9b06      	ldr	r3, [sp, #24]
 800681c:	2b00      	cmp	r3, #0
 800681e:	dd09      	ble.n	8006834 <_dtoa_r+0x74c>
 8006820:	42b3      	cmp	r3, r6
 8006822:	9a00      	ldr	r2, [sp, #0]
 8006824:	bfa8      	it	ge
 8006826:	4633      	movge	r3, r6
 8006828:	1ad2      	subs	r2, r2, r3
 800682a:	9200      	str	r2, [sp, #0]
 800682c:	9a06      	ldr	r2, [sp, #24]
 800682e:	1af6      	subs	r6, r6, r3
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	9306      	str	r3, [sp, #24]
 8006834:	9b08      	ldr	r3, [sp, #32]
 8006836:	b30b      	cbz	r3, 800687c <_dtoa_r+0x794>
 8006838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 80c6 	beq.w	80069cc <_dtoa_r+0x8e4>
 8006840:	2c00      	cmp	r4, #0
 8006842:	f000 80c0 	beq.w	80069c6 <_dtoa_r+0x8de>
 8006846:	4629      	mov	r1, r5
 8006848:	4622      	mov	r2, r4
 800684a:	4648      	mov	r0, r9
 800684c:	f000 fcc8 	bl	80071e0 <__pow5mult>
 8006850:	9a02      	ldr	r2, [sp, #8]
 8006852:	4601      	mov	r1, r0
 8006854:	4605      	mov	r5, r0
 8006856:	4648      	mov	r0, r9
 8006858:	f000 fc20 	bl	800709c <__multiply>
 800685c:	9902      	ldr	r1, [sp, #8]
 800685e:	4680      	mov	r8, r0
 8006860:	4648      	mov	r0, r9
 8006862:	f000 fb51 	bl	8006f08 <_Bfree>
 8006866:	9b08      	ldr	r3, [sp, #32]
 8006868:	1b1b      	subs	r3, r3, r4
 800686a:	9308      	str	r3, [sp, #32]
 800686c:	f000 80b1 	beq.w	80069d2 <_dtoa_r+0x8ea>
 8006870:	9a08      	ldr	r2, [sp, #32]
 8006872:	4641      	mov	r1, r8
 8006874:	4648      	mov	r0, r9
 8006876:	f000 fcb3 	bl	80071e0 <__pow5mult>
 800687a:	9002      	str	r0, [sp, #8]
 800687c:	2101      	movs	r1, #1
 800687e:	4648      	mov	r0, r9
 8006880:	f000 fbf6 	bl	8007070 <__i2b>
 8006884:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006886:	4604      	mov	r4, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	f000 81d8 	beq.w	8006c3e <_dtoa_r+0xb56>
 800688e:	461a      	mov	r2, r3
 8006890:	4601      	mov	r1, r0
 8006892:	4648      	mov	r0, r9
 8006894:	f000 fca4 	bl	80071e0 <__pow5mult>
 8006898:	9b07      	ldr	r3, [sp, #28]
 800689a:	2b01      	cmp	r3, #1
 800689c:	4604      	mov	r4, r0
 800689e:	f300 809f 	bgt.w	80069e0 <_dtoa_r+0x8f8>
 80068a2:	9b04      	ldr	r3, [sp, #16]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f040 8097 	bne.w	80069d8 <_dtoa_r+0x8f0>
 80068aa:	9b05      	ldr	r3, [sp, #20]
 80068ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f040 8093 	bne.w	80069dc <_dtoa_r+0x8f4>
 80068b6:	9b05      	ldr	r3, [sp, #20]
 80068b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068bc:	0d1b      	lsrs	r3, r3, #20
 80068be:	051b      	lsls	r3, r3, #20
 80068c0:	b133      	cbz	r3, 80068d0 <_dtoa_r+0x7e8>
 80068c2:	9b00      	ldr	r3, [sp, #0]
 80068c4:	3301      	adds	r3, #1
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	9b06      	ldr	r3, [sp, #24]
 80068ca:	3301      	adds	r3, #1
 80068cc:	9306      	str	r3, [sp, #24]
 80068ce:	2301      	movs	r3, #1
 80068d0:	9308      	str	r3, [sp, #32]
 80068d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f000 81b8 	beq.w	8006c4a <_dtoa_r+0xb62>
 80068da:	6923      	ldr	r3, [r4, #16]
 80068dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80068e0:	6918      	ldr	r0, [r3, #16]
 80068e2:	f000 fb79 	bl	8006fd8 <__hi0bits>
 80068e6:	f1c0 0020 	rsb	r0, r0, #32
 80068ea:	9b06      	ldr	r3, [sp, #24]
 80068ec:	4418      	add	r0, r3
 80068ee:	f010 001f 	ands.w	r0, r0, #31
 80068f2:	f000 8082 	beq.w	80069fa <_dtoa_r+0x912>
 80068f6:	f1c0 0320 	rsb	r3, r0, #32
 80068fa:	2b04      	cmp	r3, #4
 80068fc:	dd73      	ble.n	80069e6 <_dtoa_r+0x8fe>
 80068fe:	9b00      	ldr	r3, [sp, #0]
 8006900:	f1c0 001c 	rsb	r0, r0, #28
 8006904:	4403      	add	r3, r0
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	9b06      	ldr	r3, [sp, #24]
 800690a:	4403      	add	r3, r0
 800690c:	4406      	add	r6, r0
 800690e:	9306      	str	r3, [sp, #24]
 8006910:	9b00      	ldr	r3, [sp, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	dd05      	ble.n	8006922 <_dtoa_r+0x83a>
 8006916:	9902      	ldr	r1, [sp, #8]
 8006918:	461a      	mov	r2, r3
 800691a:	4648      	mov	r0, r9
 800691c:	f000 fcba 	bl	8007294 <__lshift>
 8006920:	9002      	str	r0, [sp, #8]
 8006922:	9b06      	ldr	r3, [sp, #24]
 8006924:	2b00      	cmp	r3, #0
 8006926:	dd05      	ble.n	8006934 <_dtoa_r+0x84c>
 8006928:	4621      	mov	r1, r4
 800692a:	461a      	mov	r2, r3
 800692c:	4648      	mov	r0, r9
 800692e:	f000 fcb1 	bl	8007294 <__lshift>
 8006932:	4604      	mov	r4, r0
 8006934:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006936:	2b00      	cmp	r3, #0
 8006938:	d061      	beq.n	80069fe <_dtoa_r+0x916>
 800693a:	9802      	ldr	r0, [sp, #8]
 800693c:	4621      	mov	r1, r4
 800693e:	f000 fd15 	bl	800736c <__mcmp>
 8006942:	2800      	cmp	r0, #0
 8006944:	da5b      	bge.n	80069fe <_dtoa_r+0x916>
 8006946:	2300      	movs	r3, #0
 8006948:	9902      	ldr	r1, [sp, #8]
 800694a:	220a      	movs	r2, #10
 800694c:	4648      	mov	r0, r9
 800694e:	f000 fafd 	bl	8006f4c <__multadd>
 8006952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006954:	9002      	str	r0, [sp, #8]
 8006956:	f107 38ff 	add.w	r8, r7, #4294967295
 800695a:	2b00      	cmp	r3, #0
 800695c:	f000 8177 	beq.w	8006c4e <_dtoa_r+0xb66>
 8006960:	4629      	mov	r1, r5
 8006962:	2300      	movs	r3, #0
 8006964:	220a      	movs	r2, #10
 8006966:	4648      	mov	r0, r9
 8006968:	f000 faf0 	bl	8006f4c <__multadd>
 800696c:	f1bb 0f00 	cmp.w	fp, #0
 8006970:	4605      	mov	r5, r0
 8006972:	dc6f      	bgt.n	8006a54 <_dtoa_r+0x96c>
 8006974:	9b07      	ldr	r3, [sp, #28]
 8006976:	2b02      	cmp	r3, #2
 8006978:	dc49      	bgt.n	8006a0e <_dtoa_r+0x926>
 800697a:	e06b      	b.n	8006a54 <_dtoa_r+0x96c>
 800697c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800697e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006982:	e73c      	b.n	80067fe <_dtoa_r+0x716>
 8006984:	3fe00000 	.word	0x3fe00000
 8006988:	40240000 	.word	0x40240000
 800698c:	9b03      	ldr	r3, [sp, #12]
 800698e:	1e5c      	subs	r4, r3, #1
 8006990:	9b08      	ldr	r3, [sp, #32]
 8006992:	42a3      	cmp	r3, r4
 8006994:	db09      	blt.n	80069aa <_dtoa_r+0x8c2>
 8006996:	1b1c      	subs	r4, r3, r4
 8006998:	9b03      	ldr	r3, [sp, #12]
 800699a:	2b00      	cmp	r3, #0
 800699c:	f6bf af30 	bge.w	8006800 <_dtoa_r+0x718>
 80069a0:	9b00      	ldr	r3, [sp, #0]
 80069a2:	9a03      	ldr	r2, [sp, #12]
 80069a4:	1a9e      	subs	r6, r3, r2
 80069a6:	2300      	movs	r3, #0
 80069a8:	e72b      	b.n	8006802 <_dtoa_r+0x71a>
 80069aa:	9b08      	ldr	r3, [sp, #32]
 80069ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80069ae:	9408      	str	r4, [sp, #32]
 80069b0:	1ae3      	subs	r3, r4, r3
 80069b2:	441a      	add	r2, r3
 80069b4:	9e00      	ldr	r6, [sp, #0]
 80069b6:	9b03      	ldr	r3, [sp, #12]
 80069b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80069ba:	2400      	movs	r4, #0
 80069bc:	e721      	b.n	8006802 <_dtoa_r+0x71a>
 80069be:	9c08      	ldr	r4, [sp, #32]
 80069c0:	9e00      	ldr	r6, [sp, #0]
 80069c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80069c4:	e728      	b.n	8006818 <_dtoa_r+0x730>
 80069c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80069ca:	e751      	b.n	8006870 <_dtoa_r+0x788>
 80069cc:	9a08      	ldr	r2, [sp, #32]
 80069ce:	9902      	ldr	r1, [sp, #8]
 80069d0:	e750      	b.n	8006874 <_dtoa_r+0x78c>
 80069d2:	f8cd 8008 	str.w	r8, [sp, #8]
 80069d6:	e751      	b.n	800687c <_dtoa_r+0x794>
 80069d8:	2300      	movs	r3, #0
 80069da:	e779      	b.n	80068d0 <_dtoa_r+0x7e8>
 80069dc:	9b04      	ldr	r3, [sp, #16]
 80069de:	e777      	b.n	80068d0 <_dtoa_r+0x7e8>
 80069e0:	2300      	movs	r3, #0
 80069e2:	9308      	str	r3, [sp, #32]
 80069e4:	e779      	b.n	80068da <_dtoa_r+0x7f2>
 80069e6:	d093      	beq.n	8006910 <_dtoa_r+0x828>
 80069e8:	9a00      	ldr	r2, [sp, #0]
 80069ea:	331c      	adds	r3, #28
 80069ec:	441a      	add	r2, r3
 80069ee:	9200      	str	r2, [sp, #0]
 80069f0:	9a06      	ldr	r2, [sp, #24]
 80069f2:	441a      	add	r2, r3
 80069f4:	441e      	add	r6, r3
 80069f6:	9206      	str	r2, [sp, #24]
 80069f8:	e78a      	b.n	8006910 <_dtoa_r+0x828>
 80069fa:	4603      	mov	r3, r0
 80069fc:	e7f4      	b.n	80069e8 <_dtoa_r+0x900>
 80069fe:	9b03      	ldr	r3, [sp, #12]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	46b8      	mov	r8, r7
 8006a04:	dc20      	bgt.n	8006a48 <_dtoa_r+0x960>
 8006a06:	469b      	mov	fp, r3
 8006a08:	9b07      	ldr	r3, [sp, #28]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	dd1e      	ble.n	8006a4c <_dtoa_r+0x964>
 8006a0e:	f1bb 0f00 	cmp.w	fp, #0
 8006a12:	f47f adb1 	bne.w	8006578 <_dtoa_r+0x490>
 8006a16:	4621      	mov	r1, r4
 8006a18:	465b      	mov	r3, fp
 8006a1a:	2205      	movs	r2, #5
 8006a1c:	4648      	mov	r0, r9
 8006a1e:	f000 fa95 	bl	8006f4c <__multadd>
 8006a22:	4601      	mov	r1, r0
 8006a24:	4604      	mov	r4, r0
 8006a26:	9802      	ldr	r0, [sp, #8]
 8006a28:	f000 fca0 	bl	800736c <__mcmp>
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	f77f ada3 	ble.w	8006578 <_dtoa_r+0x490>
 8006a32:	4656      	mov	r6, sl
 8006a34:	2331      	movs	r3, #49	@ 0x31
 8006a36:	f806 3b01 	strb.w	r3, [r6], #1
 8006a3a:	f108 0801 	add.w	r8, r8, #1
 8006a3e:	e59f      	b.n	8006580 <_dtoa_r+0x498>
 8006a40:	9c03      	ldr	r4, [sp, #12]
 8006a42:	46b8      	mov	r8, r7
 8006a44:	4625      	mov	r5, r4
 8006a46:	e7f4      	b.n	8006a32 <_dtoa_r+0x94a>
 8006a48:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 8101 	beq.w	8006c56 <_dtoa_r+0xb6e>
 8006a54:	2e00      	cmp	r6, #0
 8006a56:	dd05      	ble.n	8006a64 <_dtoa_r+0x97c>
 8006a58:	4629      	mov	r1, r5
 8006a5a:	4632      	mov	r2, r6
 8006a5c:	4648      	mov	r0, r9
 8006a5e:	f000 fc19 	bl	8007294 <__lshift>
 8006a62:	4605      	mov	r5, r0
 8006a64:	9b08      	ldr	r3, [sp, #32]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d05c      	beq.n	8006b24 <_dtoa_r+0xa3c>
 8006a6a:	6869      	ldr	r1, [r5, #4]
 8006a6c:	4648      	mov	r0, r9
 8006a6e:	f000 fa0b 	bl	8006e88 <_Balloc>
 8006a72:	4606      	mov	r6, r0
 8006a74:	b928      	cbnz	r0, 8006a82 <_dtoa_r+0x99a>
 8006a76:	4b82      	ldr	r3, [pc, #520]	@ (8006c80 <_dtoa_r+0xb98>)
 8006a78:	4602      	mov	r2, r0
 8006a7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006a7e:	f7ff bb4a 	b.w	8006116 <_dtoa_r+0x2e>
 8006a82:	692a      	ldr	r2, [r5, #16]
 8006a84:	3202      	adds	r2, #2
 8006a86:	0092      	lsls	r2, r2, #2
 8006a88:	f105 010c 	add.w	r1, r5, #12
 8006a8c:	300c      	adds	r0, #12
 8006a8e:	f000 fff7 	bl	8007a80 <memcpy>
 8006a92:	2201      	movs	r2, #1
 8006a94:	4631      	mov	r1, r6
 8006a96:	4648      	mov	r0, r9
 8006a98:	f000 fbfc 	bl	8007294 <__lshift>
 8006a9c:	f10a 0301 	add.w	r3, sl, #1
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	eb0a 030b 	add.w	r3, sl, fp
 8006aa6:	9308      	str	r3, [sp, #32]
 8006aa8:	9b04      	ldr	r3, [sp, #16]
 8006aaa:	f003 0301 	and.w	r3, r3, #1
 8006aae:	462f      	mov	r7, r5
 8006ab0:	9306      	str	r3, [sp, #24]
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	9b00      	ldr	r3, [sp, #0]
 8006ab6:	9802      	ldr	r0, [sp, #8]
 8006ab8:	4621      	mov	r1, r4
 8006aba:	f103 3bff 	add.w	fp, r3, #4294967295
 8006abe:	f7ff fa88 	bl	8005fd2 <quorem>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	3330      	adds	r3, #48	@ 0x30
 8006ac6:	9003      	str	r0, [sp, #12]
 8006ac8:	4639      	mov	r1, r7
 8006aca:	9802      	ldr	r0, [sp, #8]
 8006acc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ace:	f000 fc4d 	bl	800736c <__mcmp>
 8006ad2:	462a      	mov	r2, r5
 8006ad4:	9004      	str	r0, [sp, #16]
 8006ad6:	4621      	mov	r1, r4
 8006ad8:	4648      	mov	r0, r9
 8006ada:	f000 fc63 	bl	80073a4 <__mdiff>
 8006ade:	68c2      	ldr	r2, [r0, #12]
 8006ae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	bb02      	cbnz	r2, 8006b28 <_dtoa_r+0xa40>
 8006ae6:	4601      	mov	r1, r0
 8006ae8:	9802      	ldr	r0, [sp, #8]
 8006aea:	f000 fc3f 	bl	800736c <__mcmp>
 8006aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006af0:	4602      	mov	r2, r0
 8006af2:	4631      	mov	r1, r6
 8006af4:	4648      	mov	r0, r9
 8006af6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006af8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006afa:	f000 fa05 	bl	8006f08 <_Bfree>
 8006afe:	9b07      	ldr	r3, [sp, #28]
 8006b00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006b02:	9e00      	ldr	r6, [sp, #0]
 8006b04:	ea42 0103 	orr.w	r1, r2, r3
 8006b08:	9b06      	ldr	r3, [sp, #24]
 8006b0a:	4319      	orrs	r1, r3
 8006b0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b0e:	d10d      	bne.n	8006b2c <_dtoa_r+0xa44>
 8006b10:	2b39      	cmp	r3, #57	@ 0x39
 8006b12:	d027      	beq.n	8006b64 <_dtoa_r+0xa7c>
 8006b14:	9a04      	ldr	r2, [sp, #16]
 8006b16:	2a00      	cmp	r2, #0
 8006b18:	dd01      	ble.n	8006b1e <_dtoa_r+0xa36>
 8006b1a:	9b03      	ldr	r3, [sp, #12]
 8006b1c:	3331      	adds	r3, #49	@ 0x31
 8006b1e:	f88b 3000 	strb.w	r3, [fp]
 8006b22:	e52e      	b.n	8006582 <_dtoa_r+0x49a>
 8006b24:	4628      	mov	r0, r5
 8006b26:	e7b9      	b.n	8006a9c <_dtoa_r+0x9b4>
 8006b28:	2201      	movs	r2, #1
 8006b2a:	e7e2      	b.n	8006af2 <_dtoa_r+0xa0a>
 8006b2c:	9904      	ldr	r1, [sp, #16]
 8006b2e:	2900      	cmp	r1, #0
 8006b30:	db04      	blt.n	8006b3c <_dtoa_r+0xa54>
 8006b32:	9807      	ldr	r0, [sp, #28]
 8006b34:	4301      	orrs	r1, r0
 8006b36:	9806      	ldr	r0, [sp, #24]
 8006b38:	4301      	orrs	r1, r0
 8006b3a:	d120      	bne.n	8006b7e <_dtoa_r+0xa96>
 8006b3c:	2a00      	cmp	r2, #0
 8006b3e:	ddee      	ble.n	8006b1e <_dtoa_r+0xa36>
 8006b40:	9902      	ldr	r1, [sp, #8]
 8006b42:	9300      	str	r3, [sp, #0]
 8006b44:	2201      	movs	r2, #1
 8006b46:	4648      	mov	r0, r9
 8006b48:	f000 fba4 	bl	8007294 <__lshift>
 8006b4c:	4621      	mov	r1, r4
 8006b4e:	9002      	str	r0, [sp, #8]
 8006b50:	f000 fc0c 	bl	800736c <__mcmp>
 8006b54:	2800      	cmp	r0, #0
 8006b56:	9b00      	ldr	r3, [sp, #0]
 8006b58:	dc02      	bgt.n	8006b60 <_dtoa_r+0xa78>
 8006b5a:	d1e0      	bne.n	8006b1e <_dtoa_r+0xa36>
 8006b5c:	07da      	lsls	r2, r3, #31
 8006b5e:	d5de      	bpl.n	8006b1e <_dtoa_r+0xa36>
 8006b60:	2b39      	cmp	r3, #57	@ 0x39
 8006b62:	d1da      	bne.n	8006b1a <_dtoa_r+0xa32>
 8006b64:	2339      	movs	r3, #57	@ 0x39
 8006b66:	f88b 3000 	strb.w	r3, [fp]
 8006b6a:	4633      	mov	r3, r6
 8006b6c:	461e      	mov	r6, r3
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006b74:	2a39      	cmp	r2, #57	@ 0x39
 8006b76:	d04e      	beq.n	8006c16 <_dtoa_r+0xb2e>
 8006b78:	3201      	adds	r2, #1
 8006b7a:	701a      	strb	r2, [r3, #0]
 8006b7c:	e501      	b.n	8006582 <_dtoa_r+0x49a>
 8006b7e:	2a00      	cmp	r2, #0
 8006b80:	dd03      	ble.n	8006b8a <_dtoa_r+0xaa2>
 8006b82:	2b39      	cmp	r3, #57	@ 0x39
 8006b84:	d0ee      	beq.n	8006b64 <_dtoa_r+0xa7c>
 8006b86:	3301      	adds	r3, #1
 8006b88:	e7c9      	b.n	8006b1e <_dtoa_r+0xa36>
 8006b8a:	9a00      	ldr	r2, [sp, #0]
 8006b8c:	9908      	ldr	r1, [sp, #32]
 8006b8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b92:	428a      	cmp	r2, r1
 8006b94:	d028      	beq.n	8006be8 <_dtoa_r+0xb00>
 8006b96:	9902      	ldr	r1, [sp, #8]
 8006b98:	2300      	movs	r3, #0
 8006b9a:	220a      	movs	r2, #10
 8006b9c:	4648      	mov	r0, r9
 8006b9e:	f000 f9d5 	bl	8006f4c <__multadd>
 8006ba2:	42af      	cmp	r7, r5
 8006ba4:	9002      	str	r0, [sp, #8]
 8006ba6:	f04f 0300 	mov.w	r3, #0
 8006baa:	f04f 020a 	mov.w	r2, #10
 8006bae:	4639      	mov	r1, r7
 8006bb0:	4648      	mov	r0, r9
 8006bb2:	d107      	bne.n	8006bc4 <_dtoa_r+0xadc>
 8006bb4:	f000 f9ca 	bl	8006f4c <__multadd>
 8006bb8:	4607      	mov	r7, r0
 8006bba:	4605      	mov	r5, r0
 8006bbc:	9b00      	ldr	r3, [sp, #0]
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	e777      	b.n	8006ab4 <_dtoa_r+0x9cc>
 8006bc4:	f000 f9c2 	bl	8006f4c <__multadd>
 8006bc8:	4629      	mov	r1, r5
 8006bca:	4607      	mov	r7, r0
 8006bcc:	2300      	movs	r3, #0
 8006bce:	220a      	movs	r2, #10
 8006bd0:	4648      	mov	r0, r9
 8006bd2:	f000 f9bb 	bl	8006f4c <__multadd>
 8006bd6:	4605      	mov	r5, r0
 8006bd8:	e7f0      	b.n	8006bbc <_dtoa_r+0xad4>
 8006bda:	f1bb 0f00 	cmp.w	fp, #0
 8006bde:	bfcc      	ite	gt
 8006be0:	465e      	movgt	r6, fp
 8006be2:	2601      	movle	r6, #1
 8006be4:	4456      	add	r6, sl
 8006be6:	2700      	movs	r7, #0
 8006be8:	9902      	ldr	r1, [sp, #8]
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	2201      	movs	r2, #1
 8006bee:	4648      	mov	r0, r9
 8006bf0:	f000 fb50 	bl	8007294 <__lshift>
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	9002      	str	r0, [sp, #8]
 8006bf8:	f000 fbb8 	bl	800736c <__mcmp>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	dcb4      	bgt.n	8006b6a <_dtoa_r+0xa82>
 8006c00:	d102      	bne.n	8006c08 <_dtoa_r+0xb20>
 8006c02:	9b00      	ldr	r3, [sp, #0]
 8006c04:	07db      	lsls	r3, r3, #31
 8006c06:	d4b0      	bmi.n	8006b6a <_dtoa_r+0xa82>
 8006c08:	4633      	mov	r3, r6
 8006c0a:	461e      	mov	r6, r3
 8006c0c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c10:	2a30      	cmp	r2, #48	@ 0x30
 8006c12:	d0fa      	beq.n	8006c0a <_dtoa_r+0xb22>
 8006c14:	e4b5      	b.n	8006582 <_dtoa_r+0x49a>
 8006c16:	459a      	cmp	sl, r3
 8006c18:	d1a8      	bne.n	8006b6c <_dtoa_r+0xa84>
 8006c1a:	2331      	movs	r3, #49	@ 0x31
 8006c1c:	f108 0801 	add.w	r8, r8, #1
 8006c20:	f88a 3000 	strb.w	r3, [sl]
 8006c24:	e4ad      	b.n	8006582 <_dtoa_r+0x49a>
 8006c26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c28:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006c84 <_dtoa_r+0xb9c>
 8006c2c:	b11b      	cbz	r3, 8006c36 <_dtoa_r+0xb4e>
 8006c2e:	f10a 0308 	add.w	r3, sl, #8
 8006c32:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006c34:	6013      	str	r3, [r2, #0]
 8006c36:	4650      	mov	r0, sl
 8006c38:	b017      	add	sp, #92	@ 0x5c
 8006c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c3e:	9b07      	ldr	r3, [sp, #28]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	f77f ae2e 	ble.w	80068a2 <_dtoa_r+0x7ba>
 8006c46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c48:	9308      	str	r3, [sp, #32]
 8006c4a:	2001      	movs	r0, #1
 8006c4c:	e64d      	b.n	80068ea <_dtoa_r+0x802>
 8006c4e:	f1bb 0f00 	cmp.w	fp, #0
 8006c52:	f77f aed9 	ble.w	8006a08 <_dtoa_r+0x920>
 8006c56:	4656      	mov	r6, sl
 8006c58:	9802      	ldr	r0, [sp, #8]
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	f7ff f9b9 	bl	8005fd2 <quorem>
 8006c60:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006c64:	f806 3b01 	strb.w	r3, [r6], #1
 8006c68:	eba6 020a 	sub.w	r2, r6, sl
 8006c6c:	4593      	cmp	fp, r2
 8006c6e:	ddb4      	ble.n	8006bda <_dtoa_r+0xaf2>
 8006c70:	9902      	ldr	r1, [sp, #8]
 8006c72:	2300      	movs	r3, #0
 8006c74:	220a      	movs	r2, #10
 8006c76:	4648      	mov	r0, r9
 8006c78:	f000 f968 	bl	8006f4c <__multadd>
 8006c7c:	9002      	str	r0, [sp, #8]
 8006c7e:	e7eb      	b.n	8006c58 <_dtoa_r+0xb70>
 8006c80:	08007e58 	.word	0x08007e58
 8006c84:	08007ddc 	.word	0x08007ddc

08006c88 <_free_r>:
 8006c88:	b538      	push	{r3, r4, r5, lr}
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	2900      	cmp	r1, #0
 8006c8e:	d041      	beq.n	8006d14 <_free_r+0x8c>
 8006c90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c94:	1f0c      	subs	r4, r1, #4
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	bfb8      	it	lt
 8006c9a:	18e4      	addlt	r4, r4, r3
 8006c9c:	f000 f8e8 	bl	8006e70 <__malloc_lock>
 8006ca0:	4a1d      	ldr	r2, [pc, #116]	@ (8006d18 <_free_r+0x90>)
 8006ca2:	6813      	ldr	r3, [r2, #0]
 8006ca4:	b933      	cbnz	r3, 8006cb4 <_free_r+0x2c>
 8006ca6:	6063      	str	r3, [r4, #4]
 8006ca8:	6014      	str	r4, [r2, #0]
 8006caa:	4628      	mov	r0, r5
 8006cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006cb0:	f000 b8e4 	b.w	8006e7c <__malloc_unlock>
 8006cb4:	42a3      	cmp	r3, r4
 8006cb6:	d908      	bls.n	8006cca <_free_r+0x42>
 8006cb8:	6820      	ldr	r0, [r4, #0]
 8006cba:	1821      	adds	r1, r4, r0
 8006cbc:	428b      	cmp	r3, r1
 8006cbe:	bf01      	itttt	eq
 8006cc0:	6819      	ldreq	r1, [r3, #0]
 8006cc2:	685b      	ldreq	r3, [r3, #4]
 8006cc4:	1809      	addeq	r1, r1, r0
 8006cc6:	6021      	streq	r1, [r4, #0]
 8006cc8:	e7ed      	b.n	8006ca6 <_free_r+0x1e>
 8006cca:	461a      	mov	r2, r3
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	b10b      	cbz	r3, 8006cd4 <_free_r+0x4c>
 8006cd0:	42a3      	cmp	r3, r4
 8006cd2:	d9fa      	bls.n	8006cca <_free_r+0x42>
 8006cd4:	6811      	ldr	r1, [r2, #0]
 8006cd6:	1850      	adds	r0, r2, r1
 8006cd8:	42a0      	cmp	r0, r4
 8006cda:	d10b      	bne.n	8006cf4 <_free_r+0x6c>
 8006cdc:	6820      	ldr	r0, [r4, #0]
 8006cde:	4401      	add	r1, r0
 8006ce0:	1850      	adds	r0, r2, r1
 8006ce2:	4283      	cmp	r3, r0
 8006ce4:	6011      	str	r1, [r2, #0]
 8006ce6:	d1e0      	bne.n	8006caa <_free_r+0x22>
 8006ce8:	6818      	ldr	r0, [r3, #0]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	6053      	str	r3, [r2, #4]
 8006cee:	4408      	add	r0, r1
 8006cf0:	6010      	str	r0, [r2, #0]
 8006cf2:	e7da      	b.n	8006caa <_free_r+0x22>
 8006cf4:	d902      	bls.n	8006cfc <_free_r+0x74>
 8006cf6:	230c      	movs	r3, #12
 8006cf8:	602b      	str	r3, [r5, #0]
 8006cfa:	e7d6      	b.n	8006caa <_free_r+0x22>
 8006cfc:	6820      	ldr	r0, [r4, #0]
 8006cfe:	1821      	adds	r1, r4, r0
 8006d00:	428b      	cmp	r3, r1
 8006d02:	bf04      	itt	eq
 8006d04:	6819      	ldreq	r1, [r3, #0]
 8006d06:	685b      	ldreq	r3, [r3, #4]
 8006d08:	6063      	str	r3, [r4, #4]
 8006d0a:	bf04      	itt	eq
 8006d0c:	1809      	addeq	r1, r1, r0
 8006d0e:	6021      	streq	r1, [r4, #0]
 8006d10:	6054      	str	r4, [r2, #4]
 8006d12:	e7ca      	b.n	8006caa <_free_r+0x22>
 8006d14:	bd38      	pop	{r3, r4, r5, pc}
 8006d16:	bf00      	nop
 8006d18:	2000041c 	.word	0x2000041c

08006d1c <malloc>:
 8006d1c:	4b02      	ldr	r3, [pc, #8]	@ (8006d28 <malloc+0xc>)
 8006d1e:	4601      	mov	r1, r0
 8006d20:	6818      	ldr	r0, [r3, #0]
 8006d22:	f000 b825 	b.w	8006d70 <_malloc_r>
 8006d26:	bf00      	nop
 8006d28:	20000018 	.word	0x20000018

08006d2c <sbrk_aligned>:
 8006d2c:	b570      	push	{r4, r5, r6, lr}
 8006d2e:	4e0f      	ldr	r6, [pc, #60]	@ (8006d6c <sbrk_aligned+0x40>)
 8006d30:	460c      	mov	r4, r1
 8006d32:	6831      	ldr	r1, [r6, #0]
 8006d34:	4605      	mov	r5, r0
 8006d36:	b911      	cbnz	r1, 8006d3e <sbrk_aligned+0x12>
 8006d38:	f000 fe92 	bl	8007a60 <_sbrk_r>
 8006d3c:	6030      	str	r0, [r6, #0]
 8006d3e:	4621      	mov	r1, r4
 8006d40:	4628      	mov	r0, r5
 8006d42:	f000 fe8d 	bl	8007a60 <_sbrk_r>
 8006d46:	1c43      	adds	r3, r0, #1
 8006d48:	d103      	bne.n	8006d52 <sbrk_aligned+0x26>
 8006d4a:	f04f 34ff 	mov.w	r4, #4294967295
 8006d4e:	4620      	mov	r0, r4
 8006d50:	bd70      	pop	{r4, r5, r6, pc}
 8006d52:	1cc4      	adds	r4, r0, #3
 8006d54:	f024 0403 	bic.w	r4, r4, #3
 8006d58:	42a0      	cmp	r0, r4
 8006d5a:	d0f8      	beq.n	8006d4e <sbrk_aligned+0x22>
 8006d5c:	1a21      	subs	r1, r4, r0
 8006d5e:	4628      	mov	r0, r5
 8006d60:	f000 fe7e 	bl	8007a60 <_sbrk_r>
 8006d64:	3001      	adds	r0, #1
 8006d66:	d1f2      	bne.n	8006d4e <sbrk_aligned+0x22>
 8006d68:	e7ef      	b.n	8006d4a <sbrk_aligned+0x1e>
 8006d6a:	bf00      	nop
 8006d6c:	20000418 	.word	0x20000418

08006d70 <_malloc_r>:
 8006d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d74:	1ccd      	adds	r5, r1, #3
 8006d76:	f025 0503 	bic.w	r5, r5, #3
 8006d7a:	3508      	adds	r5, #8
 8006d7c:	2d0c      	cmp	r5, #12
 8006d7e:	bf38      	it	cc
 8006d80:	250c      	movcc	r5, #12
 8006d82:	2d00      	cmp	r5, #0
 8006d84:	4606      	mov	r6, r0
 8006d86:	db01      	blt.n	8006d8c <_malloc_r+0x1c>
 8006d88:	42a9      	cmp	r1, r5
 8006d8a:	d904      	bls.n	8006d96 <_malloc_r+0x26>
 8006d8c:	230c      	movs	r3, #12
 8006d8e:	6033      	str	r3, [r6, #0]
 8006d90:	2000      	movs	r0, #0
 8006d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006e6c <_malloc_r+0xfc>
 8006d9a:	f000 f869 	bl	8006e70 <__malloc_lock>
 8006d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8006da2:	461c      	mov	r4, r3
 8006da4:	bb44      	cbnz	r4, 8006df8 <_malloc_r+0x88>
 8006da6:	4629      	mov	r1, r5
 8006da8:	4630      	mov	r0, r6
 8006daa:	f7ff ffbf 	bl	8006d2c <sbrk_aligned>
 8006dae:	1c43      	adds	r3, r0, #1
 8006db0:	4604      	mov	r4, r0
 8006db2:	d158      	bne.n	8006e66 <_malloc_r+0xf6>
 8006db4:	f8d8 4000 	ldr.w	r4, [r8]
 8006db8:	4627      	mov	r7, r4
 8006dba:	2f00      	cmp	r7, #0
 8006dbc:	d143      	bne.n	8006e46 <_malloc_r+0xd6>
 8006dbe:	2c00      	cmp	r4, #0
 8006dc0:	d04b      	beq.n	8006e5a <_malloc_r+0xea>
 8006dc2:	6823      	ldr	r3, [r4, #0]
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	eb04 0903 	add.w	r9, r4, r3
 8006dcc:	f000 fe48 	bl	8007a60 <_sbrk_r>
 8006dd0:	4581      	cmp	r9, r0
 8006dd2:	d142      	bne.n	8006e5a <_malloc_r+0xea>
 8006dd4:	6821      	ldr	r1, [r4, #0]
 8006dd6:	1a6d      	subs	r5, r5, r1
 8006dd8:	4629      	mov	r1, r5
 8006dda:	4630      	mov	r0, r6
 8006ddc:	f7ff ffa6 	bl	8006d2c <sbrk_aligned>
 8006de0:	3001      	adds	r0, #1
 8006de2:	d03a      	beq.n	8006e5a <_malloc_r+0xea>
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	442b      	add	r3, r5
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	f8d8 3000 	ldr.w	r3, [r8]
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	bb62      	cbnz	r2, 8006e4c <_malloc_r+0xdc>
 8006df2:	f8c8 7000 	str.w	r7, [r8]
 8006df6:	e00f      	b.n	8006e18 <_malloc_r+0xa8>
 8006df8:	6822      	ldr	r2, [r4, #0]
 8006dfa:	1b52      	subs	r2, r2, r5
 8006dfc:	d420      	bmi.n	8006e40 <_malloc_r+0xd0>
 8006dfe:	2a0b      	cmp	r2, #11
 8006e00:	d917      	bls.n	8006e32 <_malloc_r+0xc2>
 8006e02:	1961      	adds	r1, r4, r5
 8006e04:	42a3      	cmp	r3, r4
 8006e06:	6025      	str	r5, [r4, #0]
 8006e08:	bf18      	it	ne
 8006e0a:	6059      	strne	r1, [r3, #4]
 8006e0c:	6863      	ldr	r3, [r4, #4]
 8006e0e:	bf08      	it	eq
 8006e10:	f8c8 1000 	streq.w	r1, [r8]
 8006e14:	5162      	str	r2, [r4, r5]
 8006e16:	604b      	str	r3, [r1, #4]
 8006e18:	4630      	mov	r0, r6
 8006e1a:	f000 f82f 	bl	8006e7c <__malloc_unlock>
 8006e1e:	f104 000b 	add.w	r0, r4, #11
 8006e22:	1d23      	adds	r3, r4, #4
 8006e24:	f020 0007 	bic.w	r0, r0, #7
 8006e28:	1ac2      	subs	r2, r0, r3
 8006e2a:	bf1c      	itt	ne
 8006e2c:	1a1b      	subne	r3, r3, r0
 8006e2e:	50a3      	strne	r3, [r4, r2]
 8006e30:	e7af      	b.n	8006d92 <_malloc_r+0x22>
 8006e32:	6862      	ldr	r2, [r4, #4]
 8006e34:	42a3      	cmp	r3, r4
 8006e36:	bf0c      	ite	eq
 8006e38:	f8c8 2000 	streq.w	r2, [r8]
 8006e3c:	605a      	strne	r2, [r3, #4]
 8006e3e:	e7eb      	b.n	8006e18 <_malloc_r+0xa8>
 8006e40:	4623      	mov	r3, r4
 8006e42:	6864      	ldr	r4, [r4, #4]
 8006e44:	e7ae      	b.n	8006da4 <_malloc_r+0x34>
 8006e46:	463c      	mov	r4, r7
 8006e48:	687f      	ldr	r7, [r7, #4]
 8006e4a:	e7b6      	b.n	8006dba <_malloc_r+0x4a>
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	42a3      	cmp	r3, r4
 8006e52:	d1fb      	bne.n	8006e4c <_malloc_r+0xdc>
 8006e54:	2300      	movs	r3, #0
 8006e56:	6053      	str	r3, [r2, #4]
 8006e58:	e7de      	b.n	8006e18 <_malloc_r+0xa8>
 8006e5a:	230c      	movs	r3, #12
 8006e5c:	6033      	str	r3, [r6, #0]
 8006e5e:	4630      	mov	r0, r6
 8006e60:	f000 f80c 	bl	8006e7c <__malloc_unlock>
 8006e64:	e794      	b.n	8006d90 <_malloc_r+0x20>
 8006e66:	6005      	str	r5, [r0, #0]
 8006e68:	e7d6      	b.n	8006e18 <_malloc_r+0xa8>
 8006e6a:	bf00      	nop
 8006e6c:	2000041c 	.word	0x2000041c

08006e70 <__malloc_lock>:
 8006e70:	4801      	ldr	r0, [pc, #4]	@ (8006e78 <__malloc_lock+0x8>)
 8006e72:	f7ff b8ac 	b.w	8005fce <__retarget_lock_acquire_recursive>
 8006e76:	bf00      	nop
 8006e78:	20000414 	.word	0x20000414

08006e7c <__malloc_unlock>:
 8006e7c:	4801      	ldr	r0, [pc, #4]	@ (8006e84 <__malloc_unlock+0x8>)
 8006e7e:	f7ff b8a7 	b.w	8005fd0 <__retarget_lock_release_recursive>
 8006e82:	bf00      	nop
 8006e84:	20000414 	.word	0x20000414

08006e88 <_Balloc>:
 8006e88:	b570      	push	{r4, r5, r6, lr}
 8006e8a:	69c6      	ldr	r6, [r0, #28]
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	460d      	mov	r5, r1
 8006e90:	b976      	cbnz	r6, 8006eb0 <_Balloc+0x28>
 8006e92:	2010      	movs	r0, #16
 8006e94:	f7ff ff42 	bl	8006d1c <malloc>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	61e0      	str	r0, [r4, #28]
 8006e9c:	b920      	cbnz	r0, 8006ea8 <_Balloc+0x20>
 8006e9e:	4b18      	ldr	r3, [pc, #96]	@ (8006f00 <_Balloc+0x78>)
 8006ea0:	4818      	ldr	r0, [pc, #96]	@ (8006f04 <_Balloc+0x7c>)
 8006ea2:	216b      	movs	r1, #107	@ 0x6b
 8006ea4:	f000 fdfa 	bl	8007a9c <__assert_func>
 8006ea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006eac:	6006      	str	r6, [r0, #0]
 8006eae:	60c6      	str	r6, [r0, #12]
 8006eb0:	69e6      	ldr	r6, [r4, #28]
 8006eb2:	68f3      	ldr	r3, [r6, #12]
 8006eb4:	b183      	cbz	r3, 8006ed8 <_Balloc+0x50>
 8006eb6:	69e3      	ldr	r3, [r4, #28]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ebe:	b9b8      	cbnz	r0, 8006ef0 <_Balloc+0x68>
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	fa01 f605 	lsl.w	r6, r1, r5
 8006ec6:	1d72      	adds	r2, r6, #5
 8006ec8:	0092      	lsls	r2, r2, #2
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 fe04 	bl	8007ad8 <_calloc_r>
 8006ed0:	b160      	cbz	r0, 8006eec <_Balloc+0x64>
 8006ed2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ed6:	e00e      	b.n	8006ef6 <_Balloc+0x6e>
 8006ed8:	2221      	movs	r2, #33	@ 0x21
 8006eda:	2104      	movs	r1, #4
 8006edc:	4620      	mov	r0, r4
 8006ede:	f000 fdfb 	bl	8007ad8 <_calloc_r>
 8006ee2:	69e3      	ldr	r3, [r4, #28]
 8006ee4:	60f0      	str	r0, [r6, #12]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1e4      	bne.n	8006eb6 <_Balloc+0x2e>
 8006eec:	2000      	movs	r0, #0
 8006eee:	bd70      	pop	{r4, r5, r6, pc}
 8006ef0:	6802      	ldr	r2, [r0, #0]
 8006ef2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006efc:	e7f7      	b.n	8006eee <_Balloc+0x66>
 8006efe:	bf00      	nop
 8006f00:	08007de9 	.word	0x08007de9
 8006f04:	08007e69 	.word	0x08007e69

08006f08 <_Bfree>:
 8006f08:	b570      	push	{r4, r5, r6, lr}
 8006f0a:	69c6      	ldr	r6, [r0, #28]
 8006f0c:	4605      	mov	r5, r0
 8006f0e:	460c      	mov	r4, r1
 8006f10:	b976      	cbnz	r6, 8006f30 <_Bfree+0x28>
 8006f12:	2010      	movs	r0, #16
 8006f14:	f7ff ff02 	bl	8006d1c <malloc>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	61e8      	str	r0, [r5, #28]
 8006f1c:	b920      	cbnz	r0, 8006f28 <_Bfree+0x20>
 8006f1e:	4b09      	ldr	r3, [pc, #36]	@ (8006f44 <_Bfree+0x3c>)
 8006f20:	4809      	ldr	r0, [pc, #36]	@ (8006f48 <_Bfree+0x40>)
 8006f22:	218f      	movs	r1, #143	@ 0x8f
 8006f24:	f000 fdba 	bl	8007a9c <__assert_func>
 8006f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f2c:	6006      	str	r6, [r0, #0]
 8006f2e:	60c6      	str	r6, [r0, #12]
 8006f30:	b13c      	cbz	r4, 8006f42 <_Bfree+0x3a>
 8006f32:	69eb      	ldr	r3, [r5, #28]
 8006f34:	6862      	ldr	r2, [r4, #4]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f3c:	6021      	str	r1, [r4, #0]
 8006f3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f42:	bd70      	pop	{r4, r5, r6, pc}
 8006f44:	08007de9 	.word	0x08007de9
 8006f48:	08007e69 	.word	0x08007e69

08006f4c <__multadd>:
 8006f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f50:	690d      	ldr	r5, [r1, #16]
 8006f52:	4607      	mov	r7, r0
 8006f54:	460c      	mov	r4, r1
 8006f56:	461e      	mov	r6, r3
 8006f58:	f101 0c14 	add.w	ip, r1, #20
 8006f5c:	2000      	movs	r0, #0
 8006f5e:	f8dc 3000 	ldr.w	r3, [ip]
 8006f62:	b299      	uxth	r1, r3
 8006f64:	fb02 6101 	mla	r1, r2, r1, r6
 8006f68:	0c1e      	lsrs	r6, r3, #16
 8006f6a:	0c0b      	lsrs	r3, r1, #16
 8006f6c:	fb02 3306 	mla	r3, r2, r6, r3
 8006f70:	b289      	uxth	r1, r1
 8006f72:	3001      	adds	r0, #1
 8006f74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f78:	4285      	cmp	r5, r0
 8006f7a:	f84c 1b04 	str.w	r1, [ip], #4
 8006f7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f82:	dcec      	bgt.n	8006f5e <__multadd+0x12>
 8006f84:	b30e      	cbz	r6, 8006fca <__multadd+0x7e>
 8006f86:	68a3      	ldr	r3, [r4, #8]
 8006f88:	42ab      	cmp	r3, r5
 8006f8a:	dc19      	bgt.n	8006fc0 <__multadd+0x74>
 8006f8c:	6861      	ldr	r1, [r4, #4]
 8006f8e:	4638      	mov	r0, r7
 8006f90:	3101      	adds	r1, #1
 8006f92:	f7ff ff79 	bl	8006e88 <_Balloc>
 8006f96:	4680      	mov	r8, r0
 8006f98:	b928      	cbnz	r0, 8006fa6 <__multadd+0x5a>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd0 <__multadd+0x84>)
 8006f9e:	480d      	ldr	r0, [pc, #52]	@ (8006fd4 <__multadd+0x88>)
 8006fa0:	21ba      	movs	r1, #186	@ 0xba
 8006fa2:	f000 fd7b 	bl	8007a9c <__assert_func>
 8006fa6:	6922      	ldr	r2, [r4, #16]
 8006fa8:	3202      	adds	r2, #2
 8006faa:	f104 010c 	add.w	r1, r4, #12
 8006fae:	0092      	lsls	r2, r2, #2
 8006fb0:	300c      	adds	r0, #12
 8006fb2:	f000 fd65 	bl	8007a80 <memcpy>
 8006fb6:	4621      	mov	r1, r4
 8006fb8:	4638      	mov	r0, r7
 8006fba:	f7ff ffa5 	bl	8006f08 <_Bfree>
 8006fbe:	4644      	mov	r4, r8
 8006fc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006fc4:	3501      	adds	r5, #1
 8006fc6:	615e      	str	r6, [r3, #20]
 8006fc8:	6125      	str	r5, [r4, #16]
 8006fca:	4620      	mov	r0, r4
 8006fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fd0:	08007e58 	.word	0x08007e58
 8006fd4:	08007e69 	.word	0x08007e69

08006fd8 <__hi0bits>:
 8006fd8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006fdc:	4603      	mov	r3, r0
 8006fde:	bf36      	itet	cc
 8006fe0:	0403      	lslcc	r3, r0, #16
 8006fe2:	2000      	movcs	r0, #0
 8006fe4:	2010      	movcc	r0, #16
 8006fe6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fea:	bf3c      	itt	cc
 8006fec:	021b      	lslcc	r3, r3, #8
 8006fee:	3008      	addcc	r0, #8
 8006ff0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ff4:	bf3c      	itt	cc
 8006ff6:	011b      	lslcc	r3, r3, #4
 8006ff8:	3004      	addcc	r0, #4
 8006ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ffe:	bf3c      	itt	cc
 8007000:	009b      	lslcc	r3, r3, #2
 8007002:	3002      	addcc	r0, #2
 8007004:	2b00      	cmp	r3, #0
 8007006:	db05      	blt.n	8007014 <__hi0bits+0x3c>
 8007008:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800700c:	f100 0001 	add.w	r0, r0, #1
 8007010:	bf08      	it	eq
 8007012:	2020      	moveq	r0, #32
 8007014:	4770      	bx	lr

08007016 <__lo0bits>:
 8007016:	6803      	ldr	r3, [r0, #0]
 8007018:	4602      	mov	r2, r0
 800701a:	f013 0007 	ands.w	r0, r3, #7
 800701e:	d00b      	beq.n	8007038 <__lo0bits+0x22>
 8007020:	07d9      	lsls	r1, r3, #31
 8007022:	d421      	bmi.n	8007068 <__lo0bits+0x52>
 8007024:	0798      	lsls	r0, r3, #30
 8007026:	bf49      	itett	mi
 8007028:	085b      	lsrmi	r3, r3, #1
 800702a:	089b      	lsrpl	r3, r3, #2
 800702c:	2001      	movmi	r0, #1
 800702e:	6013      	strmi	r3, [r2, #0]
 8007030:	bf5c      	itt	pl
 8007032:	6013      	strpl	r3, [r2, #0]
 8007034:	2002      	movpl	r0, #2
 8007036:	4770      	bx	lr
 8007038:	b299      	uxth	r1, r3
 800703a:	b909      	cbnz	r1, 8007040 <__lo0bits+0x2a>
 800703c:	0c1b      	lsrs	r3, r3, #16
 800703e:	2010      	movs	r0, #16
 8007040:	b2d9      	uxtb	r1, r3
 8007042:	b909      	cbnz	r1, 8007048 <__lo0bits+0x32>
 8007044:	3008      	adds	r0, #8
 8007046:	0a1b      	lsrs	r3, r3, #8
 8007048:	0719      	lsls	r1, r3, #28
 800704a:	bf04      	itt	eq
 800704c:	091b      	lsreq	r3, r3, #4
 800704e:	3004      	addeq	r0, #4
 8007050:	0799      	lsls	r1, r3, #30
 8007052:	bf04      	itt	eq
 8007054:	089b      	lsreq	r3, r3, #2
 8007056:	3002      	addeq	r0, #2
 8007058:	07d9      	lsls	r1, r3, #31
 800705a:	d403      	bmi.n	8007064 <__lo0bits+0x4e>
 800705c:	085b      	lsrs	r3, r3, #1
 800705e:	f100 0001 	add.w	r0, r0, #1
 8007062:	d003      	beq.n	800706c <__lo0bits+0x56>
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	4770      	bx	lr
 8007068:	2000      	movs	r0, #0
 800706a:	4770      	bx	lr
 800706c:	2020      	movs	r0, #32
 800706e:	4770      	bx	lr

08007070 <__i2b>:
 8007070:	b510      	push	{r4, lr}
 8007072:	460c      	mov	r4, r1
 8007074:	2101      	movs	r1, #1
 8007076:	f7ff ff07 	bl	8006e88 <_Balloc>
 800707a:	4602      	mov	r2, r0
 800707c:	b928      	cbnz	r0, 800708a <__i2b+0x1a>
 800707e:	4b05      	ldr	r3, [pc, #20]	@ (8007094 <__i2b+0x24>)
 8007080:	4805      	ldr	r0, [pc, #20]	@ (8007098 <__i2b+0x28>)
 8007082:	f240 1145 	movw	r1, #325	@ 0x145
 8007086:	f000 fd09 	bl	8007a9c <__assert_func>
 800708a:	2301      	movs	r3, #1
 800708c:	6144      	str	r4, [r0, #20]
 800708e:	6103      	str	r3, [r0, #16]
 8007090:	bd10      	pop	{r4, pc}
 8007092:	bf00      	nop
 8007094:	08007e58 	.word	0x08007e58
 8007098:	08007e69 	.word	0x08007e69

0800709c <__multiply>:
 800709c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a0:	4617      	mov	r7, r2
 80070a2:	690a      	ldr	r2, [r1, #16]
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	429a      	cmp	r2, r3
 80070a8:	bfa8      	it	ge
 80070aa:	463b      	movge	r3, r7
 80070ac:	4689      	mov	r9, r1
 80070ae:	bfa4      	itt	ge
 80070b0:	460f      	movge	r7, r1
 80070b2:	4699      	movge	r9, r3
 80070b4:	693d      	ldr	r5, [r7, #16]
 80070b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	6879      	ldr	r1, [r7, #4]
 80070be:	eb05 060a 	add.w	r6, r5, sl
 80070c2:	42b3      	cmp	r3, r6
 80070c4:	b085      	sub	sp, #20
 80070c6:	bfb8      	it	lt
 80070c8:	3101      	addlt	r1, #1
 80070ca:	f7ff fedd 	bl	8006e88 <_Balloc>
 80070ce:	b930      	cbnz	r0, 80070de <__multiply+0x42>
 80070d0:	4602      	mov	r2, r0
 80070d2:	4b41      	ldr	r3, [pc, #260]	@ (80071d8 <__multiply+0x13c>)
 80070d4:	4841      	ldr	r0, [pc, #260]	@ (80071dc <__multiply+0x140>)
 80070d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80070da:	f000 fcdf 	bl	8007a9c <__assert_func>
 80070de:	f100 0414 	add.w	r4, r0, #20
 80070e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80070e6:	4623      	mov	r3, r4
 80070e8:	2200      	movs	r2, #0
 80070ea:	4573      	cmp	r3, lr
 80070ec:	d320      	bcc.n	8007130 <__multiply+0x94>
 80070ee:	f107 0814 	add.w	r8, r7, #20
 80070f2:	f109 0114 	add.w	r1, r9, #20
 80070f6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80070fa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80070fe:	9302      	str	r3, [sp, #8]
 8007100:	1beb      	subs	r3, r5, r7
 8007102:	3b15      	subs	r3, #21
 8007104:	f023 0303 	bic.w	r3, r3, #3
 8007108:	3304      	adds	r3, #4
 800710a:	3715      	adds	r7, #21
 800710c:	42bd      	cmp	r5, r7
 800710e:	bf38      	it	cc
 8007110:	2304      	movcc	r3, #4
 8007112:	9301      	str	r3, [sp, #4]
 8007114:	9b02      	ldr	r3, [sp, #8]
 8007116:	9103      	str	r1, [sp, #12]
 8007118:	428b      	cmp	r3, r1
 800711a:	d80c      	bhi.n	8007136 <__multiply+0x9a>
 800711c:	2e00      	cmp	r6, #0
 800711e:	dd03      	ble.n	8007128 <__multiply+0x8c>
 8007120:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007124:	2b00      	cmp	r3, #0
 8007126:	d055      	beq.n	80071d4 <__multiply+0x138>
 8007128:	6106      	str	r6, [r0, #16]
 800712a:	b005      	add	sp, #20
 800712c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007130:	f843 2b04 	str.w	r2, [r3], #4
 8007134:	e7d9      	b.n	80070ea <__multiply+0x4e>
 8007136:	f8b1 a000 	ldrh.w	sl, [r1]
 800713a:	f1ba 0f00 	cmp.w	sl, #0
 800713e:	d01f      	beq.n	8007180 <__multiply+0xe4>
 8007140:	46c4      	mov	ip, r8
 8007142:	46a1      	mov	r9, r4
 8007144:	2700      	movs	r7, #0
 8007146:	f85c 2b04 	ldr.w	r2, [ip], #4
 800714a:	f8d9 3000 	ldr.w	r3, [r9]
 800714e:	fa1f fb82 	uxth.w	fp, r2
 8007152:	b29b      	uxth	r3, r3
 8007154:	fb0a 330b 	mla	r3, sl, fp, r3
 8007158:	443b      	add	r3, r7
 800715a:	f8d9 7000 	ldr.w	r7, [r9]
 800715e:	0c12      	lsrs	r2, r2, #16
 8007160:	0c3f      	lsrs	r7, r7, #16
 8007162:	fb0a 7202 	mla	r2, sl, r2, r7
 8007166:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800716a:	b29b      	uxth	r3, r3
 800716c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007170:	4565      	cmp	r5, ip
 8007172:	f849 3b04 	str.w	r3, [r9], #4
 8007176:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800717a:	d8e4      	bhi.n	8007146 <__multiply+0xaa>
 800717c:	9b01      	ldr	r3, [sp, #4]
 800717e:	50e7      	str	r7, [r4, r3]
 8007180:	9b03      	ldr	r3, [sp, #12]
 8007182:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007186:	3104      	adds	r1, #4
 8007188:	f1b9 0f00 	cmp.w	r9, #0
 800718c:	d020      	beq.n	80071d0 <__multiply+0x134>
 800718e:	6823      	ldr	r3, [r4, #0]
 8007190:	4647      	mov	r7, r8
 8007192:	46a4      	mov	ip, r4
 8007194:	f04f 0a00 	mov.w	sl, #0
 8007198:	f8b7 b000 	ldrh.w	fp, [r7]
 800719c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80071a0:	fb09 220b 	mla	r2, r9, fp, r2
 80071a4:	4452      	add	r2, sl
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071ac:	f84c 3b04 	str.w	r3, [ip], #4
 80071b0:	f857 3b04 	ldr.w	r3, [r7], #4
 80071b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071b8:	f8bc 3000 	ldrh.w	r3, [ip]
 80071bc:	fb09 330a 	mla	r3, r9, sl, r3
 80071c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80071c4:	42bd      	cmp	r5, r7
 80071c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071ca:	d8e5      	bhi.n	8007198 <__multiply+0xfc>
 80071cc:	9a01      	ldr	r2, [sp, #4]
 80071ce:	50a3      	str	r3, [r4, r2]
 80071d0:	3404      	adds	r4, #4
 80071d2:	e79f      	b.n	8007114 <__multiply+0x78>
 80071d4:	3e01      	subs	r6, #1
 80071d6:	e7a1      	b.n	800711c <__multiply+0x80>
 80071d8:	08007e58 	.word	0x08007e58
 80071dc:	08007e69 	.word	0x08007e69

080071e0 <__pow5mult>:
 80071e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071e4:	4615      	mov	r5, r2
 80071e6:	f012 0203 	ands.w	r2, r2, #3
 80071ea:	4607      	mov	r7, r0
 80071ec:	460e      	mov	r6, r1
 80071ee:	d007      	beq.n	8007200 <__pow5mult+0x20>
 80071f0:	4c25      	ldr	r4, [pc, #148]	@ (8007288 <__pow5mult+0xa8>)
 80071f2:	3a01      	subs	r2, #1
 80071f4:	2300      	movs	r3, #0
 80071f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80071fa:	f7ff fea7 	bl	8006f4c <__multadd>
 80071fe:	4606      	mov	r6, r0
 8007200:	10ad      	asrs	r5, r5, #2
 8007202:	d03d      	beq.n	8007280 <__pow5mult+0xa0>
 8007204:	69fc      	ldr	r4, [r7, #28]
 8007206:	b97c      	cbnz	r4, 8007228 <__pow5mult+0x48>
 8007208:	2010      	movs	r0, #16
 800720a:	f7ff fd87 	bl	8006d1c <malloc>
 800720e:	4602      	mov	r2, r0
 8007210:	61f8      	str	r0, [r7, #28]
 8007212:	b928      	cbnz	r0, 8007220 <__pow5mult+0x40>
 8007214:	4b1d      	ldr	r3, [pc, #116]	@ (800728c <__pow5mult+0xac>)
 8007216:	481e      	ldr	r0, [pc, #120]	@ (8007290 <__pow5mult+0xb0>)
 8007218:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800721c:	f000 fc3e 	bl	8007a9c <__assert_func>
 8007220:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007224:	6004      	str	r4, [r0, #0]
 8007226:	60c4      	str	r4, [r0, #12]
 8007228:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800722c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007230:	b94c      	cbnz	r4, 8007246 <__pow5mult+0x66>
 8007232:	f240 2171 	movw	r1, #625	@ 0x271
 8007236:	4638      	mov	r0, r7
 8007238:	f7ff ff1a 	bl	8007070 <__i2b>
 800723c:	2300      	movs	r3, #0
 800723e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007242:	4604      	mov	r4, r0
 8007244:	6003      	str	r3, [r0, #0]
 8007246:	f04f 0900 	mov.w	r9, #0
 800724a:	07eb      	lsls	r3, r5, #31
 800724c:	d50a      	bpl.n	8007264 <__pow5mult+0x84>
 800724e:	4631      	mov	r1, r6
 8007250:	4622      	mov	r2, r4
 8007252:	4638      	mov	r0, r7
 8007254:	f7ff ff22 	bl	800709c <__multiply>
 8007258:	4631      	mov	r1, r6
 800725a:	4680      	mov	r8, r0
 800725c:	4638      	mov	r0, r7
 800725e:	f7ff fe53 	bl	8006f08 <_Bfree>
 8007262:	4646      	mov	r6, r8
 8007264:	106d      	asrs	r5, r5, #1
 8007266:	d00b      	beq.n	8007280 <__pow5mult+0xa0>
 8007268:	6820      	ldr	r0, [r4, #0]
 800726a:	b938      	cbnz	r0, 800727c <__pow5mult+0x9c>
 800726c:	4622      	mov	r2, r4
 800726e:	4621      	mov	r1, r4
 8007270:	4638      	mov	r0, r7
 8007272:	f7ff ff13 	bl	800709c <__multiply>
 8007276:	6020      	str	r0, [r4, #0]
 8007278:	f8c0 9000 	str.w	r9, [r0]
 800727c:	4604      	mov	r4, r0
 800727e:	e7e4      	b.n	800724a <__pow5mult+0x6a>
 8007280:	4630      	mov	r0, r6
 8007282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007286:	bf00      	nop
 8007288:	08007f1c 	.word	0x08007f1c
 800728c:	08007de9 	.word	0x08007de9
 8007290:	08007e69 	.word	0x08007e69

08007294 <__lshift>:
 8007294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007298:	460c      	mov	r4, r1
 800729a:	6849      	ldr	r1, [r1, #4]
 800729c:	6923      	ldr	r3, [r4, #16]
 800729e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072a2:	68a3      	ldr	r3, [r4, #8]
 80072a4:	4607      	mov	r7, r0
 80072a6:	4691      	mov	r9, r2
 80072a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072ac:	f108 0601 	add.w	r6, r8, #1
 80072b0:	42b3      	cmp	r3, r6
 80072b2:	db0b      	blt.n	80072cc <__lshift+0x38>
 80072b4:	4638      	mov	r0, r7
 80072b6:	f7ff fde7 	bl	8006e88 <_Balloc>
 80072ba:	4605      	mov	r5, r0
 80072bc:	b948      	cbnz	r0, 80072d2 <__lshift+0x3e>
 80072be:	4602      	mov	r2, r0
 80072c0:	4b28      	ldr	r3, [pc, #160]	@ (8007364 <__lshift+0xd0>)
 80072c2:	4829      	ldr	r0, [pc, #164]	@ (8007368 <__lshift+0xd4>)
 80072c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80072c8:	f000 fbe8 	bl	8007a9c <__assert_func>
 80072cc:	3101      	adds	r1, #1
 80072ce:	005b      	lsls	r3, r3, #1
 80072d0:	e7ee      	b.n	80072b0 <__lshift+0x1c>
 80072d2:	2300      	movs	r3, #0
 80072d4:	f100 0114 	add.w	r1, r0, #20
 80072d8:	f100 0210 	add.w	r2, r0, #16
 80072dc:	4618      	mov	r0, r3
 80072de:	4553      	cmp	r3, sl
 80072e0:	db33      	blt.n	800734a <__lshift+0xb6>
 80072e2:	6920      	ldr	r0, [r4, #16]
 80072e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80072e8:	f104 0314 	add.w	r3, r4, #20
 80072ec:	f019 091f 	ands.w	r9, r9, #31
 80072f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80072f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80072f8:	d02b      	beq.n	8007352 <__lshift+0xbe>
 80072fa:	f1c9 0e20 	rsb	lr, r9, #32
 80072fe:	468a      	mov	sl, r1
 8007300:	2200      	movs	r2, #0
 8007302:	6818      	ldr	r0, [r3, #0]
 8007304:	fa00 f009 	lsl.w	r0, r0, r9
 8007308:	4310      	orrs	r0, r2
 800730a:	f84a 0b04 	str.w	r0, [sl], #4
 800730e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007312:	459c      	cmp	ip, r3
 8007314:	fa22 f20e 	lsr.w	r2, r2, lr
 8007318:	d8f3      	bhi.n	8007302 <__lshift+0x6e>
 800731a:	ebac 0304 	sub.w	r3, ip, r4
 800731e:	3b15      	subs	r3, #21
 8007320:	f023 0303 	bic.w	r3, r3, #3
 8007324:	3304      	adds	r3, #4
 8007326:	f104 0015 	add.w	r0, r4, #21
 800732a:	4560      	cmp	r0, ip
 800732c:	bf88      	it	hi
 800732e:	2304      	movhi	r3, #4
 8007330:	50ca      	str	r2, [r1, r3]
 8007332:	b10a      	cbz	r2, 8007338 <__lshift+0xa4>
 8007334:	f108 0602 	add.w	r6, r8, #2
 8007338:	3e01      	subs	r6, #1
 800733a:	4638      	mov	r0, r7
 800733c:	612e      	str	r6, [r5, #16]
 800733e:	4621      	mov	r1, r4
 8007340:	f7ff fde2 	bl	8006f08 <_Bfree>
 8007344:	4628      	mov	r0, r5
 8007346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734a:	f842 0f04 	str.w	r0, [r2, #4]!
 800734e:	3301      	adds	r3, #1
 8007350:	e7c5      	b.n	80072de <__lshift+0x4a>
 8007352:	3904      	subs	r1, #4
 8007354:	f853 2b04 	ldr.w	r2, [r3], #4
 8007358:	f841 2f04 	str.w	r2, [r1, #4]!
 800735c:	459c      	cmp	ip, r3
 800735e:	d8f9      	bhi.n	8007354 <__lshift+0xc0>
 8007360:	e7ea      	b.n	8007338 <__lshift+0xa4>
 8007362:	bf00      	nop
 8007364:	08007e58 	.word	0x08007e58
 8007368:	08007e69 	.word	0x08007e69

0800736c <__mcmp>:
 800736c:	690a      	ldr	r2, [r1, #16]
 800736e:	4603      	mov	r3, r0
 8007370:	6900      	ldr	r0, [r0, #16]
 8007372:	1a80      	subs	r0, r0, r2
 8007374:	b530      	push	{r4, r5, lr}
 8007376:	d10e      	bne.n	8007396 <__mcmp+0x2a>
 8007378:	3314      	adds	r3, #20
 800737a:	3114      	adds	r1, #20
 800737c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007380:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007384:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007388:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800738c:	4295      	cmp	r5, r2
 800738e:	d003      	beq.n	8007398 <__mcmp+0x2c>
 8007390:	d205      	bcs.n	800739e <__mcmp+0x32>
 8007392:	f04f 30ff 	mov.w	r0, #4294967295
 8007396:	bd30      	pop	{r4, r5, pc}
 8007398:	42a3      	cmp	r3, r4
 800739a:	d3f3      	bcc.n	8007384 <__mcmp+0x18>
 800739c:	e7fb      	b.n	8007396 <__mcmp+0x2a>
 800739e:	2001      	movs	r0, #1
 80073a0:	e7f9      	b.n	8007396 <__mcmp+0x2a>
	...

080073a4 <__mdiff>:
 80073a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a8:	4689      	mov	r9, r1
 80073aa:	4606      	mov	r6, r0
 80073ac:	4611      	mov	r1, r2
 80073ae:	4648      	mov	r0, r9
 80073b0:	4614      	mov	r4, r2
 80073b2:	f7ff ffdb 	bl	800736c <__mcmp>
 80073b6:	1e05      	subs	r5, r0, #0
 80073b8:	d112      	bne.n	80073e0 <__mdiff+0x3c>
 80073ba:	4629      	mov	r1, r5
 80073bc:	4630      	mov	r0, r6
 80073be:	f7ff fd63 	bl	8006e88 <_Balloc>
 80073c2:	4602      	mov	r2, r0
 80073c4:	b928      	cbnz	r0, 80073d2 <__mdiff+0x2e>
 80073c6:	4b3f      	ldr	r3, [pc, #252]	@ (80074c4 <__mdiff+0x120>)
 80073c8:	f240 2137 	movw	r1, #567	@ 0x237
 80073cc:	483e      	ldr	r0, [pc, #248]	@ (80074c8 <__mdiff+0x124>)
 80073ce:	f000 fb65 	bl	8007a9c <__assert_func>
 80073d2:	2301      	movs	r3, #1
 80073d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80073d8:	4610      	mov	r0, r2
 80073da:	b003      	add	sp, #12
 80073dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e0:	bfbc      	itt	lt
 80073e2:	464b      	movlt	r3, r9
 80073e4:	46a1      	movlt	r9, r4
 80073e6:	4630      	mov	r0, r6
 80073e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80073ec:	bfba      	itte	lt
 80073ee:	461c      	movlt	r4, r3
 80073f0:	2501      	movlt	r5, #1
 80073f2:	2500      	movge	r5, #0
 80073f4:	f7ff fd48 	bl	8006e88 <_Balloc>
 80073f8:	4602      	mov	r2, r0
 80073fa:	b918      	cbnz	r0, 8007404 <__mdiff+0x60>
 80073fc:	4b31      	ldr	r3, [pc, #196]	@ (80074c4 <__mdiff+0x120>)
 80073fe:	f240 2145 	movw	r1, #581	@ 0x245
 8007402:	e7e3      	b.n	80073cc <__mdiff+0x28>
 8007404:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007408:	6926      	ldr	r6, [r4, #16]
 800740a:	60c5      	str	r5, [r0, #12]
 800740c:	f109 0310 	add.w	r3, r9, #16
 8007410:	f109 0514 	add.w	r5, r9, #20
 8007414:	f104 0e14 	add.w	lr, r4, #20
 8007418:	f100 0b14 	add.w	fp, r0, #20
 800741c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007420:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007424:	9301      	str	r3, [sp, #4]
 8007426:	46d9      	mov	r9, fp
 8007428:	f04f 0c00 	mov.w	ip, #0
 800742c:	9b01      	ldr	r3, [sp, #4]
 800742e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007432:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007436:	9301      	str	r3, [sp, #4]
 8007438:	fa1f f38a 	uxth.w	r3, sl
 800743c:	4619      	mov	r1, r3
 800743e:	b283      	uxth	r3, r0
 8007440:	1acb      	subs	r3, r1, r3
 8007442:	0c00      	lsrs	r0, r0, #16
 8007444:	4463      	add	r3, ip
 8007446:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800744a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800744e:	b29b      	uxth	r3, r3
 8007450:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007454:	4576      	cmp	r6, lr
 8007456:	f849 3b04 	str.w	r3, [r9], #4
 800745a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800745e:	d8e5      	bhi.n	800742c <__mdiff+0x88>
 8007460:	1b33      	subs	r3, r6, r4
 8007462:	3b15      	subs	r3, #21
 8007464:	f023 0303 	bic.w	r3, r3, #3
 8007468:	3415      	adds	r4, #21
 800746a:	3304      	adds	r3, #4
 800746c:	42a6      	cmp	r6, r4
 800746e:	bf38      	it	cc
 8007470:	2304      	movcc	r3, #4
 8007472:	441d      	add	r5, r3
 8007474:	445b      	add	r3, fp
 8007476:	461e      	mov	r6, r3
 8007478:	462c      	mov	r4, r5
 800747a:	4544      	cmp	r4, r8
 800747c:	d30e      	bcc.n	800749c <__mdiff+0xf8>
 800747e:	f108 0103 	add.w	r1, r8, #3
 8007482:	1b49      	subs	r1, r1, r5
 8007484:	f021 0103 	bic.w	r1, r1, #3
 8007488:	3d03      	subs	r5, #3
 800748a:	45a8      	cmp	r8, r5
 800748c:	bf38      	it	cc
 800748e:	2100      	movcc	r1, #0
 8007490:	440b      	add	r3, r1
 8007492:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007496:	b191      	cbz	r1, 80074be <__mdiff+0x11a>
 8007498:	6117      	str	r7, [r2, #16]
 800749a:	e79d      	b.n	80073d8 <__mdiff+0x34>
 800749c:	f854 1b04 	ldr.w	r1, [r4], #4
 80074a0:	46e6      	mov	lr, ip
 80074a2:	0c08      	lsrs	r0, r1, #16
 80074a4:	fa1c fc81 	uxtah	ip, ip, r1
 80074a8:	4471      	add	r1, lr
 80074aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80074ae:	b289      	uxth	r1, r1
 80074b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80074b4:	f846 1b04 	str.w	r1, [r6], #4
 80074b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80074bc:	e7dd      	b.n	800747a <__mdiff+0xd6>
 80074be:	3f01      	subs	r7, #1
 80074c0:	e7e7      	b.n	8007492 <__mdiff+0xee>
 80074c2:	bf00      	nop
 80074c4:	08007e58 	.word	0x08007e58
 80074c8:	08007e69 	.word	0x08007e69

080074cc <__d2b>:
 80074cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074d0:	460f      	mov	r7, r1
 80074d2:	2101      	movs	r1, #1
 80074d4:	ec59 8b10 	vmov	r8, r9, d0
 80074d8:	4616      	mov	r6, r2
 80074da:	f7ff fcd5 	bl	8006e88 <_Balloc>
 80074de:	4604      	mov	r4, r0
 80074e0:	b930      	cbnz	r0, 80074f0 <__d2b+0x24>
 80074e2:	4602      	mov	r2, r0
 80074e4:	4b23      	ldr	r3, [pc, #140]	@ (8007574 <__d2b+0xa8>)
 80074e6:	4824      	ldr	r0, [pc, #144]	@ (8007578 <__d2b+0xac>)
 80074e8:	f240 310f 	movw	r1, #783	@ 0x30f
 80074ec:	f000 fad6 	bl	8007a9c <__assert_func>
 80074f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80074f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074f8:	b10d      	cbz	r5, 80074fe <__d2b+0x32>
 80074fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074fe:	9301      	str	r3, [sp, #4]
 8007500:	f1b8 0300 	subs.w	r3, r8, #0
 8007504:	d023      	beq.n	800754e <__d2b+0x82>
 8007506:	4668      	mov	r0, sp
 8007508:	9300      	str	r3, [sp, #0]
 800750a:	f7ff fd84 	bl	8007016 <__lo0bits>
 800750e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007512:	b1d0      	cbz	r0, 800754a <__d2b+0x7e>
 8007514:	f1c0 0320 	rsb	r3, r0, #32
 8007518:	fa02 f303 	lsl.w	r3, r2, r3
 800751c:	430b      	orrs	r3, r1
 800751e:	40c2      	lsrs	r2, r0
 8007520:	6163      	str	r3, [r4, #20]
 8007522:	9201      	str	r2, [sp, #4]
 8007524:	9b01      	ldr	r3, [sp, #4]
 8007526:	61a3      	str	r3, [r4, #24]
 8007528:	2b00      	cmp	r3, #0
 800752a:	bf0c      	ite	eq
 800752c:	2201      	moveq	r2, #1
 800752e:	2202      	movne	r2, #2
 8007530:	6122      	str	r2, [r4, #16]
 8007532:	b1a5      	cbz	r5, 800755e <__d2b+0x92>
 8007534:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007538:	4405      	add	r5, r0
 800753a:	603d      	str	r5, [r7, #0]
 800753c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007540:	6030      	str	r0, [r6, #0]
 8007542:	4620      	mov	r0, r4
 8007544:	b003      	add	sp, #12
 8007546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800754a:	6161      	str	r1, [r4, #20]
 800754c:	e7ea      	b.n	8007524 <__d2b+0x58>
 800754e:	a801      	add	r0, sp, #4
 8007550:	f7ff fd61 	bl	8007016 <__lo0bits>
 8007554:	9b01      	ldr	r3, [sp, #4]
 8007556:	6163      	str	r3, [r4, #20]
 8007558:	3020      	adds	r0, #32
 800755a:	2201      	movs	r2, #1
 800755c:	e7e8      	b.n	8007530 <__d2b+0x64>
 800755e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007562:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007566:	6038      	str	r0, [r7, #0]
 8007568:	6918      	ldr	r0, [r3, #16]
 800756a:	f7ff fd35 	bl	8006fd8 <__hi0bits>
 800756e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007572:	e7e5      	b.n	8007540 <__d2b+0x74>
 8007574:	08007e58 	.word	0x08007e58
 8007578:	08007e69 	.word	0x08007e69

0800757c <__sfputc_r>:
 800757c:	6893      	ldr	r3, [r2, #8]
 800757e:	3b01      	subs	r3, #1
 8007580:	2b00      	cmp	r3, #0
 8007582:	b410      	push	{r4}
 8007584:	6093      	str	r3, [r2, #8]
 8007586:	da08      	bge.n	800759a <__sfputc_r+0x1e>
 8007588:	6994      	ldr	r4, [r2, #24]
 800758a:	42a3      	cmp	r3, r4
 800758c:	db01      	blt.n	8007592 <__sfputc_r+0x16>
 800758e:	290a      	cmp	r1, #10
 8007590:	d103      	bne.n	800759a <__sfputc_r+0x1e>
 8007592:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007596:	f7fe bc08 	b.w	8005daa <__swbuf_r>
 800759a:	6813      	ldr	r3, [r2, #0]
 800759c:	1c58      	adds	r0, r3, #1
 800759e:	6010      	str	r0, [r2, #0]
 80075a0:	7019      	strb	r1, [r3, #0]
 80075a2:	4608      	mov	r0, r1
 80075a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075a8:	4770      	bx	lr

080075aa <__sfputs_r>:
 80075aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ac:	4606      	mov	r6, r0
 80075ae:	460f      	mov	r7, r1
 80075b0:	4614      	mov	r4, r2
 80075b2:	18d5      	adds	r5, r2, r3
 80075b4:	42ac      	cmp	r4, r5
 80075b6:	d101      	bne.n	80075bc <__sfputs_r+0x12>
 80075b8:	2000      	movs	r0, #0
 80075ba:	e007      	b.n	80075cc <__sfputs_r+0x22>
 80075bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075c0:	463a      	mov	r2, r7
 80075c2:	4630      	mov	r0, r6
 80075c4:	f7ff ffda 	bl	800757c <__sfputc_r>
 80075c8:	1c43      	adds	r3, r0, #1
 80075ca:	d1f3      	bne.n	80075b4 <__sfputs_r+0xa>
 80075cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075d0 <_vfiprintf_r>:
 80075d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d4:	460d      	mov	r5, r1
 80075d6:	b09d      	sub	sp, #116	@ 0x74
 80075d8:	4614      	mov	r4, r2
 80075da:	4698      	mov	r8, r3
 80075dc:	4606      	mov	r6, r0
 80075de:	b118      	cbz	r0, 80075e8 <_vfiprintf_r+0x18>
 80075e0:	6a03      	ldr	r3, [r0, #32]
 80075e2:	b90b      	cbnz	r3, 80075e8 <_vfiprintf_r+0x18>
 80075e4:	f7fe faf8 	bl	8005bd8 <__sinit>
 80075e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075ea:	07d9      	lsls	r1, r3, #31
 80075ec:	d405      	bmi.n	80075fa <_vfiprintf_r+0x2a>
 80075ee:	89ab      	ldrh	r3, [r5, #12]
 80075f0:	059a      	lsls	r2, r3, #22
 80075f2:	d402      	bmi.n	80075fa <_vfiprintf_r+0x2a>
 80075f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075f6:	f7fe fcea 	bl	8005fce <__retarget_lock_acquire_recursive>
 80075fa:	89ab      	ldrh	r3, [r5, #12]
 80075fc:	071b      	lsls	r3, r3, #28
 80075fe:	d501      	bpl.n	8007604 <_vfiprintf_r+0x34>
 8007600:	692b      	ldr	r3, [r5, #16]
 8007602:	b99b      	cbnz	r3, 800762c <_vfiprintf_r+0x5c>
 8007604:	4629      	mov	r1, r5
 8007606:	4630      	mov	r0, r6
 8007608:	f7fe fc0e 	bl	8005e28 <__swsetup_r>
 800760c:	b170      	cbz	r0, 800762c <_vfiprintf_r+0x5c>
 800760e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007610:	07dc      	lsls	r4, r3, #31
 8007612:	d504      	bpl.n	800761e <_vfiprintf_r+0x4e>
 8007614:	f04f 30ff 	mov.w	r0, #4294967295
 8007618:	b01d      	add	sp, #116	@ 0x74
 800761a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761e:	89ab      	ldrh	r3, [r5, #12]
 8007620:	0598      	lsls	r0, r3, #22
 8007622:	d4f7      	bmi.n	8007614 <_vfiprintf_r+0x44>
 8007624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007626:	f7fe fcd3 	bl	8005fd0 <__retarget_lock_release_recursive>
 800762a:	e7f3      	b.n	8007614 <_vfiprintf_r+0x44>
 800762c:	2300      	movs	r3, #0
 800762e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007630:	2320      	movs	r3, #32
 8007632:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007636:	f8cd 800c 	str.w	r8, [sp, #12]
 800763a:	2330      	movs	r3, #48	@ 0x30
 800763c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80077ec <_vfiprintf_r+0x21c>
 8007640:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007644:	f04f 0901 	mov.w	r9, #1
 8007648:	4623      	mov	r3, r4
 800764a:	469a      	mov	sl, r3
 800764c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007650:	b10a      	cbz	r2, 8007656 <_vfiprintf_r+0x86>
 8007652:	2a25      	cmp	r2, #37	@ 0x25
 8007654:	d1f9      	bne.n	800764a <_vfiprintf_r+0x7a>
 8007656:	ebba 0b04 	subs.w	fp, sl, r4
 800765a:	d00b      	beq.n	8007674 <_vfiprintf_r+0xa4>
 800765c:	465b      	mov	r3, fp
 800765e:	4622      	mov	r2, r4
 8007660:	4629      	mov	r1, r5
 8007662:	4630      	mov	r0, r6
 8007664:	f7ff ffa1 	bl	80075aa <__sfputs_r>
 8007668:	3001      	adds	r0, #1
 800766a:	f000 80a7 	beq.w	80077bc <_vfiprintf_r+0x1ec>
 800766e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007670:	445a      	add	r2, fp
 8007672:	9209      	str	r2, [sp, #36]	@ 0x24
 8007674:	f89a 3000 	ldrb.w	r3, [sl]
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 809f 	beq.w	80077bc <_vfiprintf_r+0x1ec>
 800767e:	2300      	movs	r3, #0
 8007680:	f04f 32ff 	mov.w	r2, #4294967295
 8007684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007688:	f10a 0a01 	add.w	sl, sl, #1
 800768c:	9304      	str	r3, [sp, #16]
 800768e:	9307      	str	r3, [sp, #28]
 8007690:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007694:	931a      	str	r3, [sp, #104]	@ 0x68
 8007696:	4654      	mov	r4, sl
 8007698:	2205      	movs	r2, #5
 800769a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800769e:	4853      	ldr	r0, [pc, #332]	@ (80077ec <_vfiprintf_r+0x21c>)
 80076a0:	f7f8 fda6 	bl	80001f0 <memchr>
 80076a4:	9a04      	ldr	r2, [sp, #16]
 80076a6:	b9d8      	cbnz	r0, 80076e0 <_vfiprintf_r+0x110>
 80076a8:	06d1      	lsls	r1, r2, #27
 80076aa:	bf44      	itt	mi
 80076ac:	2320      	movmi	r3, #32
 80076ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076b2:	0713      	lsls	r3, r2, #28
 80076b4:	bf44      	itt	mi
 80076b6:	232b      	movmi	r3, #43	@ 0x2b
 80076b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076bc:	f89a 3000 	ldrb.w	r3, [sl]
 80076c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80076c2:	d015      	beq.n	80076f0 <_vfiprintf_r+0x120>
 80076c4:	9a07      	ldr	r2, [sp, #28]
 80076c6:	4654      	mov	r4, sl
 80076c8:	2000      	movs	r0, #0
 80076ca:	f04f 0c0a 	mov.w	ip, #10
 80076ce:	4621      	mov	r1, r4
 80076d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076d4:	3b30      	subs	r3, #48	@ 0x30
 80076d6:	2b09      	cmp	r3, #9
 80076d8:	d94b      	bls.n	8007772 <_vfiprintf_r+0x1a2>
 80076da:	b1b0      	cbz	r0, 800770a <_vfiprintf_r+0x13a>
 80076dc:	9207      	str	r2, [sp, #28]
 80076de:	e014      	b.n	800770a <_vfiprintf_r+0x13a>
 80076e0:	eba0 0308 	sub.w	r3, r0, r8
 80076e4:	fa09 f303 	lsl.w	r3, r9, r3
 80076e8:	4313      	orrs	r3, r2
 80076ea:	9304      	str	r3, [sp, #16]
 80076ec:	46a2      	mov	sl, r4
 80076ee:	e7d2      	b.n	8007696 <_vfiprintf_r+0xc6>
 80076f0:	9b03      	ldr	r3, [sp, #12]
 80076f2:	1d19      	adds	r1, r3, #4
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	9103      	str	r1, [sp, #12]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	bfbb      	ittet	lt
 80076fc:	425b      	neglt	r3, r3
 80076fe:	f042 0202 	orrlt.w	r2, r2, #2
 8007702:	9307      	strge	r3, [sp, #28]
 8007704:	9307      	strlt	r3, [sp, #28]
 8007706:	bfb8      	it	lt
 8007708:	9204      	strlt	r2, [sp, #16]
 800770a:	7823      	ldrb	r3, [r4, #0]
 800770c:	2b2e      	cmp	r3, #46	@ 0x2e
 800770e:	d10a      	bne.n	8007726 <_vfiprintf_r+0x156>
 8007710:	7863      	ldrb	r3, [r4, #1]
 8007712:	2b2a      	cmp	r3, #42	@ 0x2a
 8007714:	d132      	bne.n	800777c <_vfiprintf_r+0x1ac>
 8007716:	9b03      	ldr	r3, [sp, #12]
 8007718:	1d1a      	adds	r2, r3, #4
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	9203      	str	r2, [sp, #12]
 800771e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007722:	3402      	adds	r4, #2
 8007724:	9305      	str	r3, [sp, #20]
 8007726:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80077fc <_vfiprintf_r+0x22c>
 800772a:	7821      	ldrb	r1, [r4, #0]
 800772c:	2203      	movs	r2, #3
 800772e:	4650      	mov	r0, sl
 8007730:	f7f8 fd5e 	bl	80001f0 <memchr>
 8007734:	b138      	cbz	r0, 8007746 <_vfiprintf_r+0x176>
 8007736:	9b04      	ldr	r3, [sp, #16]
 8007738:	eba0 000a 	sub.w	r0, r0, sl
 800773c:	2240      	movs	r2, #64	@ 0x40
 800773e:	4082      	lsls	r2, r0
 8007740:	4313      	orrs	r3, r2
 8007742:	3401      	adds	r4, #1
 8007744:	9304      	str	r3, [sp, #16]
 8007746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800774a:	4829      	ldr	r0, [pc, #164]	@ (80077f0 <_vfiprintf_r+0x220>)
 800774c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007750:	2206      	movs	r2, #6
 8007752:	f7f8 fd4d 	bl	80001f0 <memchr>
 8007756:	2800      	cmp	r0, #0
 8007758:	d03f      	beq.n	80077da <_vfiprintf_r+0x20a>
 800775a:	4b26      	ldr	r3, [pc, #152]	@ (80077f4 <_vfiprintf_r+0x224>)
 800775c:	bb1b      	cbnz	r3, 80077a6 <_vfiprintf_r+0x1d6>
 800775e:	9b03      	ldr	r3, [sp, #12]
 8007760:	3307      	adds	r3, #7
 8007762:	f023 0307 	bic.w	r3, r3, #7
 8007766:	3308      	adds	r3, #8
 8007768:	9303      	str	r3, [sp, #12]
 800776a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776c:	443b      	add	r3, r7
 800776e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007770:	e76a      	b.n	8007648 <_vfiprintf_r+0x78>
 8007772:	fb0c 3202 	mla	r2, ip, r2, r3
 8007776:	460c      	mov	r4, r1
 8007778:	2001      	movs	r0, #1
 800777a:	e7a8      	b.n	80076ce <_vfiprintf_r+0xfe>
 800777c:	2300      	movs	r3, #0
 800777e:	3401      	adds	r4, #1
 8007780:	9305      	str	r3, [sp, #20]
 8007782:	4619      	mov	r1, r3
 8007784:	f04f 0c0a 	mov.w	ip, #10
 8007788:	4620      	mov	r0, r4
 800778a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800778e:	3a30      	subs	r2, #48	@ 0x30
 8007790:	2a09      	cmp	r2, #9
 8007792:	d903      	bls.n	800779c <_vfiprintf_r+0x1cc>
 8007794:	2b00      	cmp	r3, #0
 8007796:	d0c6      	beq.n	8007726 <_vfiprintf_r+0x156>
 8007798:	9105      	str	r1, [sp, #20]
 800779a:	e7c4      	b.n	8007726 <_vfiprintf_r+0x156>
 800779c:	fb0c 2101 	mla	r1, ip, r1, r2
 80077a0:	4604      	mov	r4, r0
 80077a2:	2301      	movs	r3, #1
 80077a4:	e7f0      	b.n	8007788 <_vfiprintf_r+0x1b8>
 80077a6:	ab03      	add	r3, sp, #12
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	462a      	mov	r2, r5
 80077ac:	4b12      	ldr	r3, [pc, #72]	@ (80077f8 <_vfiprintf_r+0x228>)
 80077ae:	a904      	add	r1, sp, #16
 80077b0:	4630      	mov	r0, r6
 80077b2:	f7fd fdcf 	bl	8005354 <_printf_float>
 80077b6:	4607      	mov	r7, r0
 80077b8:	1c78      	adds	r0, r7, #1
 80077ba:	d1d6      	bne.n	800776a <_vfiprintf_r+0x19a>
 80077bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077be:	07d9      	lsls	r1, r3, #31
 80077c0:	d405      	bmi.n	80077ce <_vfiprintf_r+0x1fe>
 80077c2:	89ab      	ldrh	r3, [r5, #12]
 80077c4:	059a      	lsls	r2, r3, #22
 80077c6:	d402      	bmi.n	80077ce <_vfiprintf_r+0x1fe>
 80077c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ca:	f7fe fc01 	bl	8005fd0 <__retarget_lock_release_recursive>
 80077ce:	89ab      	ldrh	r3, [r5, #12]
 80077d0:	065b      	lsls	r3, r3, #25
 80077d2:	f53f af1f 	bmi.w	8007614 <_vfiprintf_r+0x44>
 80077d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077d8:	e71e      	b.n	8007618 <_vfiprintf_r+0x48>
 80077da:	ab03      	add	r3, sp, #12
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	462a      	mov	r2, r5
 80077e0:	4b05      	ldr	r3, [pc, #20]	@ (80077f8 <_vfiprintf_r+0x228>)
 80077e2:	a904      	add	r1, sp, #16
 80077e4:	4630      	mov	r0, r6
 80077e6:	f7fe f84d 	bl	8005884 <_printf_i>
 80077ea:	e7e4      	b.n	80077b6 <_vfiprintf_r+0x1e6>
 80077ec:	08007ec2 	.word	0x08007ec2
 80077f0:	08007ecc 	.word	0x08007ecc
 80077f4:	08005355 	.word	0x08005355
 80077f8:	080075ab 	.word	0x080075ab
 80077fc:	08007ec8 	.word	0x08007ec8

08007800 <__sflush_r>:
 8007800:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007808:	0716      	lsls	r6, r2, #28
 800780a:	4605      	mov	r5, r0
 800780c:	460c      	mov	r4, r1
 800780e:	d454      	bmi.n	80078ba <__sflush_r+0xba>
 8007810:	684b      	ldr	r3, [r1, #4]
 8007812:	2b00      	cmp	r3, #0
 8007814:	dc02      	bgt.n	800781c <__sflush_r+0x1c>
 8007816:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007818:	2b00      	cmp	r3, #0
 800781a:	dd48      	ble.n	80078ae <__sflush_r+0xae>
 800781c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800781e:	2e00      	cmp	r6, #0
 8007820:	d045      	beq.n	80078ae <__sflush_r+0xae>
 8007822:	2300      	movs	r3, #0
 8007824:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007828:	682f      	ldr	r7, [r5, #0]
 800782a:	6a21      	ldr	r1, [r4, #32]
 800782c:	602b      	str	r3, [r5, #0]
 800782e:	d030      	beq.n	8007892 <__sflush_r+0x92>
 8007830:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007832:	89a3      	ldrh	r3, [r4, #12]
 8007834:	0759      	lsls	r1, r3, #29
 8007836:	d505      	bpl.n	8007844 <__sflush_r+0x44>
 8007838:	6863      	ldr	r3, [r4, #4]
 800783a:	1ad2      	subs	r2, r2, r3
 800783c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800783e:	b10b      	cbz	r3, 8007844 <__sflush_r+0x44>
 8007840:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007842:	1ad2      	subs	r2, r2, r3
 8007844:	2300      	movs	r3, #0
 8007846:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007848:	6a21      	ldr	r1, [r4, #32]
 800784a:	4628      	mov	r0, r5
 800784c:	47b0      	blx	r6
 800784e:	1c43      	adds	r3, r0, #1
 8007850:	89a3      	ldrh	r3, [r4, #12]
 8007852:	d106      	bne.n	8007862 <__sflush_r+0x62>
 8007854:	6829      	ldr	r1, [r5, #0]
 8007856:	291d      	cmp	r1, #29
 8007858:	d82b      	bhi.n	80078b2 <__sflush_r+0xb2>
 800785a:	4a2a      	ldr	r2, [pc, #168]	@ (8007904 <__sflush_r+0x104>)
 800785c:	40ca      	lsrs	r2, r1
 800785e:	07d6      	lsls	r6, r2, #31
 8007860:	d527      	bpl.n	80078b2 <__sflush_r+0xb2>
 8007862:	2200      	movs	r2, #0
 8007864:	6062      	str	r2, [r4, #4]
 8007866:	04d9      	lsls	r1, r3, #19
 8007868:	6922      	ldr	r2, [r4, #16]
 800786a:	6022      	str	r2, [r4, #0]
 800786c:	d504      	bpl.n	8007878 <__sflush_r+0x78>
 800786e:	1c42      	adds	r2, r0, #1
 8007870:	d101      	bne.n	8007876 <__sflush_r+0x76>
 8007872:	682b      	ldr	r3, [r5, #0]
 8007874:	b903      	cbnz	r3, 8007878 <__sflush_r+0x78>
 8007876:	6560      	str	r0, [r4, #84]	@ 0x54
 8007878:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800787a:	602f      	str	r7, [r5, #0]
 800787c:	b1b9      	cbz	r1, 80078ae <__sflush_r+0xae>
 800787e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007882:	4299      	cmp	r1, r3
 8007884:	d002      	beq.n	800788c <__sflush_r+0x8c>
 8007886:	4628      	mov	r0, r5
 8007888:	f7ff f9fe 	bl	8006c88 <_free_r>
 800788c:	2300      	movs	r3, #0
 800788e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007890:	e00d      	b.n	80078ae <__sflush_r+0xae>
 8007892:	2301      	movs	r3, #1
 8007894:	4628      	mov	r0, r5
 8007896:	47b0      	blx	r6
 8007898:	4602      	mov	r2, r0
 800789a:	1c50      	adds	r0, r2, #1
 800789c:	d1c9      	bne.n	8007832 <__sflush_r+0x32>
 800789e:	682b      	ldr	r3, [r5, #0]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d0c6      	beq.n	8007832 <__sflush_r+0x32>
 80078a4:	2b1d      	cmp	r3, #29
 80078a6:	d001      	beq.n	80078ac <__sflush_r+0xac>
 80078a8:	2b16      	cmp	r3, #22
 80078aa:	d11e      	bne.n	80078ea <__sflush_r+0xea>
 80078ac:	602f      	str	r7, [r5, #0]
 80078ae:	2000      	movs	r0, #0
 80078b0:	e022      	b.n	80078f8 <__sflush_r+0xf8>
 80078b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078b6:	b21b      	sxth	r3, r3
 80078b8:	e01b      	b.n	80078f2 <__sflush_r+0xf2>
 80078ba:	690f      	ldr	r7, [r1, #16]
 80078bc:	2f00      	cmp	r7, #0
 80078be:	d0f6      	beq.n	80078ae <__sflush_r+0xae>
 80078c0:	0793      	lsls	r3, r2, #30
 80078c2:	680e      	ldr	r6, [r1, #0]
 80078c4:	bf08      	it	eq
 80078c6:	694b      	ldreq	r3, [r1, #20]
 80078c8:	600f      	str	r7, [r1, #0]
 80078ca:	bf18      	it	ne
 80078cc:	2300      	movne	r3, #0
 80078ce:	eba6 0807 	sub.w	r8, r6, r7
 80078d2:	608b      	str	r3, [r1, #8]
 80078d4:	f1b8 0f00 	cmp.w	r8, #0
 80078d8:	dde9      	ble.n	80078ae <__sflush_r+0xae>
 80078da:	6a21      	ldr	r1, [r4, #32]
 80078dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80078de:	4643      	mov	r3, r8
 80078e0:	463a      	mov	r2, r7
 80078e2:	4628      	mov	r0, r5
 80078e4:	47b0      	blx	r6
 80078e6:	2800      	cmp	r0, #0
 80078e8:	dc08      	bgt.n	80078fc <__sflush_r+0xfc>
 80078ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078f2:	81a3      	strh	r3, [r4, #12]
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078fc:	4407      	add	r7, r0
 80078fe:	eba8 0800 	sub.w	r8, r8, r0
 8007902:	e7e7      	b.n	80078d4 <__sflush_r+0xd4>
 8007904:	20400001 	.word	0x20400001

08007908 <_fflush_r>:
 8007908:	b538      	push	{r3, r4, r5, lr}
 800790a:	690b      	ldr	r3, [r1, #16]
 800790c:	4605      	mov	r5, r0
 800790e:	460c      	mov	r4, r1
 8007910:	b913      	cbnz	r3, 8007918 <_fflush_r+0x10>
 8007912:	2500      	movs	r5, #0
 8007914:	4628      	mov	r0, r5
 8007916:	bd38      	pop	{r3, r4, r5, pc}
 8007918:	b118      	cbz	r0, 8007922 <_fflush_r+0x1a>
 800791a:	6a03      	ldr	r3, [r0, #32]
 800791c:	b90b      	cbnz	r3, 8007922 <_fflush_r+0x1a>
 800791e:	f7fe f95b 	bl	8005bd8 <__sinit>
 8007922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0f3      	beq.n	8007912 <_fflush_r+0xa>
 800792a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800792c:	07d0      	lsls	r0, r2, #31
 800792e:	d404      	bmi.n	800793a <_fflush_r+0x32>
 8007930:	0599      	lsls	r1, r3, #22
 8007932:	d402      	bmi.n	800793a <_fflush_r+0x32>
 8007934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007936:	f7fe fb4a 	bl	8005fce <__retarget_lock_acquire_recursive>
 800793a:	4628      	mov	r0, r5
 800793c:	4621      	mov	r1, r4
 800793e:	f7ff ff5f 	bl	8007800 <__sflush_r>
 8007942:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007944:	07da      	lsls	r2, r3, #31
 8007946:	4605      	mov	r5, r0
 8007948:	d4e4      	bmi.n	8007914 <_fflush_r+0xc>
 800794a:	89a3      	ldrh	r3, [r4, #12]
 800794c:	059b      	lsls	r3, r3, #22
 800794e:	d4e1      	bmi.n	8007914 <_fflush_r+0xc>
 8007950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007952:	f7fe fb3d 	bl	8005fd0 <__retarget_lock_release_recursive>
 8007956:	e7dd      	b.n	8007914 <_fflush_r+0xc>

08007958 <__swhatbuf_r>:
 8007958:	b570      	push	{r4, r5, r6, lr}
 800795a:	460c      	mov	r4, r1
 800795c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007960:	2900      	cmp	r1, #0
 8007962:	b096      	sub	sp, #88	@ 0x58
 8007964:	4615      	mov	r5, r2
 8007966:	461e      	mov	r6, r3
 8007968:	da0d      	bge.n	8007986 <__swhatbuf_r+0x2e>
 800796a:	89a3      	ldrh	r3, [r4, #12]
 800796c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007970:	f04f 0100 	mov.w	r1, #0
 8007974:	bf14      	ite	ne
 8007976:	2340      	movne	r3, #64	@ 0x40
 8007978:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800797c:	2000      	movs	r0, #0
 800797e:	6031      	str	r1, [r6, #0]
 8007980:	602b      	str	r3, [r5, #0]
 8007982:	b016      	add	sp, #88	@ 0x58
 8007984:	bd70      	pop	{r4, r5, r6, pc}
 8007986:	466a      	mov	r2, sp
 8007988:	f000 f848 	bl	8007a1c <_fstat_r>
 800798c:	2800      	cmp	r0, #0
 800798e:	dbec      	blt.n	800796a <__swhatbuf_r+0x12>
 8007990:	9901      	ldr	r1, [sp, #4]
 8007992:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007996:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800799a:	4259      	negs	r1, r3
 800799c:	4159      	adcs	r1, r3
 800799e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80079a2:	e7eb      	b.n	800797c <__swhatbuf_r+0x24>

080079a4 <__smakebuf_r>:
 80079a4:	898b      	ldrh	r3, [r1, #12]
 80079a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079a8:	079d      	lsls	r5, r3, #30
 80079aa:	4606      	mov	r6, r0
 80079ac:	460c      	mov	r4, r1
 80079ae:	d507      	bpl.n	80079c0 <__smakebuf_r+0x1c>
 80079b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80079b4:	6023      	str	r3, [r4, #0]
 80079b6:	6123      	str	r3, [r4, #16]
 80079b8:	2301      	movs	r3, #1
 80079ba:	6163      	str	r3, [r4, #20]
 80079bc:	b003      	add	sp, #12
 80079be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079c0:	ab01      	add	r3, sp, #4
 80079c2:	466a      	mov	r2, sp
 80079c4:	f7ff ffc8 	bl	8007958 <__swhatbuf_r>
 80079c8:	9f00      	ldr	r7, [sp, #0]
 80079ca:	4605      	mov	r5, r0
 80079cc:	4639      	mov	r1, r7
 80079ce:	4630      	mov	r0, r6
 80079d0:	f7ff f9ce 	bl	8006d70 <_malloc_r>
 80079d4:	b948      	cbnz	r0, 80079ea <__smakebuf_r+0x46>
 80079d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079da:	059a      	lsls	r2, r3, #22
 80079dc:	d4ee      	bmi.n	80079bc <__smakebuf_r+0x18>
 80079de:	f023 0303 	bic.w	r3, r3, #3
 80079e2:	f043 0302 	orr.w	r3, r3, #2
 80079e6:	81a3      	strh	r3, [r4, #12]
 80079e8:	e7e2      	b.n	80079b0 <__smakebuf_r+0xc>
 80079ea:	89a3      	ldrh	r3, [r4, #12]
 80079ec:	6020      	str	r0, [r4, #0]
 80079ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079f2:	81a3      	strh	r3, [r4, #12]
 80079f4:	9b01      	ldr	r3, [sp, #4]
 80079f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80079fa:	b15b      	cbz	r3, 8007a14 <__smakebuf_r+0x70>
 80079fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a00:	4630      	mov	r0, r6
 8007a02:	f000 f81d 	bl	8007a40 <_isatty_r>
 8007a06:	b128      	cbz	r0, 8007a14 <__smakebuf_r+0x70>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f023 0303 	bic.w	r3, r3, #3
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	89a3      	ldrh	r3, [r4, #12]
 8007a16:	431d      	orrs	r5, r3
 8007a18:	81a5      	strh	r5, [r4, #12]
 8007a1a:	e7cf      	b.n	80079bc <__smakebuf_r+0x18>

08007a1c <_fstat_r>:
 8007a1c:	b538      	push	{r3, r4, r5, lr}
 8007a1e:	4d07      	ldr	r5, [pc, #28]	@ (8007a3c <_fstat_r+0x20>)
 8007a20:	2300      	movs	r3, #0
 8007a22:	4604      	mov	r4, r0
 8007a24:	4608      	mov	r0, r1
 8007a26:	4611      	mov	r1, r2
 8007a28:	602b      	str	r3, [r5, #0]
 8007a2a:	f7f9 fe4c 	bl	80016c6 <_fstat>
 8007a2e:	1c43      	adds	r3, r0, #1
 8007a30:	d102      	bne.n	8007a38 <_fstat_r+0x1c>
 8007a32:	682b      	ldr	r3, [r5, #0]
 8007a34:	b103      	cbz	r3, 8007a38 <_fstat_r+0x1c>
 8007a36:	6023      	str	r3, [r4, #0]
 8007a38:	bd38      	pop	{r3, r4, r5, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20000410 	.word	0x20000410

08007a40 <_isatty_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4d06      	ldr	r5, [pc, #24]	@ (8007a5c <_isatty_r+0x1c>)
 8007a44:	2300      	movs	r3, #0
 8007a46:	4604      	mov	r4, r0
 8007a48:	4608      	mov	r0, r1
 8007a4a:	602b      	str	r3, [r5, #0]
 8007a4c:	f7f9 fe4b 	bl	80016e6 <_isatty>
 8007a50:	1c43      	adds	r3, r0, #1
 8007a52:	d102      	bne.n	8007a5a <_isatty_r+0x1a>
 8007a54:	682b      	ldr	r3, [r5, #0]
 8007a56:	b103      	cbz	r3, 8007a5a <_isatty_r+0x1a>
 8007a58:	6023      	str	r3, [r4, #0]
 8007a5a:	bd38      	pop	{r3, r4, r5, pc}
 8007a5c:	20000410 	.word	0x20000410

08007a60 <_sbrk_r>:
 8007a60:	b538      	push	{r3, r4, r5, lr}
 8007a62:	4d06      	ldr	r5, [pc, #24]	@ (8007a7c <_sbrk_r+0x1c>)
 8007a64:	2300      	movs	r3, #0
 8007a66:	4604      	mov	r4, r0
 8007a68:	4608      	mov	r0, r1
 8007a6a:	602b      	str	r3, [r5, #0]
 8007a6c:	f7f9 fe54 	bl	8001718 <_sbrk>
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	d102      	bne.n	8007a7a <_sbrk_r+0x1a>
 8007a74:	682b      	ldr	r3, [r5, #0]
 8007a76:	b103      	cbz	r3, 8007a7a <_sbrk_r+0x1a>
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	bd38      	pop	{r3, r4, r5, pc}
 8007a7c:	20000410 	.word	0x20000410

08007a80 <memcpy>:
 8007a80:	440a      	add	r2, r1
 8007a82:	4291      	cmp	r1, r2
 8007a84:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a88:	d100      	bne.n	8007a8c <memcpy+0xc>
 8007a8a:	4770      	bx	lr
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a96:	4291      	cmp	r1, r2
 8007a98:	d1f9      	bne.n	8007a8e <memcpy+0xe>
 8007a9a:	bd10      	pop	{r4, pc}

08007a9c <__assert_func>:
 8007a9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a9e:	4614      	mov	r4, r2
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	4b09      	ldr	r3, [pc, #36]	@ (8007ac8 <__assert_func+0x2c>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4605      	mov	r5, r0
 8007aa8:	68d8      	ldr	r0, [r3, #12]
 8007aaa:	b14c      	cbz	r4, 8007ac0 <__assert_func+0x24>
 8007aac:	4b07      	ldr	r3, [pc, #28]	@ (8007acc <__assert_func+0x30>)
 8007aae:	9100      	str	r1, [sp, #0]
 8007ab0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ab4:	4906      	ldr	r1, [pc, #24]	@ (8007ad0 <__assert_func+0x34>)
 8007ab6:	462b      	mov	r3, r5
 8007ab8:	f000 f842 	bl	8007b40 <fiprintf>
 8007abc:	f000 f852 	bl	8007b64 <abort>
 8007ac0:	4b04      	ldr	r3, [pc, #16]	@ (8007ad4 <__assert_func+0x38>)
 8007ac2:	461c      	mov	r4, r3
 8007ac4:	e7f3      	b.n	8007aae <__assert_func+0x12>
 8007ac6:	bf00      	nop
 8007ac8:	20000018 	.word	0x20000018
 8007acc:	08007edd 	.word	0x08007edd
 8007ad0:	08007eea 	.word	0x08007eea
 8007ad4:	08007f18 	.word	0x08007f18

08007ad8 <_calloc_r>:
 8007ad8:	b570      	push	{r4, r5, r6, lr}
 8007ada:	fba1 5402 	umull	r5, r4, r1, r2
 8007ade:	b934      	cbnz	r4, 8007aee <_calloc_r+0x16>
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	f7ff f945 	bl	8006d70 <_malloc_r>
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	b928      	cbnz	r0, 8007af6 <_calloc_r+0x1e>
 8007aea:	4630      	mov	r0, r6
 8007aec:	bd70      	pop	{r4, r5, r6, pc}
 8007aee:	220c      	movs	r2, #12
 8007af0:	6002      	str	r2, [r0, #0]
 8007af2:	2600      	movs	r6, #0
 8007af4:	e7f9      	b.n	8007aea <_calloc_r+0x12>
 8007af6:	462a      	mov	r2, r5
 8007af8:	4621      	mov	r1, r4
 8007afa:	f7fe f9eb 	bl	8005ed4 <memset>
 8007afe:	e7f4      	b.n	8007aea <_calloc_r+0x12>

08007b00 <__ascii_mbtowc>:
 8007b00:	b082      	sub	sp, #8
 8007b02:	b901      	cbnz	r1, 8007b06 <__ascii_mbtowc+0x6>
 8007b04:	a901      	add	r1, sp, #4
 8007b06:	b142      	cbz	r2, 8007b1a <__ascii_mbtowc+0x1a>
 8007b08:	b14b      	cbz	r3, 8007b1e <__ascii_mbtowc+0x1e>
 8007b0a:	7813      	ldrb	r3, [r2, #0]
 8007b0c:	600b      	str	r3, [r1, #0]
 8007b0e:	7812      	ldrb	r2, [r2, #0]
 8007b10:	1e10      	subs	r0, r2, #0
 8007b12:	bf18      	it	ne
 8007b14:	2001      	movne	r0, #1
 8007b16:	b002      	add	sp, #8
 8007b18:	4770      	bx	lr
 8007b1a:	4610      	mov	r0, r2
 8007b1c:	e7fb      	b.n	8007b16 <__ascii_mbtowc+0x16>
 8007b1e:	f06f 0001 	mvn.w	r0, #1
 8007b22:	e7f8      	b.n	8007b16 <__ascii_mbtowc+0x16>

08007b24 <__ascii_wctomb>:
 8007b24:	4603      	mov	r3, r0
 8007b26:	4608      	mov	r0, r1
 8007b28:	b141      	cbz	r1, 8007b3c <__ascii_wctomb+0x18>
 8007b2a:	2aff      	cmp	r2, #255	@ 0xff
 8007b2c:	d904      	bls.n	8007b38 <__ascii_wctomb+0x14>
 8007b2e:	228a      	movs	r2, #138	@ 0x8a
 8007b30:	601a      	str	r2, [r3, #0]
 8007b32:	f04f 30ff 	mov.w	r0, #4294967295
 8007b36:	4770      	bx	lr
 8007b38:	700a      	strb	r2, [r1, #0]
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	4770      	bx	lr
	...

08007b40 <fiprintf>:
 8007b40:	b40e      	push	{r1, r2, r3}
 8007b42:	b503      	push	{r0, r1, lr}
 8007b44:	4601      	mov	r1, r0
 8007b46:	ab03      	add	r3, sp, #12
 8007b48:	4805      	ldr	r0, [pc, #20]	@ (8007b60 <fiprintf+0x20>)
 8007b4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b4e:	6800      	ldr	r0, [r0, #0]
 8007b50:	9301      	str	r3, [sp, #4]
 8007b52:	f7ff fd3d 	bl	80075d0 <_vfiprintf_r>
 8007b56:	b002      	add	sp, #8
 8007b58:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b5c:	b003      	add	sp, #12
 8007b5e:	4770      	bx	lr
 8007b60:	20000018 	.word	0x20000018

08007b64 <abort>:
 8007b64:	b508      	push	{r3, lr}
 8007b66:	2006      	movs	r0, #6
 8007b68:	f000 f82c 	bl	8007bc4 <raise>
 8007b6c:	2001      	movs	r0, #1
 8007b6e:	f7f9 fd5a 	bl	8001626 <_exit>

08007b72 <_raise_r>:
 8007b72:	291f      	cmp	r1, #31
 8007b74:	b538      	push	{r3, r4, r5, lr}
 8007b76:	4605      	mov	r5, r0
 8007b78:	460c      	mov	r4, r1
 8007b7a:	d904      	bls.n	8007b86 <_raise_r+0x14>
 8007b7c:	2316      	movs	r3, #22
 8007b7e:	6003      	str	r3, [r0, #0]
 8007b80:	f04f 30ff 	mov.w	r0, #4294967295
 8007b84:	bd38      	pop	{r3, r4, r5, pc}
 8007b86:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b88:	b112      	cbz	r2, 8007b90 <_raise_r+0x1e>
 8007b8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b8e:	b94b      	cbnz	r3, 8007ba4 <_raise_r+0x32>
 8007b90:	4628      	mov	r0, r5
 8007b92:	f000 f831 	bl	8007bf8 <_getpid_r>
 8007b96:	4622      	mov	r2, r4
 8007b98:	4601      	mov	r1, r0
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ba0:	f000 b818 	b.w	8007bd4 <_kill_r>
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d00a      	beq.n	8007bbe <_raise_r+0x4c>
 8007ba8:	1c59      	adds	r1, r3, #1
 8007baa:	d103      	bne.n	8007bb4 <_raise_r+0x42>
 8007bac:	2316      	movs	r3, #22
 8007bae:	6003      	str	r3, [r0, #0]
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	e7e7      	b.n	8007b84 <_raise_r+0x12>
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007bba:	4620      	mov	r0, r4
 8007bbc:	4798      	blx	r3
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	e7e0      	b.n	8007b84 <_raise_r+0x12>
	...

08007bc4 <raise>:
 8007bc4:	4b02      	ldr	r3, [pc, #8]	@ (8007bd0 <raise+0xc>)
 8007bc6:	4601      	mov	r1, r0
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	f7ff bfd2 	b.w	8007b72 <_raise_r>
 8007bce:	bf00      	nop
 8007bd0:	20000018 	.word	0x20000018

08007bd4 <_kill_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4d07      	ldr	r5, [pc, #28]	@ (8007bf4 <_kill_r+0x20>)
 8007bd8:	2300      	movs	r3, #0
 8007bda:	4604      	mov	r4, r0
 8007bdc:	4608      	mov	r0, r1
 8007bde:	4611      	mov	r1, r2
 8007be0:	602b      	str	r3, [r5, #0]
 8007be2:	f7f9 fd10 	bl	8001606 <_kill>
 8007be6:	1c43      	adds	r3, r0, #1
 8007be8:	d102      	bne.n	8007bf0 <_kill_r+0x1c>
 8007bea:	682b      	ldr	r3, [r5, #0]
 8007bec:	b103      	cbz	r3, 8007bf0 <_kill_r+0x1c>
 8007bee:	6023      	str	r3, [r4, #0]
 8007bf0:	bd38      	pop	{r3, r4, r5, pc}
 8007bf2:	bf00      	nop
 8007bf4:	20000410 	.word	0x20000410

08007bf8 <_getpid_r>:
 8007bf8:	f7f9 bcfd 	b.w	80015f6 <_getpid>

08007bfc <_init>:
 8007bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bfe:	bf00      	nop
 8007c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c02:	bc08      	pop	{r3}
 8007c04:	469e      	mov	lr, r3
 8007c06:	4770      	bx	lr

08007c08 <_fini>:
 8007c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0a:	bf00      	nop
 8007c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c0e:	bc08      	pop	{r3}
 8007c10:	469e      	mov	lr, r3
 8007c12:	4770      	bx	lr
