Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Gordoncrew/Desktop/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ccbf37d71ca249e08384ebc5249caec6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg4_TDM_test_behav xil_defaultlib.sseg4_TDM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'B' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:25]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:25]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:51]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'B' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:41]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'B' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
