{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79971,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00028844,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000306003,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.575e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000306003,
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 2.5024,
	"finish__design__instance__count__class:buffer": 116,
	"finish__design__instance__area__class:buffer": 987.197,
	"finish__design__instance__count__class:timing_repair_buffer": 87,
	"finish__design__instance__area__class:timing_repair_buffer": 605.581,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 76.3232,
	"finish__design__instance__count__class:sequential_cell": 582,
	"finish__design__instance__area__class:sequential_cell": 17142.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 750,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5823.08,
	"finish__design__instance__count": 1555,
	"finish__design__instance__area": 24637.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.438672,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.792682,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00106433,
	"finish__power__switching__total": 0.000955103,
	"finish__power__leakage__total": 8.61463e-09,
	"finish__power__total": 0.00201944,
	"finish__design__io": 84,
	"finish__design__die__area": 42166.6,
	"finish__design__core__area": 40831.7,
	"finish__design__instance__count": 2087,
	"finish__design__instance__area": 25303,
	"finish__design__instance__count__stdcell": 2087,
	"finish__design__instance__area__stdcell": 25303,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.619691,
	"finish__design__instance__utilization__stdcell": 0.619691,
	"finish__design__rows": 74,
	"finish__design__rows:unithd": 74,
	"finish__design__sites": 32634,
	"finish__design__sites:unithd": 32634,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}