Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Thu May  8 16:36:09 2025
| Host              : ASUS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file freq_test_timing_summary_routed.rpt -pb freq_test_timing_summary_routed.pb -rpx freq_test_timing_summary_routed.rpx -warn_on_violation
| Design            : freq_test
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.068        0.000                      0                   12        0.071        0.000                      0                   12        1.225        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.068        0.000                      0                   12        0.071        0.000                      0                   12        1.225        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.812ns (44.102%)  route 1.029ns (55.898%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 4.298 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.935    uut/y[0]
    SLICE_X113Y520       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.060 r  uut/mul_out[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.255     2.315    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_0
    SLICE_X114Y522       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.439 r  uut/mul_out[4]_INST_0_i_2/O
                         net (fo=5, routed)           0.102     2.541    uut/mul_row_out[3][2]
    SLICE_X113Y522       LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.678 r  uut/mul_out[6]_INST_0_i_6/O
                         net (fo=4, routed)           0.238     2.916    uut/gen_mul_row[3].u_mul_row/gen_mid_row.c_data_1
    SLICE_X113Y523       LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.019 r  uut/mul_out[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.153     3.172    uut/gen_mul_row[4].u_mul_row/gen_mid_row.c_data_1
    SLICE_X112Y523       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.320 r  uut/mul_out[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.098     3.418    uut/gen_mul_row[5].u_mul_row/gen_last_row.c_data_1
    SLICE_X112Y523       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.514 r  uut/mul_out[7]_INST_0/O
                         net (fo=1, routed)           0.015     3.529    mul_out_gen[7]
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.643     4.298    clk_IBUF_BUFG
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[7]/C
                         clock pessimism              0.310     4.608    
                         clock uncertainty           -0.035     4.572    
    SLICE_X112Y523       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.597    mul_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.597    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.784ns (43.215%)  route 1.030ns (56.785%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 4.298 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.935    uut/y[0]
    SLICE_X113Y520       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.060 r  uut/mul_out[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.255     2.315    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_0
    SLICE_X114Y522       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.439 r  uut/mul_out[4]_INST_0_i_2/O
                         net (fo=5, routed)           0.102     2.541    uut/mul_row_out[3][2]
    SLICE_X113Y522       LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.678 r  uut/mul_out[6]_INST_0_i_6/O
                         net (fo=4, routed)           0.238     2.916    uut/gen_mul_row[3].u_mul_row/gen_mid_row.c_data_1
    SLICE_X113Y523       LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.019 r  uut/mul_out[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.153     3.172    uut/gen_mul_row[4].u_mul_row/gen_mid_row.c_data_1
    SLICE_X112Y523       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.320 r  uut/mul_out[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.098     3.418    uut/gen_mul_row[5].u_mul_row/gen_last_row.c_data_1
    SLICE_X112Y523       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.486 r  uut/mul_out[8]_INST_0/O
                         net (fo=1, routed)           0.016     3.502    mul_out_gen[8]
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.643     4.298    clk_IBUF_BUFG
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[8]/C
                         clock pessimism              0.310     4.608    
                         clock uncertainty           -0.035     4.572    
    SLICE_X112Y523       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.597    mul_out_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.597    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.753ns (42.383%)  route 1.024ns (57.617%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 4.301 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[2]/Q
                         net (fo=14, routed)          0.216     1.984    uut/y[2]
    SLICE_X114Y522       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.082 r  uut/mul_out[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.139     2.220    uut/gen_mul_row[2].u_mul_row/gen_mid_row.a_data__5[1]
    SLICE_X114Y522       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     2.369 r  uut/mul_out[6]_INST_0_i_11/O
                         net (fo=5, routed)           0.151     2.520    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_2
    SLICE_X113Y523       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.610 r  uut/mul_out[6]_INST_0_i_4/O
                         net (fo=4, routed)           0.109     2.719    uut/gen_mul_row[3].u_mul_row/gen_mid_row.gen_last_row_adder[3].gen_last_row_adderx_FA.u_full_adder/pro_c__0
    SLICE_X113Y524       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.867 r  uut/mul_out[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.098     2.965    uut/gen_mul_row[4].u_mul_row/gen_mid_row.c_data_2
    SLICE_X113Y524       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.066 r  uut/mul_out[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.260     3.327    uut/gen_mul_row[5].u_mul_row/gen_last_row.c_data_2
    SLICE_X112Y522       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.415 r  uut/mul_out[11]_INST_0/O
                         net (fo=1, routed)           0.050     3.465    mul_out_gen[11]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.647     4.301    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[11]/C
                         clock pessimism              0.310     4.611    
                         clock uncertainty           -0.035     4.576    
    SLICE_X112Y522       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.601    mul_out_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.601    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.745ns (42.400%)  route 1.012ns (57.600%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 4.301 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[2]/Q
                         net (fo=14, routed)          0.216     1.984    uut/y[2]
    SLICE_X114Y522       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.082 r  uut/mul_out[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.139     2.220    uut/gen_mul_row[2].u_mul_row/gen_mid_row.a_data__5[1]
    SLICE_X114Y522       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     2.369 r  uut/mul_out[6]_INST_0_i_11/O
                         net (fo=5, routed)           0.151     2.520    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_2
    SLICE_X113Y523       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.610 r  uut/mul_out[6]_INST_0_i_4/O
                         net (fo=4, routed)           0.109     2.719    uut/gen_mul_row[3].u_mul_row/gen_mid_row.gen_last_row_adder[3].gen_last_row_adderx_FA.u_full_adder/pro_c__0
    SLICE_X113Y524       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.867 r  uut/mul_out[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.192     3.060    uut/gen_mul_row[4].u_mul_row/gen_mid_row.c_data_2
    SLICE_X112Y523       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.095 r  uut/mul_out[11]_INST_0_i_3/O
                         net (fo=3, routed)           0.156     3.250    uut/mul_row_out[5][4]
    SLICE_X112Y522       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     3.396 r  uut/mul_out[10]_INST_0/O
                         net (fo=1, routed)           0.049     3.445    mul_out_gen[10]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.647     4.301    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[10]/C
                         clock pessimism              0.310     4.611    
                         clock uncertainty           -0.035     4.576    
    SLICE_X112Y522       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.601    mul_out_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.601    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.715ns (42.465%)  route 0.969ns (57.535%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.303 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[2]/Q
                         net (fo=14, routed)          0.216     1.984    uut/y[2]
    SLICE_X114Y522       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.082 r  uut/mul_out[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.139     2.220    uut/gen_mul_row[2].u_mul_row/gen_mid_row.a_data__5[1]
    SLICE_X114Y522       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     2.369 r  uut/mul_out[6]_INST_0_i_11/O
                         net (fo=5, routed)           0.151     2.520    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_2
    SLICE_X113Y523       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.610 r  uut/mul_out[6]_INST_0_i_4/O
                         net (fo=4, routed)           0.109     2.719    uut/gen_mul_row[3].u_mul_row/gen_mid_row.gen_last_row_adder[3].gen_last_row_adderx_FA.u_full_adder/pro_c__0
    SLICE_X113Y524       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.867 r  uut/mul_out[11]_INST_0_i_8/O
                         net (fo=3, routed)           0.098     2.965    uut/gen_mul_row[4].u_mul_row/gen_mid_row.c_data_2
    SLICE_X113Y524       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.066 r  uut/mul_out[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.208     3.274    uut/gen_mul_row[5].u_mul_row/gen_last_row.c_data_2
    SLICE_X112Y522       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     3.324 r  uut/mul_out[9]_INST_0/O
                         net (fo=1, routed)           0.048     3.372    mul_out_gen[9]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.649     4.303    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[9]/C
                         clock pessimism              0.310     4.613    
                         clock uncertainty           -0.035     4.578    
    SLICE_X112Y522       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.603    mul_out_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.603    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.619ns (38.428%)  route 0.992ns (61.572%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4.310 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.935    uut/y[0]
    SLICE_X113Y520       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.060 r  uut/mul_out[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.255     2.315    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_0
    SLICE_X114Y522       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.439 r  uut/mul_out[4]_INST_0_i_2/O
                         net (fo=5, routed)           0.102     2.541    uut/mul_row_out[3][2]
    SLICE_X113Y522       LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.678 r  uut/mul_out[6]_INST_0_i_6/O
                         net (fo=4, routed)           0.238     2.916    uut/gen_mul_row[3].u_mul_row/gen_mid_row.c_data_1
    SLICE_X113Y523       LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.019 r  uut/mul_out[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.163     3.182    uut/gen_mul_row[4].u_mul_row/gen_mid_row.c_data_1
    SLICE_X113Y523       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.233 r  uut/mul_out[6]_INST_0/O
                         net (fo=1, routed)           0.066     3.299    mul_out_gen[6]
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.656     4.310    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[6]/C
                         clock pessimism              0.359     4.669    
                         clock uncertainty           -0.035     4.634    
    SLICE_X113Y523       FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.659    mul_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.659    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.664ns (42.517%)  route 0.898ns (57.483%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4.310 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.935    uut/y[0]
    SLICE_X113Y520       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.060 r  uut/mul_out[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.255     2.315    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_0
    SLICE_X114Y522       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.439 r  uut/mul_out[4]_INST_0_i_2/O
                         net (fo=5, routed)           0.102     2.541    uut/mul_row_out[3][2]
    SLICE_X113Y522       LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.678 r  uut/mul_out[6]_INST_0_i_6/O
                         net (fo=4, routed)           0.238     2.916    uut/gen_mul_row[3].u_mul_row/gen_mid_row.c_data_1
    SLICE_X113Y523       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.005 r  uut/mul_out[6]_INST_0_i_3/O
                         net (fo=3, routed)           0.105     3.110    uut/mul_row_out[5][1]
    SLICE_X113Y523       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     3.220 r  uut/mul_out[5]_INST_0/O
                         net (fo=1, routed)           0.030     3.250    mul_out_gen[5]
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.656     4.310    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[5]/C
                         clock pessimism              0.359     4.669    
                         clock uncertainty           -0.035     4.634    
    SLICE_X113Y523       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.659    mul_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.659    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.379ns (37.469%)  route 0.633ns (62.531%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 4.309 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.001ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.935    uut/y[0]
    SLICE_X113Y520       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.060 r  uut/mul_out[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.255     2.315    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_0
    SLICE_X114Y522       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.439 r  uut/mul_out[4]_INST_0_i_2/O
                         net (fo=5, routed)           0.138     2.577    uut/mul_row_out[3][2]
    SLICE_X113Y522       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.628 r  uut/mul_out[4]_INST_0/O
                         net (fo=1, routed)           0.072     2.700    mul_out_gen[4]
    SLICE_X113Y522       FDCE                                         r  mul_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.655     4.309    clk_IBUF_BUFG
    SLICE_X113Y522       FDCE                                         r  mul_out_reg_reg[4]/C
                         clock pessimism              0.359     4.668    
                         clock uncertainty           -0.035     4.633    
    SLICE_X113Y522       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.658    mul_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.658    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.303ns (37.897%)  route 0.497ns (62.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.303 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[0]/Q
                         net (fo=11, routed)          0.168     1.935    uut/y[0]
    SLICE_X113Y520       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.060 r  uut/mul_out[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.278     2.338    uut/gen_mul_row[2].u_mul_row/gen_mid_row.c_data_0
    SLICE_X112Y522       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.437 r  uut/mul_out[3]_INST_0/O
                         net (fo=1, routed)           0.051     2.488    mul_out_gen[3]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.649     4.303    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[3]/C
                         clock pessimism              0.310     4.613    
                         clock uncertainty           -0.035     4.578    
    SLICE_X112Y522       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.603    mul_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.603    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.224ns (38.810%)  route 0.353ns (61.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 4.307 - 3.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.742ns (routing 0.001ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.742     1.688    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.767 r  y_reg_reg[0]/Q
                         net (fo=11, routed)          0.281     2.048    uut/y[0]
    SLICE_X113Y525       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     2.193 r  uut/mul_out[0]_INST_0/O
                         net (fo=1, routed)           0.072     2.265    mul_out_gen[0]
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    AP13                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     3.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.652     4.307    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[0]/C
                         clock pessimism              0.359     4.665    
                         clock uncertainty           -0.035     4.630    
    SLICE_X113Y525       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.655    mul_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  2.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.053ns (32.301%)  route 0.111ns (67.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.424     0.814    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 r  x_reg_reg[0]/Q
                         net (fo=14, routed)          0.094     0.946    uut/x[0]
    SLICE_X112Y522       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.961 r  uut/mul_out[3]_INST_0/O
                         net (fo=1, routed)           0.017     0.978    mul_out_gen[3]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.482     1.097    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[3]/C
                         clock pessimism             -0.237     0.861    
    SLICE_X112Y522       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.907    mul_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.080ns (40.925%)  route 0.115ns (59.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.418     0.809    clk_IBUF_BUFG
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y520       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.848 r  y_reg_reg[3]/Q
                         net (fo=15, routed)          0.089     0.937    uut/y[3]
    SLICE_X113Y522       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     0.978 r  uut/mul_out[4]_INST_0/O
                         net (fo=1, routed)           0.026     1.004    mul_out_gen[4]
    SLICE_X113Y522       FDCE                                         r  mul_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.486     1.101    clk_IBUF_BUFG
    SLICE_X113Y522       FDCE                                         r  mul_out_reg_reg[4]/C
                         clock pessimism             -0.237     0.865    
    SLICE_X113Y522       FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.911    mul_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.089ns (54.667%)  route 0.074ns (45.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.418     0.809    clk_IBUF_BUFG
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y520       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.848 r  y_reg_reg[5]/Q
                         net (fo=14, routed)          0.058     0.905    uut/y[5]
    SLICE_X112Y522       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.955 r  uut/mul_out[9]_INST_0/O
                         net (fo=1, routed)           0.016     0.971    mul_out_gen[9]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.482     1.097    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[9]/C
                         clock pessimism             -0.266     0.832    
    SLICE_X112Y522       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.878    mul_out_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.080ns (50.488%)  route 0.078ns (49.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.424     0.814    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 r  x_reg_reg[0]/Q
                         net (fo=14, routed)          0.069     0.921    uut/x[0]
    SLICE_X113Y525       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.042     0.963 r  uut/mul_out[1]_INST_0/O
                         net (fo=1, routed)           0.009     0.972    mul_out_gen[1]
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.483     1.098    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[1]/C
                         clock pessimism             -0.267     0.832    
    SLICE_X113Y525       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.879    mul_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.076ns (40.879%)  route 0.110ns (59.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.419     0.810    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y520       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.848 r  x_reg_reg[2]/Q
                         net (fo=15, routed)          0.104     0.951    uut/x[2]
    SLICE_X112Y523       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     0.989 r  uut/mul_out[8]_INST_0/O
                         net (fo=1, routed)           0.006     0.995    mul_out_gen[8]
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.474     1.089    clk_IBUF_BUFG
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[8]/C
                         clock pessimism             -0.237     0.852    
    SLICE_X112Y523       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.899    mul_out_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.062ns (39.176%)  route 0.096ns (60.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.424     0.814    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 r  x_reg_reg[0]/Q
                         net (fo=14, routed)          0.087     0.939    uut/x[0]
    SLICE_X113Y523       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     0.963 r  uut/mul_out[5]_INST_0/O
                         net (fo=1, routed)           0.009     0.972    mul_out_gen[5]
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.486     1.101    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[5]/C
                         clock pessimism             -0.273     0.829    
    SLICE_X113Y523       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.876    mul_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.760%)  route 0.092ns (54.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.424     0.814    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 r  x_reg_reg[0]/Q
                         net (fo=14, routed)          0.068     0.920    uut/x[0]
    SLICE_X113Y525       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     0.960 r  uut/mul_out[2]_INST_0/O
                         net (fo=1, routed)           0.024     0.984    mul_out_gen[2]
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.483     1.098    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[2]/C
                         clock pessimism             -0.267     0.832    
    SLICE_X113Y525       FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.878    mul_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.076ns (43.973%)  route 0.097ns (56.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.418     0.809    clk_IBUF_BUFG
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y520       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.849 r  y_reg_reg[4]/Q
                         net (fo=16, routed)          0.056     0.904    uut/y[4]
    SLICE_X112Y522       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     0.926 r  uut/mul_out[11]_INST_0_i_5/O
                         net (fo=2, routed)           0.025     0.951    uut/gen_mul_row[4].u_mul_row/gen_mid_row.a_data__5[5]
    SLICE_X112Y522       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.965 r  uut/mul_out[10]_INST_0/O
                         net (fo=1, routed)           0.016     0.981    mul_out_gen[10]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.478     1.093    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[10]/C
                         clock pessimism             -0.266     0.828    
    SLICE_X112Y522       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.874    mul_out_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.076ns (43.470%)  route 0.099ns (56.530%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.418     0.809    clk_IBUF_BUFG
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y520       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.849 r  y_reg_reg[4]/Q
                         net (fo=16, routed)          0.056     0.904    uut/y[4]
    SLICE_X112Y522       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     0.926 r  uut/mul_out[11]_INST_0_i_5/O
                         net (fo=2, routed)           0.026     0.952    uut/gen_mul_row[4].u_mul_row/gen_mid_row.a_data__5[5]
    SLICE_X112Y522       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.966 r  uut/mul_out[11]_INST_0/O
                         net (fo=1, routed)           0.017     0.983    mul_out_gen[11]
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.478     1.093    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[11]/C
                         clock pessimism             -0.266     0.828    
    SLICE_X112Y522       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.874    mul_out_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.284%)  route 0.095ns (54.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.424     0.814    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.852 r  x_reg_reg[0]/Q
                         net (fo=14, routed)          0.069     0.921    uut/x[0]
    SLICE_X113Y525       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     0.962 r  uut/mul_out[0]_INST_0/O
                         net (fo=1, routed)           0.026     0.988    mul_out_gen[0]
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.483     1.098    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[0]/C
                         clock pessimism             -0.267     0.832    
    SLICE_X113Y525       FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.878    mul_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         3.000       1.710      BUFGCE_X1Y211   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X113Y525  mul_out_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X112Y522  mul_out_reg_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X112Y522  mul_out_reg_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X113Y525  mul_out_reg_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X113Y525  mul_out_reg_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X112Y522  mul_out_reg_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X113Y522  mul_out_reg_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X113Y523  mul_out_reg_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         3.000       2.450      SLICE_X113Y523  mul_out_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X112Y522  mul_out_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         1.500       1.225      SLICE_X113Y525  mul_out_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mul_out_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.851ns  (logic 1.035ns (36.306%)  route 1.816ns (63.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.001ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.758     1.704    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.784 r  mul_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.816     3.600    mul_out_OBUF[5]
    AJ12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.955     4.555 r  mul_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.555    mul_out[5]
    AJ12                                                              r  mul_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.744ns  (logic 1.034ns (37.687%)  route 1.710ns (62.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.001ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.748     1.694    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y525       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.774 r  mul_out_reg_reg[1]/Q
                         net (fo=1, routed)           1.710     3.484    mul_out_OBUF[1]
    AK13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.954     4.438 r  mul_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.438    mul_out[1]
    AK13                                                              r  mul_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.657ns  (logic 1.034ns (38.909%)  route 1.623ns (61.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.757     1.703    clk_IBUF_BUFG
    SLICE_X113Y522       FDCE                                         r  mul_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y522       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.781 r  mul_out_reg_reg[4]/Q
                         net (fo=1, routed)           1.623     3.404    mul_out_OBUF[4]
    AJ13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.956     4.360 r  mul_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.360    mul_out[4]
    AJ13                                                              r  mul_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.606ns  (logic 1.033ns (39.638%)  route 1.573ns (60.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.001ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.748     1.694    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y525       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.772 r  mul_out_reg_reg[0]/Q
                         net (fo=1, routed)           1.573     3.345    mul_out_OBUF[0]
    AK14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.955     4.300 r  mul_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.300    mul_out[0]
    AK14                                                              r  mul_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.281ns  (logic 1.049ns (45.981%)  route 1.232ns (54.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.751     1.697    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y522       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.776 r  mul_out_reg_reg[3]/Q
                         net (fo=1, routed)           1.232     3.008    mul_out_OBUF[3]
    AM12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.970     3.978 r  mul_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.978    mul_out[3]
    AM12                                                              r  mul_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.238ns  (logic 1.051ns (46.962%)  route 1.187ns (53.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.001ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.748     1.694    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y525       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.772 r  mul_out_reg_reg[2]/Q
                         net (fo=1, routed)           1.187     2.959    mul_out_OBUF[2]
    AM13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.973     3.932 r  mul_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.932    mul_out[2]
    AM13                                                              r  mul_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 1.041ns (47.365%)  route 1.157ns (52.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.736     1.682    clk_IBUF_BUFG
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y523       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.763 r  mul_out_reg_reg[7]/Q
                         net (fo=1, routed)           1.157     2.920    mul_out_OBUF[7]
    AL12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.960     3.880 r  mul_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.880    mul_out[7]
    AL12                                                              r  mul_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.153ns  (logic 1.034ns (48.023%)  route 1.119ns (51.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.001ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.758     1.704    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.782 r  mul_out_reg_reg[6]/Q
                         net (fo=1, routed)           1.119     2.901    mul_out_OBUF[6]
    AK12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.956     3.857 r  mul_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.857    mul_out[6]
    AK12                                                              r  mul_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.148ns  (logic 1.047ns (48.742%)  route 1.101ns (51.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.746     1.692    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y522       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.771 r  mul_out_reg_reg[10]/Q
                         net (fo=1, routed)           1.101     2.872    mul_out_OBUF[10]
    AL14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.968     3.840 r  mul_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.840    mul_out[10]
    AL14                                                              r  mul_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 1.034ns (48.400%)  route 1.102ns (51.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.751ns (routing 0.001ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.751     1.697    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y522       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.776 r  mul_out_reg_reg[9]/Q
                         net (fo=1, routed)           1.102     2.878    mul_out_OBUF[9]
    AL15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.955     3.833 r  mul_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.833    mul_out[9]
    AL15                                                              r  mul_out[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mul_out_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.487ns (50.846%)  route 0.471ns (49.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.416     0.807    clk_IBUF_BUFG
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y523       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.847 r  mul_out_reg_reg[8]/Q
                         net (fo=1, routed)           0.471     1.318    mul_out_OBUF[8]
    AK15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.447     1.765 r  mul_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.765    mul_out[8]
    AK15                                                              r  mul_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.498ns (51.966%)  route 0.460ns (48.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.420     0.810    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y522       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.849 r  mul_out_reg_reg[11]/Q
                         net (fo=1, routed)           0.460     1.309    mul_out_OBUF[11]
    AM14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.459     1.768 r  mul_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.768    mul_out[11]
    AM14                                                              r  mul_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.485ns (50.003%)  route 0.485ns (49.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.423     0.813    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y522       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.852 r  mul_out_reg_reg[9]/Q
                         net (fo=1, routed)           0.485     1.337    mul_out_OBUF[9]
    AL15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.446     1.783 r  mul_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.783    mul_out[9]
    AL15                                                              r  mul_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.498ns (51.193%)  route 0.475ns (48.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.420     0.810    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y522       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.849 r  mul_out_reg_reg[10]/Q
                         net (fo=1, routed)           0.475     1.324    mul_out_OBUF[10]
    AL14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.459     1.783 r  mul_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.783    mul_out[10]
    AL14                                                              r  mul_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.485ns (49.554%)  route 0.494ns (50.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.425     0.815    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y523       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.853 r  mul_out_reg_reg[6]/Q
                         net (fo=1, routed)           0.494     1.347    mul_out_OBUF[6]
    AK12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.447     1.794 r  mul_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.794    mul_out[6]
    AK12                                                              r  mul_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.493ns (49.275%)  route 0.507ns (50.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.416     0.807    clk_IBUF_BUFG
    SLICE_X112Y523       FDCE                                         r  mul_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y523       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.848 r  mul_out_reg_reg[7]/Q
                         net (fo=1, routed)           0.507     1.355    mul_out_OBUF[7]
    AL12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.452     1.806 r  mul_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.806    mul_out[7]
    AL12                                                              r  mul_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.502ns (48.797%)  route 0.527ns (51.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.422     0.813    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y525       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.851 r  mul_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.527     1.378    mul_out_OBUF[2]
    AM13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.464     1.842 r  mul_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.842    mul_out[2]
    AM13                                                              r  mul_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.036ns  (logic 0.500ns (48.261%)  route 0.536ns (51.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.423     0.813    clk_IBUF_BUFG
    SLICE_X112Y522       FDCE                                         r  mul_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y522       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.852 r  mul_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.536     1.388    mul_out_OBUF[3]
    AM12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     1.849 r  mul_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.849    mul_out[3]
    AM12                                                              r  mul_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.210ns  (logic 0.485ns (40.100%)  route 0.725ns (59.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.422     0.813    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y525       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.852 r  mul_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.725     1.577    mul_out_OBUF[0]
    AK14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.446     2.023 r  mul_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.023    mul_out[0]
    AK14                                                              r  mul_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.234ns  (logic 0.486ns (39.390%)  route 0.748ns (60.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.425     0.815    clk_IBUF_BUFG
    SLICE_X113Y522       FDCE                                         r  mul_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y522       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.854 r  mul_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.748     1.602    mul_out_OBUF[4]
    AJ13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.447     2.049 r  mul_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.049    mul_out[4]
    AJ13                                                              r  mul_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.454ns  (logic 0.612ns (24.936%)  route 1.842ns (75.064%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV14                                              0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y_IBUF[5]_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     0.612 r  y_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.612    y_IBUF[5]_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.612 r  y_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.842     2.454    y_IBUF[5]
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.642     1.297    clk_IBUF_BUFG
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mul_out_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.245ns  (logic 0.611ns (27.202%)  route 1.634ns (72.798%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.634     2.245    rst_n_IBUF
    SLICE_X113Y523       FDCE                                         f  mul_out_reg_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.656     1.310    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mul_out_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.245ns  (logic 0.611ns (27.202%)  route 1.634ns (72.798%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.634     2.245    rst_n_IBUF
    SLICE_X113Y523       FDCE                                         f  mul_out_reg_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.656     1.310    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  mul_out_reg_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mul_out_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 0.611ns (27.214%)  route 1.633ns (72.786%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.655ns (routing 0.001ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.633     2.244    rst_n_IBUF
    SLICE_X113Y522       FDCE                                         f  mul_out_reg_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.655     1.309    clk_IBUF_BUFG
    SLICE_X113Y522       FDCE                                         r  mul_out_reg_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            x_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.611ns (27.238%)  route 1.631ns (72.762%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.655ns (routing 0.001ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.631     2.242    rst_n_IBUF
    SLICE_X113Y523       FDCE                                         f  x_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.655     1.309    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.611ns (27.238%)  route 1.631ns (72.762%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.655ns (routing 0.001ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.631     2.242    rst_n_IBUF
    SLICE_X113Y523       FDCE                                         f  x_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.655     1.309    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.241ns  (logic 0.611ns (27.251%)  route 1.630ns (72.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.654ns (routing 0.001ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.630     2.241    rst_n_IBUF
    SLICE_X113Y522       FDCE                                         f  x_reg_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.654     1.308    clk_IBUF_BUFG
    SLICE_X113Y522       FDCE                                         r  x_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mul_out_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.611ns (27.324%)  route 1.624ns (72.676%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.624     2.235    rst_n_IBUF
    SLICE_X113Y525       FDCE                                         f  mul_out_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.652     1.307    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mul_out_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.611ns (27.324%)  route 1.624ns (72.676%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.624     2.235    rst_n_IBUF
    SLICE_X113Y525       FDCE                                         f  mul_out_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.652     1.307    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mul_out_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.611ns (27.324%)  route 1.624ns (72.676%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AV13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.611     0.611 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.611    rst_n_IBUF_inst/OUT
    AV13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.611 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.624     2.235    rst_n_IBUF
    SLICE_X113Y525       FDCE                                         f  mul_out_reg_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.631    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.655 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.652     1.307    clk_IBUF_BUFG
    SLICE_X113Y525       FDCE                                         r  mul_out_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.247ns (42.199%)  route 0.338ns (57.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN16                                              0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x_IBUF[2]_inst/I
    AN16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.247     0.247 r  x_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.247    x_IBUF[2]_inst/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.247 r  x_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.585    x_IBUF[2]
    SLICE_X113Y520       FDCE                                         r  x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.479     1.094    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  x_reg_reg[2]/C

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.238ns (40.405%)  route 0.351ns (59.595%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR12                                              0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x_IBUF[5]_inst/I
    AR12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.238     0.238 r  x_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.238    x_IBUF[5]_inst/OUT
    AR12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.238 r  x_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.589    x_IBUF[5]
    SLICE_X112Y521       FDCE                                         r  x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.477     1.092    clk_IBUF_BUFG
    SLICE_X112Y521       FDCE                                         r  x_reg_reg[5]/C

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.221ns (36.847%)  route 0.379ns (63.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN15                                              0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x_IBUF[0]_inst/I
    AN15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.221     0.221 r  x_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.221    x_IBUF[0]_inst/OUT
    AN15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.221 r  x_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.379     0.600    x_IBUF[0]
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.484     1.099    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[0]/C

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.222ns (36.503%)  route 0.387ns (63.497%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN14                                              0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y_IBUF[0]_inst/I
    AN14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.222     0.222 r  y_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.222    y_IBUF[0]_inst/OUT
    AN14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.222 r  y_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.387     0.609    y_IBUF[0]
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.479     1.094    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[0]/C

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.248ns (40.677%)  route 0.362ns (59.323%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP16                                              0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x_IBUF[3]_inst/I
    AP16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.248     0.248 r  x_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.248    x_IBUF[3]_inst/OUT
    AP16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.248 r  x_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.610    x_IBUF[3]
    SLICE_X113Y522       FDCE                                         r  x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.484     1.099    clk_IBUF_BUFG
    SLICE_X113Y522       FDCE                                         r  x_reg_reg[3]/C

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.237ns (37.499%)  route 0.395ns (62.501%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP12                                              0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x_IBUF[4]_inst/I
    AP12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  x_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    x_IBUF[4]_inst/OUT
    AP12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  x_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.395     0.632    x_IBUF[4]
    SLICE_X113Y521       FDCE                                         r  x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.479     1.094    clk_IBUF_BUFG
    SLICE_X113Y521       FDCE                                         r  x_reg_reg[4]/C

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.231ns (35.952%)  route 0.411ns (64.048%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR13                                              0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y_IBUF[2]_inst/I
    AR13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.231     0.231 r  y_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.231    y_IBUF[2]_inst/OUT
    AR13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.231 r  y_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.411     0.642    y_IBUF[2]
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.479     1.094    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[2]/C

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.223ns (34.769%)  route 0.419ns (65.231%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN13                                              0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y_IBUF[1]_inst/I
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.223     0.223 r  y_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    y_IBUF[1]_inst/OUT
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.223 r  y_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.419     0.642    y_IBUF[1]
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.479     1.094    clk_IBUF_BUFG
    SLICE_X113Y520       FDCE                                         r  y_reg_reg[1]/C

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.244ns (37.379%)  route 0.408ns (62.621%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT14                                              0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y_IBUF[4]_inst/I
    AT14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.244     0.244 r  y_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    y_IBUF[4]_inst/OUT
    AT14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.244 r  y_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.652    y_IBUF[4]
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.477     1.092    clk_IBUF_BUFG
    SLICE_X112Y520       FDCE                                         r  y_reg_reg[4]/C

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.224ns (34.071%)  route 0.434ns (65.929%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP15                                              0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x_IBUF[1]_inst/I
    AP15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.224     0.224 r  x_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.224    x_IBUF[1]_inst/OUT
    AP15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.224 r  x_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.434     0.658    x_IBUF[1]
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y211        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=24, routed)          0.484     1.099    clk_IBUF_BUFG
    SLICE_X113Y523       FDCE                                         r  x_reg_reg[1]/C





