Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 29 11:36:26 2024
| Host         : DESKTOP-V8TE6SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.334        0.000                      0                  616        0.210        0.000                      0                  616        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.334        0.000                      0                  616        0.210        0.000                      0                  616        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in3_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.014ns (18.431%)  route 4.488ns (81.569%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  signal_generate_unit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  signal_generate_unit/counter_reg[2]/Q
                         net (fo=2, routed)           1.330     6.923    signal_generate_unit/counter_reg[2]
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.047 f  signal_generate_unit/in0_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     7.480    signal_generate_unit/in0_reg[3]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.604 f  signal_generate_unit/in0_reg[3]_i_6/O
                         net (fo=1, routed)           0.583     8.187    signal_generate_unit/in0_reg[3]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.311 r  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.295     9.607    signal_generate_unit/counter_reg[4]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.731 r  signal_generate_unit/in3_reg[3]_i_1/O
                         net (fo=4, routed)           0.846    10.577    signal_generate_unit/in3_reg[3]_i_1_n_0
    SLICE_X64Y36         FDCE                                         r  signal_generate_unit/in3_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y36         FDCE                                         r  signal_generate_unit/in3_reg_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y36         FDCE (Setup_fdce_C_CE)      -0.169    14.911    signal_generate_unit/in3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in3_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.014ns (18.431%)  route 4.488ns (81.569%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  signal_generate_unit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  signal_generate_unit/counter_reg[2]/Q
                         net (fo=2, routed)           1.330     6.923    signal_generate_unit/counter_reg[2]
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.047 f  signal_generate_unit/in0_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     7.480    signal_generate_unit/in0_reg[3]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.604 f  signal_generate_unit/in0_reg[3]_i_6/O
                         net (fo=1, routed)           0.583     8.187    signal_generate_unit/in0_reg[3]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.311 r  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.295     9.607    signal_generate_unit/counter_reg[4]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.731 r  signal_generate_unit/in3_reg[3]_i_1/O
                         net (fo=4, routed)           0.846    10.577    signal_generate_unit/in3_reg[3]_i_1_n_0
    SLICE_X64Y36         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y36         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y36         FDCE (Setup_fdce_C_CE)      -0.169    14.911    signal_generate_unit/in3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in3_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.014ns (18.431%)  route 4.488ns (81.569%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  signal_generate_unit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  signal_generate_unit/counter_reg[2]/Q
                         net (fo=2, routed)           1.330     6.923    signal_generate_unit/counter_reg[2]
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.047 f  signal_generate_unit/in0_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     7.480    signal_generate_unit/in0_reg[3]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.604 f  signal_generate_unit/in0_reg[3]_i_6/O
                         net (fo=1, routed)           0.583     8.187    signal_generate_unit/in0_reg[3]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.311 r  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.295     9.607    signal_generate_unit/counter_reg[4]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.731 r  signal_generate_unit/in3_reg[3]_i_1/O
                         net (fo=4, routed)           0.846    10.577    signal_generate_unit/in3_reg[3]_i_1_n_0
    SLICE_X64Y36         FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y36         FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y36         FDCE (Setup_fdce_C_CE)      -0.169    14.911    signal_generate_unit/in3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 2.520ns (44.658%)  route 3.123ns (55.342%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.625     5.146    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  rate_generator_unit/counter_idle_reg[1]/Q
                         net (fo=3, routed)           0.982     6.585    rate_generator_unit/counter_idle_reg[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.709 r  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           0.450     7.159    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=2, routed)           1.118     8.401    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.525 f  rate_generator_unit/output_reg[7]_i_1/O
                         net (fo=41, routed)          0.563     9.088    rate_generator_unit/output_reg[7]_i_1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.212 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.212    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.762 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.341    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.789 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.789    rate_generator_unit/counter_idle_reg[28]_i_1_n_6
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    rate_generator_unit/counter_idle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 2.499ns (44.451%)  route 3.123ns (55.549%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.625     5.146    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  rate_generator_unit/counter_idle_reg[1]/Q
                         net (fo=3, routed)           0.982     6.585    rate_generator_unit/counter_idle_reg[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.709 r  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           0.450     7.159    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=2, routed)           1.118     8.401    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.525 f  rate_generator_unit/output_reg[7]_i_1/O
                         net (fo=41, routed)          0.563     9.088    rate_generator_unit/output_reg[7]_i_1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.212 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.212    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.762 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.341    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.768 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.768    rate_generator_unit/counter_idle_reg[28]_i_1_n_4
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    rate_generator_unit/counter_idle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.552ns (44.998%)  route 3.119ns (55.002%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  signal_generate_unit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  signal_generate_unit/counter_reg[2]/Q
                         net (fo=2, routed)           1.330     6.923    signal_generate_unit/counter_reg[2]
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.047 r  signal_generate_unit/in0_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     7.480    signal_generate_unit/in0_reg[3]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  signal_generate_unit/in0_reg[3]_i_6/O
                         net (fo=1, routed)           0.583     8.187    signal_generate_unit/in0_reg[3]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.311 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.773     9.085    signal_generate_unit/counter_reg[4]_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.209    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.722 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.722    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.839 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.956 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.747 r  signal_generate_unit/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.747    signal_generate_unit/counter_reg[28]_i_1_n_6
    SLICE_X56Y34         FDCE                                         r  signal_generate_unit/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.447    14.788    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  signal_generate_unit/counter_reg[29]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X56Y34         FDCE (Setup_fdce_C_D)        0.109    15.135    signal_generate_unit/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 2.544ns (44.920%)  route 3.119ns (55.080%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  signal_generate_unit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  signal_generate_unit/counter_reg[2]/Q
                         net (fo=2, routed)           1.330     6.923    signal_generate_unit/counter_reg[2]
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.047 r  signal_generate_unit/in0_reg[3]_i_10/O
                         net (fo=1, routed)           0.433     7.480    signal_generate_unit/in0_reg[3]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  signal_generate_unit/in0_reg[3]_i_6/O
                         net (fo=1, routed)           0.583     8.187    signal_generate_unit/in0_reg[3]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.311 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.773     9.085    signal_generate_unit/counter_reg[4]_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.209    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.722 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.722    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.839 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.956 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.424    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.739 r  signal_generate_unit/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.739    signal_generate_unit/counter_reg[28]_i_1_n_4
    SLICE_X56Y34         FDCE                                         r  signal_generate_unit/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.447    14.788    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  signal_generate_unit/counter_reg[31]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X56Y34         FDCE (Setup_fdce_C_D)        0.109    15.135    signal_generate_unit/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 2.425ns (43.710%)  route 3.123ns (56.290%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.625     5.146    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  rate_generator_unit/counter_idle_reg[1]/Q
                         net (fo=3, routed)           0.982     6.585    rate_generator_unit/counter_idle_reg[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.709 r  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           0.450     7.159    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=2, routed)           1.118     8.401    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.525 f  rate_generator_unit/output_reg[7]_i_1/O
                         net (fo=41, routed)          0.563     9.088    rate_generator_unit/output_reg[7]_i_1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.212 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.212    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.762 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.341    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.694 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.694    rate_generator_unit/counter_idle_reg[28]_i_1_n_5
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    rate_generator_unit/counter_idle_reg[30]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.409ns (43.547%)  route 3.123ns (56.453%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.625     5.146    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  rate_generator_unit/counter_idle_reg[1]/Q
                         net (fo=3, routed)           0.982     6.585    rate_generator_unit/counter_idle_reg[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.709 r  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           0.450     7.159    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=2, routed)           1.118     8.401    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.525 f  rate_generator_unit/output_reg[7]_i_1/O
                         net (fo=41, routed)          0.563     9.088    rate_generator_unit/output_reg[7]_i_1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.212 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.212    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.762 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.341    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.678 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.678    rate_generator_unit/counter_idle_reg[28]_i_1_n_7
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    rate_generator_unit/counter_idle_reg[28]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.406ns (43.517%)  route 3.123ns (56.483%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.625     5.146    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  rate_generator_unit/counter_idle_reg[1]/Q
                         net (fo=3, routed)           0.982     6.585    rate_generator_unit/counter_idle_reg[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.709 r  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           0.450     7.159    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.283 r  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=2, routed)           1.118     8.401    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.525 f  rate_generator_unit/output_reg[7]_i_1/O
                         net (fo=41, routed)          0.563     9.088    rate_generator_unit/output_reg[7]_i_1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.212 r  rate_generator_unit/counter_idle[0]_i_5/O
                         net (fo=1, routed)           0.000     9.212    rate_generator_unit/counter_idle[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.762 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.341    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.675 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.675    rate_generator_unit/counter_idle_reg[24]_i_1_n_6
    SLICE_X61Y25         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.501    14.842    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)        0.062    15.129    rate_generator_unit/counter_idle_reg[25]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  signal_generate_unit/counter_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.118     1.749    signal_generate_unit/Q[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I2_O)        0.048     1.797 r  signal_generate_unit/counter_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    signal_generate_unit/counter_out0_in[3]
    SLICE_X61Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.852     1.979    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.107     1.587    signal_generate_unit/counter_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  signal_generate_unit/counter_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.118     1.749    signal_generate_unit/Q[1]
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.045     1.794 r  signal_generate_unit/counter_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    signal_generate_unit/counter_out0_in[2]
    SLICE_X61Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.852     1.979    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.091     1.571    signal_generate_unit/counter_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  rate_generator_unit/output_reg_reg[4]/Q
                         net (fo=1, routed)           0.161     1.792    Inst_UART_TX_CTRL/Q[4]
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.066     1.568    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.222%)  route 0.169ns (50.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  rate_generator_unit/output_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  rate_generator_unit/output_reg_reg[7]/Q
                         net (fo=1, routed)           0.169     1.800    Inst_UART_TX_CTRL/Q[7]
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.072     1.574    Inst_UART_TX_CTRL/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.665%)  route 0.167ns (47.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Inst_UART_TX_CTRL/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.167     1.773    Inst_UART_TX_CTRL/bitIndex_reg[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.818    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X63Y26         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.851     1.978    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X63Y26         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y26         FDSE (Hold_fdse_C_D)         0.091     1.591    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.370%)  route 0.168ns (50.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  rate_generator_unit/output_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  rate_generator_unit/output_reg_reg[3]/Q
                         net (fo=1, routed)           0.168     1.799    Inst_UART_TX_CTRL/Q[3]
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.070     1.572    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.222%)  route 0.169ns (50.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  rate_generator_unit/output_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  rate_generator_unit/output_reg_reg[5]/Q
                         net (fo=1, routed)           0.169     1.800    Inst_UART_TX_CTRL/Q[5]
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.070     1.572    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/counter_out_reg_reg[2]/Q
                         net (fo=6, routed)           0.156     1.764    signal_generate_unit/Q[2]
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  signal_generate_unit/counter_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    signal_generate_unit/counter_out0_in[4]
    SLICE_X61Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.852     1.979    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.092     1.559    signal_generate_unit/counter_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displayer_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer_unit/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  displayer_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  displayer_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    displayer_unit/q_reg_reg_n_0_[3]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  displayer_unit/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    displayer_unit/q_reg_reg[0]_i_1_n_4
    SLICE_X61Y33         FDCE                                         r  displayer_unit/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.857     1.984    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  displayer_unit/q_reg_reg[3]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDCE (Hold_fdce_C_D)         0.105     1.577    displayer_unit/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displayer_unit/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer_unit/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.590     1.473    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  displayer_unit/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  displayer_unit/q_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    displayer_unit/q_reg_reg_n_0_[7]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  displayer_unit/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    displayer_unit/q_reg_reg[4]_i_1_n_4
    SLICE_X61Y34         FDCE                                         r  displayer_unit/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.858     1.985    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  displayer_unit/q_reg_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDCE (Hold_fdce_C_D)         0.105     1.578    displayer_unit/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.113ns  (logic 4.488ns (44.372%)  route 5.626ns (55.628%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.004     6.615    signal_generate_unit/sel[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.739 r  signal_generate_unit/sseg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.799     7.538    signal_generate_unit/sseg_OBUF[0]_inst_i_6_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.662 r  signal_generate_unit/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.661     8.323    signal_generate_unit/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.447 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.028     9.474    signal_generate_unit/sseg_OBUF[0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.598 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.134    11.732    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.268 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.268    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.465ns (47.113%)  route 5.013ns (52.887%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.720     7.330    displayer_unit/sel[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.150     7.480 r  displayer_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.951     8.431    signal_generate_unit/sseg[6]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.328     8.759 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.342    11.101    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.632 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.632    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.339ns (46.882%)  route 4.916ns (53.118%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.004     6.615    signal_generate_unit/sel[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.739 r  signal_generate_unit/sseg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.799     7.538    signal_generate_unit/sseg_OBUF[0]_inst_i_6_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.662 r  signal_generate_unit/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.661     8.323    signal_generate_unit/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.447 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.451    10.898    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.409 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.409    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 3.974ns (43.339%)  route 5.195ns (56.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.620     5.141    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X63Y26         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.195    10.793    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.310 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.310    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.208ns (47.911%)  route 4.575ns (52.089%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          1.391     7.001    signal_generate_unit/sel[1]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  signal_generate_unit/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.879     8.004    signal_generate_unit/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I2_O)        0.124     8.128 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.306    10.434    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.938 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.938    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 4.239ns (49.543%)  route 4.317ns (50.457%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.514     7.124    signal_generate_unit/sel[0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.248 r  signal_generate_unit/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.712     7.960    signal_generate_unit/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.084 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.092    10.176    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.711 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.711    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.233ns (50.428%)  route 4.161ns (49.572%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.174     6.784    signal_generate_unit/sel[0]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  signal_generate_unit/sseg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.813     7.721    signal_generate_unit/sseg_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124     7.845 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.174    10.020    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.549 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.549    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.286ns (52.788%)  route 3.833ns (47.212%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.629     5.150    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=14, routed)          1.183     6.851    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.975 r  signal_generate_unit/sseg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.466     7.441    signal_generate_unit/sseg_OBUF[4]_inst_i_5_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.184     9.749    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.269 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.269    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.333ns (55.105%)  route 3.530ns (44.895%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          1.671     7.281    displayer_unit/sel[1]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.152     7.433 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.859     9.292    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    13.017 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.017    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 4.090ns (53.373%)  route 3.573ns (46.627%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.720     7.330    displayer_unit/sel[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.124     7.454 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.853     9.308    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.818 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.818    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.452ns (64.455%)  route 0.801ns (35.545%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.590     1.473    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  signal_generate_unit/in1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  signal_generate_unit/in1_reg_reg[0]/Q
                         net (fo=12, routed)          0.158     1.772    signal_generate_unit/in1_reg_reg_n_0_[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.869    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.914 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.591     2.505    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.726 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.726    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.461ns (64.332%)  route 0.810ns (35.668%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.591     1.474    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=11, routed)          0.206     1.821    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  signal_generate_unit/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.918    signal_generate_unit/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.963 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.515    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.745 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.745    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.421ns (61.949%)  route 0.873ns (38.051%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=14, routed)          0.225     1.862    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.647     2.554    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.766 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.766    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.463ns (63.160%)  route 0.854ns (36.840%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=11, routed)          0.110     1.724    signal_generate_unit/in2_reg[1]
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  signal_generate_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.105     1.874    signal_generate_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.557    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.789 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.789    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.467ns (62.948%)  route 0.863ns (37.052%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.590     1.473    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  signal_generate_unit/in1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  signal_generate_unit/in1_reg_reg[3]/Q
                         net (fo=10, routed)          0.197     1.811    signal_generate_unit/in1_reg_reg_n_0_[3]
    SLICE_X65Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  signal_generate_unit/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.137     1.993    signal_generate_unit/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y33         LUT4 (Prop_lut4_I1_O)        0.045     2.038 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.568    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.804 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.804    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.422ns (60.003%)  route 0.948ns (39.997%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.591     1.474    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          0.402     2.018    signal_generate_unit/sel[0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.063 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.546     2.608    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.845 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.845    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.451ns (60.484%)  route 0.948ns (39.516%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.591     1.474    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          0.575     2.190    displayer_unit/sel[0]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.044     2.234 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.607    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.873 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.873    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.397ns (57.161%)  route 1.047ns (42.839%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.591     1.474    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          0.639     2.254    displayer_unit/sel[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.299 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.707    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.919 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.919    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.460ns (59.389%)  route 0.998ns (40.611%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.591     1.474    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y36         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=11, routed)          0.173     1.811    signal_generate_unit/in3_reg[1]
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  signal_generate_unit/sseg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.197     2.053    signal_generate_unit/sseg_OBUF[5]_inst_i_5_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.045     2.098 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.629     2.726    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.932 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.932    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.386ns (56.061%)  route 1.087ns (43.939%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.591     1.474    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          0.695     2.310    displayer_unit/sel[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.355 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.747    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.947 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.947    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.577ns (22.061%)  route 5.571ns (77.939%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.537     5.990    signal_generate_unit/reset_IBUF
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.114 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.034     7.148    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513     4.854    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.577ns (22.061%)  route 5.571ns (77.939%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.537     5.990    signal_generate_unit/reset_IBUF
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.114 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.034     7.148    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513     4.854    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.577ns (22.061%)  route 5.571ns (77.939%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.537     5.990    signal_generate_unit/reset_IBUF
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.114 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.034     7.148    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513     4.854    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.577ns (22.107%)  route 5.556ns (77.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          4.076     5.529    rate_generator_unit/reset_IBUF
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.653 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     7.133    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.504     4.845    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.577ns (22.107%)  route 5.556ns (77.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          4.076     5.529    rate_generator_unit/reset_IBUF
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.653 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     7.133    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.504     4.845    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.577ns (22.107%)  route 5.556ns (77.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          4.076     5.529    rate_generator_unit/reset_IBUF
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.653 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     7.133    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.504     4.845    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.577ns (22.107%)  route 5.556ns (77.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          4.076     5.529    rate_generator_unit/reset_IBUF
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.653 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     7.133    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.504     4.845    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.577ns (22.107%)  route 5.556ns (77.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          4.076     5.529    rate_generator_unit/reset_IBUF
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.653 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     7.133    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.504     4.845    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.577ns (22.107%)  route 5.556ns (77.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          4.076     5.529    rate_generator_unit/reset_IBUF
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.653 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.480     7.133    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.504     4.845    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  rate_generator_unit/counter_data_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 1.577ns (22.497%)  route 5.432ns (77.503%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.537     5.990    signal_generate_unit/reset_IBUF
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.114 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.896     7.009    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513     4.854    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.221ns (17.993%)  route 1.009ns (82.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (IN)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.009     1.230    signal_generate_unit/JA_IBUF[2]
    SLICE_X57Y33         FDCE                                         r  signal_generate_unit/edge_detect_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.830     1.957    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  signal_generate_unit/edge_detect_2_reg[0]/C

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.218ns (17.212%)  route 1.050ns (82.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           1.050     1.268    signal_generate_unit/JA_IBUF[0]
    SLICE_X60Y36         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.859     1.986    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y36         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.229ns (16.205%)  route 1.185ns (83.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.185     1.415    signal_generate_unit/JA_IBUF[1]
    SLICE_X60Y36         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.859     1.986    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y36         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.221ns (12.840%)  route 1.500ns (87.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.500     1.721    signal_generate_unit/reset_IBUF
    SLICE_X56Y29         FDCE                                         f  signal_generate_unit/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.826     1.953    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  signal_generate_unit/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.221ns (12.840%)  route 1.500ns (87.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.500     1.721    signal_generate_unit/reset_IBUF
    SLICE_X56Y29         FDCE                                         f  signal_generate_unit/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.826     1.953    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  signal_generate_unit/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.221ns (12.840%)  route 1.500ns (87.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.500     1.721    signal_generate_unit/reset_IBUF
    SLICE_X56Y29         FDCE                                         f  signal_generate_unit/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.826     1.953    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  signal_generate_unit/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.221ns (12.840%)  route 1.500ns (87.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.500     1.721    signal_generate_unit/reset_IBUF
    SLICE_X56Y29         FDCE                                         f  signal_generate_unit/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.826     1.953    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  signal_generate_unit/counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.221ns (12.465%)  route 1.552ns (87.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.552     1.773    signal_generate_unit/reset_IBUF
    SLICE_X56Y28         FDCE                                         f  signal_generate_unit/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.825     1.952    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y28         FDCE                                         r  signal_generate_unit/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.221ns (12.465%)  route 1.552ns (87.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.552     1.773    signal_generate_unit/reset_IBUF
    SLICE_X56Y28         FDCE                                         f  signal_generate_unit/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.825     1.952    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y28         FDCE                                         r  signal_generate_unit/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.221ns (12.465%)  route 1.552ns (87.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.552     1.773    signal_generate_unit/reset_IBUF
    SLICE_X56Y28         FDCE                                         f  signal_generate_unit/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.825     1.952    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y28         FDCE                                         r  signal_generate_unit/counter_reg[6]/C





