{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542062322295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542062322301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 16:38:42 2018 " "Processing started: Mon Nov 12 16:38:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542062322301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542062322301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542062322301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542062323098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542062323098 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Beh " "Found design unit 1: VGA-Beh" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062335222 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062335222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542062335222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542062335234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga25mhz.vhd 2 1 " "Using design file vga25mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga25MHz-beh " "Found design unit 1: vga25MHz-beh" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga25mhz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062335258 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga25MHz " "Found entity 1: vga25MHz" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga25mhz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062335258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542062335258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga25MHz vga25MHz:U0 " "Elaborating entity \"vga25MHz\" for hierarchy \"vga25MHz:U0\"" {  } { { "vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542062335259 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[0\] GND " "Pin \"vgaBLUE\[0\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaBLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[1\] GND " "Pin \"vgaBLUE\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaBLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[4\] GND " "Pin \"vgaBLUE\[4\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaBLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[7\] GND " "Pin \"vgaBLUE\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaBLUE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[1\] GND " "Pin \"vgaRED\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaRED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[2\] GND " "Pin \"vgaRED\[2\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaRED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[3\] GND " "Pin \"vgaRED\[3\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaRED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[4\] GND " "Pin \"vgaRED\[4\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaRED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[7\] GND " "Pin \"vgaRED\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaRED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[0\] GND " "Pin \"vgaGREEN\[0\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaGREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[1\] GND " "Pin \"vgaGREEN\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaGREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[6\] GND " "Pin \"vgaGREEN\[6\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaGREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLANK VCC " "Pin \"vgaBLANK\" is stuck at VCC" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaBLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaSYNC GND " "Pin \"vgaSYNC\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062336113 "|VGA|vgaSYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542062336113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542062336211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542062336835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542062336835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542062336928 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542062336928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542062336928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542062336928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542062336985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 16:38:56 2018 " "Processing ended: Mon Nov 12 16:38:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542062336985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542062336985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542062336985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542062336985 ""}
