# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Feb 19 19:52:41 2018


##### DESIGN INFO #######################################################

Top View:                "TinyFPGA_EX"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                                     Ending                                                                       |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       usb_pll_inst|CLKOP_inferred_clock                                            |     No paths         |     No paths         |     No paths         |     240.282                          
TinyFPGA_EX|pin_clk                                                          TinyFPGA_EX|pin_clk                                                          |     1.078            |     No paths         |     No paths         |     No paths                         
usb_pll_inst|CLKOP_inferred_clock                                            System                                                                       |     240.282          |     No paths         |     No paths         |     No paths                         
usb_pll_inst|CLKOP_inferred_clock                                            TinyFPGA_EX|pin_clk                                                          |     Diff grp         |     No paths         |     No paths         |     No paths                         
usb_pll_inst|CLKOP_inferred_clock                                            usb_pll_inst|CLKOP_inferred_clock                                            |     240.282          |     No paths         |     No paths         |     No paths                         
usb_pll_inst|CLKOP_inferred_clock                                            usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1]     |     240.282          |     No paths         |     No paths         |     No paths                         
usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1]     usb_pll_inst|CLKOP_inferred_clock                                            |     No paths         |     No paths         |     No paths         |     120.141                          
=====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:pin_26
p:pin_cs
p:pin_io2
p:pin_io3
p:pin_led
p:pin_miso
p:pin_mosi
p:pin_programn
p:pin_pu
p:pin_usbn (bidir end point)
p:pin_usbn (bidir start point)
p:pin_usbp (bidir end point)
p:pin_usbp (bidir start point)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
