Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jun 16 23:16:15 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 36          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3395)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.256        0.000                      0                 2314        0.168        0.000                      0                 2314        2.000        0.000                       0                  1174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           75.151        0.000                      0                 1242        0.168        0.000                      0                 1242       49.500        0.000                       0                  1162  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         40.565        0.000                      0                  992       50.553        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         45.648        0.000                      0                 2125       25.656        0.000                      0                 2125  
clk0_clk_wiz_0    clk180_clk_wiz_0       38.217        0.000                      0                   54       49.933        0.000                      0                   54  
clk90_clk_wiz_0   clk180_clk_wiz_0       10.256        0.000                      0                   58       75.571        0.000                      0                   58  
clk0_clk_wiz_0    clk90_clk_wiz_0        21.964        0.000                      0                   22       74.660        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.151ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.623ns  (logic 3.750ns (15.229%)  route 20.873ns (84.771%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.889    22.242    iCPU/regfile_inst/rd_data[0]
    SLICE_X105Y55        FDRE                                         f  iCPU/regfile_inst/x29_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X105Y55        FDRE                                         r  iCPU/regfile_inst/x29_reg[0]/C
                         clock pessimism              0.497    97.556    
                         clock uncertainty           -0.105    97.451    
    SLICE_X105Y55        FDRE (Setup_fdre_C_D)       -0.058    97.393    iCPU/regfile_inst/x29_reg[0]
  -------------------------------------------------------------------
                         required time                         97.393    
                         arrival time                         -22.242    
  -------------------------------------------------------------------
                         slack                                 75.151    

Slack (MET) :             75.167ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.620ns  (logic 3.750ns (15.232%)  route 20.870ns (84.768%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.886    22.239    iCPU/regfile_inst/rd_data[0]
    SLICE_X104Y55        FDRE                                         f  iCPU/regfile_inst/x24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X104Y55        FDRE                                         r  iCPU/regfile_inst/x24_reg[0]/C
                         clock pessimism              0.497    97.556    
                         clock uncertainty           -0.105    97.451    
    SLICE_X104Y55        FDRE (Setup_fdre_C_D)       -0.045    97.406    iCPU/regfile_inst/x24_reg[0]
  -------------------------------------------------------------------
                         required time                         97.406    
                         arrival time                         -22.239    
  -------------------------------------------------------------------
                         slack                                 75.167    

Slack (MET) :             75.278ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.507ns  (logic 3.750ns (15.302%)  route 20.757ns (84.698%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.773    22.126    iCPU/regfile_inst/rd_data[0]
    SLICE_X104Y54        FDRE                                         f  iCPU/regfile_inst/x8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X104Y54        FDRE                                         r  iCPU/regfile_inst/x8_reg[0]/C
                         clock pessimism              0.497    97.556    
                         clock uncertainty           -0.105    97.451    
    SLICE_X104Y54        FDRE (Setup_fdre_C_D)       -0.047    97.404    iCPU/regfile_inst/x8_reg[0]
  -------------------------------------------------------------------
                         required time                         97.404    
                         arrival time                         -22.126    
  -------------------------------------------------------------------
                         slack                                 75.278    

Slack (MET) :             75.376ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.473ns  (logic 3.750ns (15.323%)  route 20.723ns (84.677%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.739    22.092    iCPU/regfile_inst/rd_data[0]
    SLICE_X106Y52        FDRE                                         f  iCPU/regfile_inst/x12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X106Y52        FDRE                                         r  iCPU/regfile_inst/x12_reg[0]/C
                         clock pessimism              0.497    97.631    
                         clock uncertainty           -0.105    97.526    
    SLICE_X106Y52        FDRE (Setup_fdre_C_D)       -0.058    97.468    iCPU/regfile_inst/x12_reg[0]
  -------------------------------------------------------------------
                         required time                         97.468    
                         arrival time                         -22.092    
  -------------------------------------------------------------------
                         slack                                 75.376    

Slack (MET) :             75.387ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.489ns  (logic 3.750ns (15.313%)  route 20.739ns (84.687%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.755    22.108    iCPU/regfile_inst/rd_data[0]
    SLICE_X108Y52        FDRE                                         f  iCPU/regfile_inst/x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X108Y52        FDRE                                         r  iCPU/regfile_inst/x1_reg[0]/C
                         clock pessimism              0.497    97.631    
                         clock uncertainty           -0.105    97.526    
    SLICE_X108Y52        FDRE (Setup_fdre_C_D)       -0.031    97.495    iCPU/regfile_inst/x1_reg[0]
  -------------------------------------------------------------------
                         required time                         97.495    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                 75.387    

Slack (MET) :             75.406ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.470ns  (logic 3.750ns (15.325%)  route 20.720ns (84.675%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.736    22.089    iCPU/regfile_inst/rd_data[0]
    SLICE_X108Y50        FDRE                                         f  iCPU/regfile_inst/x19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X108Y50        FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/C
                         clock pessimism              0.497    97.631    
                         clock uncertainty           -0.105    97.526    
    SLICE_X108Y50        FDRE (Setup_fdre_C_D)       -0.031    97.495    iCPU/regfile_inst/x19_reg[0]
  -------------------------------------------------------------------
                         required time                         97.495    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                 75.406    

Slack (MET) :             75.422ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.343ns  (logic 3.750ns (15.405%)  route 20.593ns (84.595%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.609    21.962    iCPU/regfile_inst/rd_data[0]
    SLICE_X105Y54        FDRE                                         f  iCPU/regfile_inst/x25_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X105Y54        FDRE                                         r  iCPU/regfile_inst/x25_reg[0]/C
                         clock pessimism              0.497    97.556    
                         clock uncertainty           -0.105    97.451    
    SLICE_X105Y54        FDRE (Setup_fdre_C_D)       -0.067    97.384    iCPU/regfile_inst/x25_reg[0]
  -------------------------------------------------------------------
                         required time                         97.384    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 75.422    

Slack (MET) :             75.508ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.332ns  (logic 3.750ns (15.412%)  route 20.582ns (84.588%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.598    21.951    iCPU/regfile_inst/rd_data[0]
    SLICE_X106Y51        FDRE                                         f  iCPU/regfile_inst/x6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X106Y51        FDRE                                         r  iCPU/regfile_inst/x6_reg[0]/C
                         clock pessimism              0.497    97.631    
                         clock uncertainty           -0.105    97.526    
    SLICE_X106Y51        FDRE (Setup_fdre_C_D)       -0.067    97.459    iCPU/regfile_inst/x6_reg[0]
  -------------------------------------------------------------------
                         required time                         97.459    
                         arrival time                         -21.951    
  -------------------------------------------------------------------
                         slack                                 75.508    

Slack (MET) :             75.540ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.300ns  (logic 3.750ns (15.432%)  route 20.550ns (84.568%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.566    21.919    iCPU/regfile_inst/rd_data[0]
    SLICE_X109Y52        FDRE                                         f  iCPU/regfile_inst/x4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X109Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[0]/C
                         clock pessimism              0.497    97.631    
                         clock uncertainty           -0.105    97.526    
    SLICE_X109Y52        FDRE (Setup_fdre_C_D)       -0.067    97.459    iCPU/regfile_inst/x4_reg[0]
  -------------------------------------------------------------------
                         required time                         97.459    
                         arrival time                         -21.919    
  -------------------------------------------------------------------
                         slack                                 75.540    

Slack (MET) :             75.546ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.280ns  (logic 3.750ns (15.445%)  route 20.530ns (84.555%))
  Logic Levels:           18  (LDCE=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    14.467 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    15.286    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.410 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    16.302    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    17.240    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.364 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    18.460    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.584 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    19.229    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    19.353 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.547    21.899    iCPU/regfile_inst/rd_data[0]
    SLICE_X107Y52        FDRE                                         f  iCPU/regfile_inst/x15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X107Y52        FDRE                                         r  iCPU/regfile_inst/x15_reg[0]/C
                         clock pessimism              0.497    97.631    
                         clock uncertainty           -0.105    97.526    
    SLICE_X107Y52        FDRE (Setup_fdre_C_D)       -0.081    97.445    iCPU/regfile_inst/x15_reg[0]
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                         -21.899    
  -------------------------------------------------------------------
                         slack                                 75.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iUART/utx/clk0
    SLICE_X96Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.673 r  iUART/utx/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.063    -0.610    iUART/utx/FSM_onehot_state_reg_n_1_[3]
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iUART/utx/clk0
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.439    -0.824    
    SLICE_X97Y44         FDCE (Hold_fdce_C_D)         0.046    -0.778    iUART/utx/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.576%)  route 0.127ns (47.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iSeg7/clk0
    SLICE_X95Y43         FDCE                                         r  iSeg7/seg_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.696 r  iSeg7/seg_com_reg[4]/Q
                         net (fo=10, routed)          0.127    -0.569    iSeg7/Q[4]
    SLICE_X95Y43         FDCE                                         r  iSeg7/seg_com_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iSeg7/clk0
    SLICE_X95Y43         FDCE                                         r  iSeg7/seg_com_reg[3]_lopt_replica/C
                         clock pessimism              0.426    -0.837    
    SLICE_X95Y43         FDCE (Hold_fdce_C_D)         0.047    -0.790    iSeg7/seg_com_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.601%)  route 0.155ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iUART/utx/clk0
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.696 r  iUART/utx/FSM_onehot_state_reg[7]/Q
                         net (fo=2, routed)           0.155    -0.541    iUART/utx/FSM_onehot_state_reg_n_1_[7]
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iUART/utx/clk0
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.426    -0.837    
    SLICE_X97Y44         FDCE (Hold_fdce_C_D)         0.075    -0.762    iUART/utx/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iUART/utx/clk0
    SLICE_X96Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.673 r  iUART/utx/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.122    -0.551    iUART/utx/FSM_onehot_state_reg_n_1_[9]
    SLICE_X96Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iUART/utx/clk0
    SLICE_X96Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.426    -0.837    
    SLICE_X96Y44         FDCE (Hold_fdce_C_D)         0.059    -0.778    iUART/utx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iUART/utx/clk0
    SLICE_X97Y45         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.696 r  iUART/utx/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.155    -0.541    iUART/utx/FSM_onehot_state_reg_n_1_[1]
    SLICE_X96Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iUART/utx/clk0
    SLICE_X96Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.442    -0.821    
    SLICE_X96Y44         FDCE (Hold_fdce_C_D)         0.052    -0.769    iUART/utx/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.547%)  route 0.197ns (51.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.597    -0.853    iUART/urx/clk0
    SLICE_X91Y70         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  iUART/urx/FSM_onehot_state_reg[9]/Q
                         net (fo=1, routed)           0.197    -0.515    iUART/urx/FSM_onehot_state_reg_n_1_[9]
    SLICE_X92Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.470 r  iUART/urx/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.470    iUART/urx/FSM_onehot_state[10]_i_1_n_1
    SLICE_X92Y70         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.865    -1.281    iUART/urx/clk0
    SLICE_X92Y70         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.462    -0.819    
    SLICE_X92Y70         FDCE (Hold_fdce_C_D)         0.120    -0.699    iUART/urx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.061%)  route 0.186ns (56.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iSeg7/clk0
    SLICE_X95Y43         FDCE                                         r  iSeg7/seg_com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.696 r  iSeg7/seg_com_reg[3]/Q
                         net (fo=10, routed)          0.186    -0.510    iSeg7/Q[3]
    SLICE_X94Y42         FDCE                                         r  iSeg7/seg_com_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.882    -1.264    iSeg7/clk0
    SLICE_X94Y42         FDCE                                         r  iSeg7/seg_com_reg[2]/C
                         clock pessimism              0.442    -0.822    
    SLICE_X94Y42         FDCE (Hold_fdce_C_D)         0.060    -0.762    iSeg7/seg_com_reg[2]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iUART/utx/clk0
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.696 r  iUART/utx/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.180    -0.516    iUART/utx/FSM_onehot_state_reg_n_1_[4]
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iUART/utx/clk0
    SLICE_X97Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.426    -0.837    
    SLICE_X97Y44         FDCE (Hold_fdce_C_D)         0.066    -0.771    iUART/utx/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.597    -0.853    iUART/urx/clk0
    SLICE_X92Y70         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.689 r  iUART/urx/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.174    -0.515    iUART/urx/FSM_onehot_state_reg_n_1_[10]
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.045    -0.470 r  iUART/urx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.470    iUART/urx/FSM_onehot_state[0]_i_1_n_1
    SLICE_X92Y70         FDPE                                         r  iUART/urx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.865    -1.281    iUART/urx/clk0
    SLICE_X92Y70         FDPE                                         r  iUART/urx/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X92Y70         FDPE (Hold_fdpe_C_D)         0.121    -0.732    iUART/urx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.606%)  route 0.212ns (50.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.613    -0.837    iUART/utx/clk0
    SLICE_X96Y44         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.673 r  iUART/utx/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.212    -0.461    iUART/utx/FSM_onehot_state_reg_n_1_[10]
    SLICE_X100Y45        LUT4 (Prop_lut4_I3_O)        0.045    -0.416 r  iUART/utx/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.416    iUART/utx/FSM_onehot_state[0]_i_1__0_n_1
    SLICE_X100Y45        FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iUART/utx/clk0
    SLICE_X100Y45        FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.463    -0.800    
    SLICE_X100Y45        FDPE (Hold_fdpe_C_D)         0.120    -0.680    iUART/utx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y52     iCPU/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y53     iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y53     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y53     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y54     iCPU/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y54     iCPU/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y54     iCPU/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y54     iCPU/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y52     iCPU/pc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y52     iCPU/pc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y54     iCPU/pc_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y54     iCPU/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y52     iCPU/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y52     iCPU/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y53     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y54     iCPU/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y54     iCPU/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y9      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y10     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y9      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y10     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.565ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.763ns  (logic 2.826ns (32.248%)  route 5.937ns (67.752%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.131 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          3.021    56.439    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X107Y60        FDRE                                         r  iCPU/regfile_inst/x13_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.681    97.132    iCPU/regfile_inst/clk0
    SLICE_X107Y60        FDRE                                         r  iCPU/regfile_inst/x13_reg[19]/C
                         clock pessimism              0.178    97.310    
                         clock uncertainty           -0.225    97.085    
    SLICE_X107Y60        FDRE (Setup_fdre_C_D)       -0.081    97.004    iCPU/regfile_inst/x13_reg[19]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                         -56.439    
  -------------------------------------------------------------------
                         slack                                 40.565    

Slack (MET) :             40.708ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.621ns  (logic 2.826ns (32.779%)  route 5.795ns (67.221%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.879    56.297    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X107Y58        FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.682    97.132    iCPU/regfile_inst/clk0
    SLICE_X107Y58        FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/C
                         clock pessimism              0.178    97.311    
                         clock uncertainty           -0.225    97.086    
    SLICE_X107Y58        FDRE (Setup_fdre_C_D)       -0.081    97.005    iCPU/regfile_inst/x7_reg[19]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                         -56.297    
  -------------------------------------------------------------------
                         slack                                 40.708    

Slack (MET) :             40.833ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.518ns  (logic 2.826ns (33.179%)  route 5.692ns (66.821%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.775    56.193    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X107Y55        FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y55        FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y55        FDRE (Setup_fdre_C_D)       -0.061    97.026    iCPU/regfile_inst/x30_reg[19]
  -------------------------------------------------------------------
                         required time                         97.026    
                         arrival time                         -56.193    
  -------------------------------------------------------------------
                         slack                                 40.833    

Slack (MET) :             41.022ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.323ns  (logic 2.826ns (33.955%)  route 5.497ns (66.045%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.580    55.998    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X107Y53        FDRE                                         r  iCPU/regfile_inst/x28_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y53        FDRE                                         r  iCPU/regfile_inst/x28_reg[19]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y53        FDRE (Setup_fdre_C_D)       -0.067    97.020    iCPU/regfile_inst/x28_reg[19]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                         -55.998    
  -------------------------------------------------------------------
                         slack                                 41.022    

Slack (MET) :             41.022ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.328ns  (logic 2.826ns (33.933%)  route 5.502ns (66.067%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.586    56.004    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X106Y55        FDRE                                         r  iCPU/regfile_inst/x23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X106Y55        FDRE                                         r  iCPU/regfile_inst/x23_reg[19]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)       -0.061    97.026    iCPU/regfile_inst/x23_reg[19]
  -------------------------------------------------------------------
                         required time                         97.026    
                         arrival time                         -56.004    
  -------------------------------------------------------------------
                         slack                                 41.022    

Slack (MET) :             41.168ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.177ns  (logic 2.826ns (34.562%)  route 5.351ns (65.438%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.434    55.852    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X109Y54        FDRE                                         r  iCPU/regfile_inst/x25_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X109Y54        FDRE                                         r  iCPU/regfile_inst/x25_reg[19]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X109Y54        FDRE (Setup_fdre_C_D)       -0.067    97.020    iCPU/regfile_inst/x25_reg[19]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                         -55.852    
  -------------------------------------------------------------------
                         slack                                 41.168    

Slack (MET) :             41.181ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.173ns  (logic 2.826ns (34.579%)  route 5.347ns (65.421%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.430    55.848    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X106Y54        FDRE                                         r  iCPU/regfile_inst/x19_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X106Y54        FDRE                                         r  iCPU/regfile_inst/x19_reg[19]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X106Y54        FDRE (Setup_fdre_C_D)       -0.058    97.029    iCPU/regfile_inst/x19_reg[19]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                         -55.848    
  -------------------------------------------------------------------
                         slack                                 41.181    

Slack (MET) :             41.239ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.998ns  (logic 2.826ns (35.336%)  route 5.172ns (64.664%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.821    52.069    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.193 f  iDec/x1[22]_i_3/O
                         net (fo=1, routed)           0.953    53.146    iCPU/regfile_inst/x31_reg[22]_0
    SLICE_X96Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.270 r  iCPU/regfile_inst/x1[22]_i_1/O
                         net (fo=31, routed)          2.403    55.673    iCPU/regfile_inst/x1[22]_i_1_n_1
    SLICE_X99Y63         FDRE                                         r  iCPU/regfile_inst/x1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.603    97.053    iCPU/regfile_inst/clk0
    SLICE_X99Y63         FDRE                                         r  iCPU/regfile_inst/x1_reg[22]/C
                         clock pessimism              0.178    97.232    
                         clock uncertainty           -0.225    97.007    
    SLICE_X99Y63         FDRE (Setup_fdre_C_D)       -0.095    96.912    iCPU/regfile_inst/x1_reg[22]
  -------------------------------------------------------------------
                         required time                         96.912    
                         arrival time                         -55.673    
  -------------------------------------------------------------------
                         slack                                 41.239    

Slack (MET) :             41.285ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.057ns  (logic 2.826ns (35.074%)  route 5.231ns (64.926%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.131 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          0.909    52.157    iDec/x1[31]_i_7_n_1
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.281 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           1.013    53.294    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X91Y54         LUT6 (Prop_lut6_I5_O)        0.124    53.418 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.315    55.733    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X109Y60        FDRE                                         r  iCPU/regfile_inst/x8_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.681    97.132    iCPU/regfile_inst/clk0
    SLICE_X109Y60        FDRE                                         r  iCPU/regfile_inst/x8_reg[19]/C
                         clock pessimism              0.178    97.310    
                         clock uncertainty           -0.225    97.085    
    SLICE_X109Y60        FDRE (Setup_fdre_C_D)       -0.067    97.018    iCPU/regfile_inst/x8_reg[19]
  -------------------------------------------------------------------
                         required time                         97.018    
                         arrival time                         -55.733    
  -------------------------------------------------------------------
                         slack                                 41.285    

Slack (MET) :             41.330ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.873ns  (logic 2.826ns (35.896%)  route 5.047ns (64.104%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns = ( 47.675 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.842    47.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.129 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.994    51.124    iDec/doutb[4]
    SLICE_X90Y51         LUT6 (Prop_lut6_I0_O)        0.124    51.248 f  iDec/x1[31]_i_7/O
                         net (fo=17, routed)          1.061    52.309    iDec/x1[31]_i_7_n_1
    SLICE_X91Y53         LUT6 (Prop_lut6_I0_O)        0.124    52.433 f  iDec/x1[21]_i_3/O
                         net (fo=1, routed)           0.937    53.370    iCPU/regfile_inst/x31_reg[21]_0
    SLICE_X91Y55         LUT6 (Prop_lut6_I5_O)        0.124    53.494 r  iCPU/regfile_inst/x1[21]_i_1/O
                         net (fo=31, routed)          2.054    55.548    iCPU/regfile_inst/x1[21]_i_1_n_1
    SLICE_X85Y63         FDRE                                         r  iCPU/regfile_inst/x22_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X85Y63         FDRE                                         r  iCPU/regfile_inst/x22_reg[21]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X85Y63         FDRE (Setup_fdre_C_D)       -0.067    96.878    iCPU/regfile_inst/x22_reg[21]
  -------------------------------------------------------------------
                         required time                         96.878    
                         arrival time                         -55.548    
  -------------------------------------------------------------------
                         slack                                 41.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.553ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.135ns  (logic 0.630ns (55.497%)  route 0.505ns (44.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.349    50.138    iCPU/regfile_inst/doutb[2]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.183 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.157    50.339    iCPU/regfile_inst/rd_data[6]
    SLICE_X93Y47         FDRE                                         r  iCPU/regfile_inst/x24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iCPU/regfile_inst/clk0
    SLICE_X93Y47         FDRE                                         r  iCPU/regfile_inst/x24_reg[6]/C
                         clock pessimism              0.755    -0.508    
                         clock uncertainty            0.225    -0.283    
    SLICE_X93Y47         FDRE (Hold_fdre_C_D)         0.070    -0.213    iCPU/regfile_inst/x24_reg[6]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          50.339    
  -------------------------------------------------------------------
                         slack                                 50.553    

Slack (MET) :             50.624ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.195ns  (logic 0.630ns (52.699%)  route 0.565ns (47.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.349    50.138    iCPU/regfile_inst/doutb[2]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.183 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.217    50.400    iCPU/regfile_inst/rd_data[6]
    SLICE_X92Y47         FDRE                                         r  iCPU/regfile_inst/x31_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iCPU/regfile_inst/clk0
    SLICE_X92Y47         FDRE                                         r  iCPU/regfile_inst/x31_reg[6]/C
                         clock pessimism              0.755    -0.508    
                         clock uncertainty            0.225    -0.283    
    SLICE_X92Y47         FDRE (Hold_fdre_C_D)         0.059    -0.224    iCPU/regfile_inst/x31_reg[6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          50.400    
  -------------------------------------------------------------------
                         slack                                 50.624    

Slack (MET) :             50.627ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.210ns  (logic 0.630ns (52.072%)  route 0.580ns (47.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.349    50.138    iCPU/regfile_inst/doutb[2]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.183 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.231    50.414    iCPU/regfile_inst/rd_data[6]
    SLICE_X93Y48         FDRE                                         r  iCPU/regfile_inst/x26_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iCPU/regfile_inst/clk0
    SLICE_X93Y48         FDRE                                         r  iCPU/regfile_inst/x26_reg[6]/C
                         clock pessimism              0.755    -0.508    
                         clock uncertainty            0.225    -0.283    
    SLICE_X93Y48         FDRE (Hold_fdre_C_D)         0.070    -0.213    iCPU/regfile_inst/x26_reg[6]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          50.414    
  -------------------------------------------------------------------
                         slack                                 50.627    

Slack (MET) :             50.628ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.192ns  (logic 0.630ns (52.842%)  route 0.562ns (47.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.348    50.137    iCPU/regfile_inst/doutb[1]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.182 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          0.214    50.396    iCPU/regfile_inst/rd_data[5]
    SLICE_X98Y46         FDRE                                         r  iCPU/regfile_inst/x15_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iCPU/regfile_inst/clk0
    SLICE_X98Y46         FDRE                                         r  iCPU/regfile_inst/x15_reg[5]/C
                         clock pessimism              0.755    -0.508    
                         clock uncertainty            0.225    -0.283    
    SLICE_X98Y46         FDRE (Hold_fdre_C_D)         0.052    -0.231    iCPU/regfile_inst/x15_reg[5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          50.396    
  -------------------------------------------------------------------
                         slack                                 50.628    

Slack (MET) :             50.648ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.675ns (55.012%)  route 0.552ns (44.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           0.333    50.122    iDec/doutb[7]
    SLICE_X89Y48         LUT6 (Prop_lut6_I5_O)        0.045    50.167 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.219    50.386    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X88Y48         LUT5 (Prop_lut5_I0_O)        0.045    50.431 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          0.000    50.431    iCPU/regfile_inst/rd_data[10]
    SLICE_X88Y48         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.859    -1.287    iCPU/regfile_inst/clk0
    SLICE_X88Y48         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/C
                         clock pessimism              0.755    -0.532    
                         clock uncertainty            0.225    -0.307    
    SLICE_X88Y48         FDRE (Hold_fdre_C_D)         0.091    -0.216    iCPU/regfile_inst/x30_reg[10]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          50.431    
  -------------------------------------------------------------------
                         slack                                 50.648    

Slack (MET) :             50.671ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.237ns  (logic 0.630ns (50.939%)  route 0.607ns (49.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.408    50.197    iCPU/regfile_inst/doutb[0]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.242 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.199    50.441    iCPU/regfile_inst/rd_data[4]
    SLICE_X100Y47        FDRE                                         r  iCPU/regfile_inst/x30_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.884    -1.262    iCPU/regfile_inst/clk0
    SLICE_X100Y47        FDRE                                         r  iCPU/regfile_inst/x30_reg[4]/C
                         clock pessimism              0.755    -0.507    
                         clock uncertainty            0.225    -0.282    
    SLICE_X100Y47        FDRE (Hold_fdre_C_D)         0.052    -0.230    iCPU/regfile_inst/x30_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          50.441    
  -------------------------------------------------------------------
                         slack                                 50.671    

Slack (MET) :             50.699ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.269ns  (logic 0.630ns (49.636%)  route 0.639ns (50.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.349    50.138    iCPU/regfile_inst/doutb[2]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.183 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.291    50.473    iCPU/regfile_inst/rd_data[6]
    SLICE_X90Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.882    -1.264    iCPU/regfile_inst/clk0
    SLICE_X90Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[6]/C
                         clock pessimism              0.755    -0.509    
                         clock uncertainty            0.225    -0.284    
    SLICE_X90Y48         FDRE (Hold_fdre_C_D)         0.059    -0.225    iCPU/regfile_inst/x25_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          50.473    
  -------------------------------------------------------------------
                         slack                                 50.699    

Slack (MET) :             50.719ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.277ns  (logic 0.630ns (49.319%)  route 0.647ns (50.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.349    50.138    iCPU/regfile_inst/doutb[2]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.183 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.299    50.482    iCPU/regfile_inst/rd_data[6]
    SLICE_X87Y47         FDRE                                         r  iCPU/regfile_inst/x28_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.859    -1.287    iCPU/regfile_inst/clk0
    SLICE_X87Y47         FDRE                                         r  iCPU/regfile_inst/x28_reg[6]/C
                         clock pessimism              0.755    -0.532    
                         clock uncertainty            0.225    -0.307    
    SLICE_X87Y47         FDRE (Hold_fdre_C_D)         0.070    -0.237    iCPU/regfile_inst/x28_reg[6]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          50.482    
  -------------------------------------------------------------------
                         slack                                 50.719    

Slack (MET) :             50.751ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.335ns  (logic 0.630ns (47.204%)  route 0.705ns (52.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.796ns = ( 49.204 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.654    49.204    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.789 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.349    50.138    iCPU/regfile_inst/doutb[2]
    SLICE_X92Y47         LUT6 (Prop_lut6_I0_O)        0.045    50.183 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.356    50.539    iCPU/regfile_inst/rd_data[6]
    SLICE_X95Y48         FDRE                                         r  iCPU/regfile_inst/x17_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.884    -1.262    iCPU/regfile_inst/clk0
    SLICE_X95Y48         FDRE                                         r  iCPU/regfile_inst/x17_reg[6]/C
                         clock pessimism              0.755    -0.507    
                         clock uncertainty            0.225    -0.282    
    SLICE_X95Y48         FDRE (Hold_fdre_C_D)         0.070    -0.212    iCPU/regfile_inst/x17_reg[6]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          50.539    
  -------------------------------------------------------------------
                         slack                                 50.751    

Slack (MET) :             50.762ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.331ns  (logic 0.675ns (50.700%)  route 0.656ns (49.300%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.801ns = ( 49.199 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.649    49.199    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585    49.784 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.330    50.115    iDec/doutb[13]
    SLICE_X91Y53         LUT6 (Prop_lut6_I5_O)        0.045    50.160 f  iDec/x1[16]_i_3/O
                         net (fo=1, routed)           0.050    50.210    iCPU/regfile_inst/x31_reg[16]_0
    SLICE_X91Y53         LUT6 (Prop_lut6_I5_O)        0.045    50.255 r  iCPU/regfile_inst/x1[16]_i_1/O
                         net (fo=31, routed)          0.276    50.531    iCPU/regfile_inst/x1[16]_i_1_n_1
    SLICE_X93Y56         FDRE                                         r  iCPU/regfile_inst/x29_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.876    -1.270    iCPU/regfile_inst/clk0
    SLICE_X93Y56         FDRE                                         r  iCPU/regfile_inst/x29_reg[16]/C
                         clock pessimism              0.755    -0.515    
                         clock uncertainty            0.225    -0.290    
    SLICE_X93Y56         FDRE (Hold_fdre_C_D)         0.059    -0.231    iCPU/regfile_inst/x29_reg[16]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          50.531    
  -------------------------------------------------------------------
                         slack                                 50.762    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.648ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.630ns  (logic 5.686ns (19.860%)  route 22.944ns (80.140%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.889    51.307    iCPU/regfile_inst/rd_data[0]
    SLICE_X105Y55        FDRE                                         f  iCPU/regfile_inst/x29_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X105Y55        FDRE                                         r  iCPU/regfile_inst/x29_reg[0]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X105Y55        FDRE (Setup_fdre_C_D)       -0.058    96.955    iCPU/regfile_inst/x29_reg[0]
  -------------------------------------------------------------------
                         required time                         96.955    
                         arrival time                         -51.307    
  -------------------------------------------------------------------
                         slack                                 45.648    

Slack (MET) :             45.665ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.626ns  (logic 5.686ns (19.863%)  route 22.940ns (80.137%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.886    51.303    iCPU/regfile_inst/rd_data[0]
    SLICE_X104Y55        FDRE                                         f  iCPU/regfile_inst/x24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X104Y55        FDRE                                         r  iCPU/regfile_inst/x24_reg[0]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X104Y55        FDRE (Setup_fdre_C_D)       -0.045    96.968    iCPU/regfile_inst/x24_reg[0]
  -------------------------------------------------------------------
                         required time                         96.968    
                         arrival time                         -51.303    
  -------------------------------------------------------------------
                         slack                                 45.665    

Slack (MET) :             45.775ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.514ns  (logic 5.686ns (19.941%)  route 22.828ns (80.059%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.773    51.190    iCPU/regfile_inst/rd_data[0]
    SLICE_X104Y54        FDRE                                         f  iCPU/regfile_inst/x8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X104Y54        FDRE                                         r  iCPU/regfile_inst/x8_reg[0]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X104Y54        FDRE (Setup_fdre_C_D)       -0.047    96.966    iCPU/regfile_inst/x8_reg[0]
  -------------------------------------------------------------------
                         required time                         96.966    
                         arrival time                         -51.190    
  -------------------------------------------------------------------
                         slack                                 45.775    

Slack (MET) :             45.874ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.480ns  (logic 5.686ns (19.965%)  route 22.794ns (80.035%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.739    51.156    iCPU/regfile_inst/rd_data[0]
    SLICE_X106Y52        FDRE                                         f  iCPU/regfile_inst/x12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X106Y52        FDRE                                         r  iCPU/regfile_inst/x12_reg[0]/C
                         clock pessimism              0.178    97.313    
                         clock uncertainty           -0.225    97.088    
    SLICE_X106Y52        FDRE (Setup_fdre_C_D)       -0.058    97.030    iCPU/regfile_inst/x12_reg[0]
  -------------------------------------------------------------------
                         required time                         97.030    
                         arrival time                         -51.156    
  -------------------------------------------------------------------
                         slack                                 45.874    

Slack (MET) :             45.884ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.496ns  (logic 5.686ns (19.954%)  route 22.810ns (80.046%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.755    51.172    iCPU/regfile_inst/rd_data[0]
    SLICE_X108Y52        FDRE                                         f  iCPU/regfile_inst/x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X108Y52        FDRE                                         r  iCPU/regfile_inst/x1_reg[0]/C
                         clock pessimism              0.178    97.313    
                         clock uncertainty           -0.225    97.088    
    SLICE_X108Y52        FDRE (Setup_fdre_C_D)       -0.031    97.057    iCPU/regfile_inst/x1_reg[0]
  -------------------------------------------------------------------
                         required time                         97.057    
                         arrival time                         -51.172    
  -------------------------------------------------------------------
                         slack                                 45.884    

Slack (MET) :             45.903ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.477ns  (logic 5.686ns (19.967%)  route 22.791ns (80.033%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.736    51.153    iCPU/regfile_inst/rd_data[0]
    SLICE_X108Y50        FDRE                                         f  iCPU/regfile_inst/x19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X108Y50        FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/C
                         clock pessimism              0.178    97.313    
                         clock uncertainty           -0.225    97.088    
    SLICE_X108Y50        FDRE (Setup_fdre_C_D)       -0.031    97.057    iCPU/regfile_inst/x19_reg[0]
  -------------------------------------------------------------------
                         required time                         97.057    
                         arrival time                         -51.153    
  -------------------------------------------------------------------
                         slack                                 45.903    

Slack (MET) :             45.920ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.349ns  (logic 5.686ns (20.057%)  route 22.663ns (79.943%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.609    51.026    iCPU/regfile_inst/rd_data[0]
    SLICE_X105Y54        FDRE                                         f  iCPU/regfile_inst/x25_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X105Y54        FDRE                                         r  iCPU/regfile_inst/x25_reg[0]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X105Y54        FDRE (Setup_fdre_C_D)       -0.067    96.946    iCPU/regfile_inst/x25_reg[0]
  -------------------------------------------------------------------
                         required time                         96.946    
                         arrival time                         -51.026    
  -------------------------------------------------------------------
                         slack                                 45.920    

Slack (MET) :             46.006ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.339ns  (logic 5.686ns (20.065%)  route 22.653ns (79.935%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.598    51.015    iCPU/regfile_inst/rd_data[0]
    SLICE_X106Y51        FDRE                                         f  iCPU/regfile_inst/x6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X106Y51        FDRE                                         r  iCPU/regfile_inst/x6_reg[0]/C
                         clock pessimism              0.178    97.313    
                         clock uncertainty           -0.225    97.088    
    SLICE_X106Y51        FDRE (Setup_fdre_C_D)       -0.067    97.021    iCPU/regfile_inst/x6_reg[0]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                         -51.015    
  -------------------------------------------------------------------
                         slack                                 46.006    

Slack (MET) :             46.038ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.307ns  (logic 5.686ns (20.087%)  route 22.621ns (79.913%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.566    50.983    iCPU/regfile_inst/rd_data[0]
    SLICE_X109Y52        FDRE                                         f  iCPU/regfile_inst/x4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X109Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[0]/C
                         clock pessimism              0.178    97.313    
                         clock uncertainty           -0.225    97.088    
    SLICE_X109Y52        FDRE (Setup_fdre_C_D)       -0.067    97.021    iCPU/regfile_inst/x4_reg[0]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                         -50.983    
  -------------------------------------------------------------------
                         slack                                 46.038    

Slack (MET) :             46.043ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.287ns  (logic 5.686ns (20.101%)  route 22.601ns (79.899%))
  Logic Levels:           18  (LDCE=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.324ns = ( 22.676 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE (SetClr_ldce_CLR_Q)     0.898    43.531 f  iDec/cs_uart_reg/Q
                         net (fo=25, routed)          0.819    44.350    iDec/cs_uart
    SLICE_X90Y53         LUT5 (Prop_lut5_I2_O)        0.124    44.474 r  iDec/x1[0]_i_13/O
                         net (fo=1, routed)           0.893    45.367    iCPU/regfile_inst/x1[0]_i_10_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I5_O)        0.124    45.491 r  iCPU/regfile_inst/x1[0]_i_12/O
                         net (fo=1, routed)           0.813    46.304    iCPU/regfile_inst/x1[0]_i_12_n_1
    SLICE_X88Y51         LUT6 (Prop_lut6_I4_O)        0.124    46.428 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=1, routed)           1.096    47.524    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I4_O)        0.124    47.648 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.645    48.293    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I3_O)        0.124    48.417 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.547    50.964    iCPU/regfile_inst/rd_data[0]
    SLICE_X107Y52        FDRE                                         f  iCPU/regfile_inst/x15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    97.134    iCPU/regfile_inst/clk0
    SLICE_X107Y52        FDRE                                         r  iCPU/regfile_inst/x15_reg[0]/C
                         clock pessimism              0.178    97.313    
                         clock uncertainty           -0.225    97.088    
    SLICE_X107Y52        FDRE (Setup_fdre_C_D)       -0.081    97.007    iCPU/regfile_inst/x15_reg[0]
  -------------------------------------------------------------------
                         required time                         97.007    
                         arrival time                         -50.964    
  -------------------------------------------------------------------
                         slack                                 46.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.656ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.211ns  (logic 0.630ns (52.029%)  route 0.581ns (47.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648    24.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=4, routed)           0.311    25.094    iCPU/regfile_inst/douta[26]
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.045    25.139 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          0.270    25.409    iCPU/regfile_inst/x1[26]_i_1_n_1
    SLICE_X95Y62         FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.873    -1.273    iCPU/regfile_inst/clk0
    SLICE_X95Y62         FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/C
                         clock pessimism              0.755    -0.518    
                         clock uncertainty            0.225    -0.293    
    SLICE_X95Y62         FDRE (Hold_fdre_C_D)         0.047    -0.246    iCPU/regfile_inst/x15_reg[26]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          25.409    
  -------------------------------------------------------------------
                         slack                                 25.656    

Slack (MET) :             25.677ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.124ns  (logic 0.630ns (56.030%)  route 0.494ns (43.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655    24.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=34, routed)          0.364    25.154    iCPU/regfile_inst/douta[10]
    SLICE_X89Y46         LUT6 (Prop_lut6_I5_O)        0.045    25.199 r  iCPU/regfile_inst/x9[11]_i_1/O
                         net (fo=32, routed)          0.130    25.330    iCPU/regfile_inst/x9
    SLICE_X89Y46         FDRE                                         r  iCPU/regfile_inst/x9_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.858    -1.288    iCPU/regfile_inst/clk0
    SLICE_X89Y46         FDRE                                         r  iCPU/regfile_inst/x9_reg[7]/C
                         clock pessimism              0.755    -0.533    
                         clock uncertainty            0.225    -0.308    
    SLICE_X89Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.347    iCPU/regfile_inst/x9_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          25.330    
  -------------------------------------------------------------------
                         slack                                 25.677    

Slack (MET) :             25.677ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.124ns  (logic 0.630ns (56.030%)  route 0.494ns (43.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655    24.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=34, routed)          0.364    25.154    iCPU/regfile_inst/douta[10]
    SLICE_X89Y46         LUT6 (Prop_lut6_I5_O)        0.045    25.199 r  iCPU/regfile_inst/x9[11]_i_1/O
                         net (fo=32, routed)          0.130    25.330    iCPU/regfile_inst/x9
    SLICE_X89Y46         FDRE                                         r  iCPU/regfile_inst/x9_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.858    -1.288    iCPU/regfile_inst/clk0
    SLICE_X89Y46         FDRE                                         r  iCPU/regfile_inst/x9_reg[8]/C
                         clock pessimism              0.755    -0.533    
                         clock uncertainty            0.225    -0.308    
    SLICE_X89Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.347    iCPU/regfile_inst/x9_reg[8]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          25.330    
  -------------------------------------------------------------------
                         slack                                 25.677    

Slack (MET) :             25.677ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.124ns  (logic 0.630ns (56.030%)  route 0.494ns (43.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655    24.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=34, routed)          0.364    25.154    iCPU/regfile_inst/douta[10]
    SLICE_X89Y46         LUT6 (Prop_lut6_I5_O)        0.045    25.199 r  iCPU/regfile_inst/x9[11]_i_1/O
                         net (fo=32, routed)          0.130    25.330    iCPU/regfile_inst/x9
    SLICE_X89Y46         FDRE                                         r  iCPU/regfile_inst/x9_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.858    -1.288    iCPU/regfile_inst/clk0
    SLICE_X89Y46         FDRE                                         r  iCPU/regfile_inst/x9_reg[9]/C
                         clock pessimism              0.755    -0.533    
                         clock uncertainty            0.225    -0.308    
    SLICE_X89Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.347    iCPU/regfile_inst/x9_reg[9]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          25.330    
  -------------------------------------------------------------------
                         slack                                 25.677    

Slack (MET) :             25.685ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.274ns  (logic 0.630ns (49.460%)  route 0.644ns (50.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648    24.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=49, routed)          0.369    25.153    iCPU/regfile_inst/douta[23]
    SLICE_X99Y51         LUT6 (Prop_lut6_I4_O)        0.045    25.198 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.274    25.472    iGPIO/D[4]
    SLICE_X95Y44         FDRE                                         r  iGPIO/HEX2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iGPIO/clk0
    SLICE_X95Y44         FDRE                                         r  iGPIO/HEX2_reg[4]/C
                         clock pessimism              0.755    -0.508    
                         clock uncertainty            0.225    -0.283    
    SLICE_X95Y44         FDRE (Hold_fdre_C_D)         0.070    -0.213    iGPIO/HEX2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          25.472    
  -------------------------------------------------------------------
                         slack                                 25.685    

Slack (MET) :             25.690ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.275ns  (logic 0.630ns (49.409%)  route 0.645ns (50.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648    24.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=4, routed)           0.311    25.094    iCPU/regfile_inst/douta[26]
    SLICE_X90Y56         LUT6 (Prop_lut6_I2_O)        0.045    25.139 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          0.334    25.473    iCPU/regfile_inst/x1[26]_i_1_n_1
    SLICE_X98Y62         FDRE                                         r  iCPU/regfile_inst/x12_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.874    -1.272    iCPU/regfile_inst/clk0
    SLICE_X98Y62         FDRE                                         r  iCPU/regfile_inst/x12_reg[26]/C
                         clock pessimism              0.755    -0.517    
                         clock uncertainty            0.225    -0.292    
    SLICE_X98Y62         FDRE (Hold_fdre_C_D)         0.076    -0.216    iCPU/regfile_inst/x12_reg[26]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          25.473    
  -------------------------------------------------------------------
                         slack                                 25.690    

Slack (MET) :             25.690ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.139ns  (logic 0.630ns (55.332%)  route 0.509ns (44.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655    24.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=33, routed)          0.426    25.216    iCPU/regfile_inst/douta[11]
    SLICE_X84Y48         LUT6 (Prop_lut6_I4_O)        0.045    25.261 r  iCPU/regfile_inst/x25[11]_i_1/O
                         net (fo=32, routed)          0.083    25.344    iCPU/regfile_inst/x25
    SLICE_X84Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.859    -1.287    iCPU/regfile_inst/clk0
    SLICE_X84Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[2]/C
                         clock pessimism              0.755    -0.532    
                         clock uncertainty            0.225    -0.307    
    SLICE_X84Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    iCPU/regfile_inst/x25_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          25.344    
  -------------------------------------------------------------------
                         slack                                 25.690    

Slack (MET) :             25.690ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.139ns  (logic 0.630ns (55.332%)  route 0.509ns (44.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655    24.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=33, routed)          0.426    25.216    iCPU/regfile_inst/douta[11]
    SLICE_X84Y48         LUT6 (Prop_lut6_I4_O)        0.045    25.261 r  iCPU/regfile_inst/x25[11]_i_1/O
                         net (fo=32, routed)          0.083    25.344    iCPU/regfile_inst/x25
    SLICE_X84Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.859    -1.287    iCPU/regfile_inst/clk0
    SLICE_X84Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[8]/C
                         clock pessimism              0.755    -0.532    
                         clock uncertainty            0.225    -0.307    
    SLICE_X84Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    iCPU/regfile_inst/x25_reg[8]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          25.344    
  -------------------------------------------------------------------
                         slack                                 25.690    

Slack (MET) :             25.690ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.139ns  (logic 0.630ns (55.332%)  route 0.509ns (44.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.795ns = ( 24.205 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655    24.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=33, routed)          0.426    25.216    iCPU/regfile_inst/douta[11]
    SLICE_X84Y48         LUT6 (Prop_lut6_I4_O)        0.045    25.261 r  iCPU/regfile_inst/x25[11]_i_1/O
                         net (fo=32, routed)          0.083    25.344    iCPU/regfile_inst/x25
    SLICE_X84Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.859    -1.287    iCPU/regfile_inst/clk0
    SLICE_X84Y48         FDRE                                         r  iCPU/regfile_inst/x25_reg[9]/C
                         clock pessimism              0.755    -0.532    
                         clock uncertainty            0.225    -0.307    
    SLICE_X84Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.346    iCPU/regfile_inst/x25_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          25.344    
  -------------------------------------------------------------------
                         slack                                 25.690    

Slack (MET) :             25.692ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.274ns  (logic 0.630ns (49.460%)  route 0.644ns (50.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648    24.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=49, routed)          0.369    25.153    iCPU/regfile_inst/douta[23]
    SLICE_X99Y51         LUT6 (Prop_lut6_I4_O)        0.045    25.198 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.274    25.472    iGPIO/D[4]
    SLICE_X94Y44         FDRE                                         r  iGPIO/HEX0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.883    -1.263    iGPIO/clk0
    SLICE_X94Y44         FDRE                                         r  iGPIO/HEX0_reg[4]/C
                         clock pessimism              0.755    -0.508    
                         clock uncertainty            0.225    -0.283    
    SLICE_X94Y44         FDRE (Hold_fdre_C_D)         0.063    -0.220    iGPIO/HEX0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          25.472    
  -------------------------------------------------------------------
                         slack                                 25.692    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.217ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x27_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.668ns  (logic 2.357ns (22.094%)  route 8.311ns (77.906%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/regfile_inst/clk0
    SLICE_X98Y53         FDRE                                         r  iCPU/regfile_inst/x27_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  iCPU/regfile_inst/x27_reg[3]/Q
                         net (fo=2, routed)           0.967    -0.897    iCPU/regfile_inst/x27_reg_n_1_[3]
    SLICE_X97Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.773 f  iCPU/regfile_inst/iMEM_i_661/O
                         net (fo=1, routed)           0.000    -0.773    iCPU/regfile_inst/iMEM_i_661_n_1
    SLICE_X97Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.561 f  iCPU/regfile_inst/iMEM_i_366/O
                         net (fo=1, routed)           0.872     0.312    iCPU/regfile_inst/iMEM_i_366_n_1
    SLICE_X96Y49         LUT6 (Prop_lut6_I0_O)        0.299     0.611 f  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=12, routed)          1.163     1.773    iCPU/regfile_inst/write_data[2]
    SLICE_X87Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.897 r  iCPU/regfile_inst/iMEM_i_84/O
                         net (fo=86, routed)          0.995     2.892    iCPU/regfile_inst/iMEM_i_84_n_1
    SLICE_X88Y54         LUT5 (Prop_lut5_I3_O)        0.152     3.044 f  iCPU/regfile_inst/iMEM_i_441/O
                         net (fo=4, routed)           0.847     3.891    iCPU/regfile_inst/iMEM_i_441_n_1
    SLICE_X87Y53         LUT6 (Prop_lut6_I2_O)        0.326     4.217 r  iCPU/regfile_inst/iMEM_i_199/O
                         net (fo=4, routed)           0.461     4.678    iCPU/regfile_inst/iMEM_i_199_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.802 r  iCPU/regfile_inst/iMEM_i_206/O
                         net (fo=2, routed)           0.997     5.799    iCPU/regfile_inst/iMEM_i_206_n_1
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.152     5.951 r  iCPU/regfile_inst/iMEM_i_77/O
                         net (fo=1, routed)           0.957     6.908    iCPU/regfile_inst/iMEM_i_77_n_1
    SLICE_X83Y53         LUT6 (Prop_lut6_I4_O)        0.326     7.234 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=11, routed)          1.052     8.286    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 38.217    

Slack (MET) :             38.436ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.448ns  (logic 1.995ns (19.095%)  route 8.453ns (80.905%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y51        FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.478    -1.903 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           0.992    -0.911    iCPU/regfile_inst/x5_reg_n_1_[4]
    SLICE_X101Y52        LUT6 (Prop_lut6_I3_O)        0.295    -0.616 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.803     0.187    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.124     0.311 r  iCPU/regfile_inst/iMEM_i_469/O
                         net (fo=1, routed)           0.500     0.811    iCPU/regfile_inst/iMEM_i_469_n_1
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.935 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=83, routed)          1.764     2.699    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.152     2.851 r  iCPU/regfile_inst/x1[31]_i_24/O
                         net (fo=5, routed)           0.516     3.367    iCPU/regfile_inst/x1[31]_i_24_n_1
    SLICE_X84Y61         LUT5 (Prop_lut5_I4_O)        0.326     3.693 f  iCPU/regfile_inst/iMEM_i_690/O
                         net (fo=5, routed)           0.967     4.661    iCPU/regfile_inst/iMEM_i_690_n_1
    SLICE_X84Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.785 f  iCPU/regfile_inst/iMEM_i_401/O
                         net (fo=1, routed)           0.571     5.356    iCPU/regfile_inst/iMEM_i_401_n_1
    SLICE_X84Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.480 r  iCPU/regfile_inst/iMEM_i_156/O
                         net (fo=1, routed)           0.816     6.296    iCPU/regfile_inst/iMEM_i_156_n_1
    SLICE_X86Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.420 r  iCPU/regfile_inst/iMEM_i_52/O
                         net (fo=1, routed)           0.282     6.702    iCPU/regfile_inst/iMEM_i_52_n_1
    SLICE_X86Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.826 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           1.241     8.067    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 38.436    

Slack (MET) :             38.538ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x27_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 2.357ns (22.817%)  route 7.973ns (77.183%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/regfile_inst/clk0
    SLICE_X98Y53         FDRE                                         r  iCPU/regfile_inst/x27_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.864 f  iCPU/regfile_inst/x27_reg[3]/Q
                         net (fo=2, routed)           0.967    -0.897    iCPU/regfile_inst/x27_reg_n_1_[3]
    SLICE_X97Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.773 f  iCPU/regfile_inst/iMEM_i_661/O
                         net (fo=1, routed)           0.000    -0.773    iCPU/regfile_inst/iMEM_i_661_n_1
    SLICE_X97Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.561 f  iCPU/regfile_inst/iMEM_i_366/O
                         net (fo=1, routed)           0.872     0.312    iCPU/regfile_inst/iMEM_i_366_n_1
    SLICE_X96Y49         LUT6 (Prop_lut6_I0_O)        0.299     0.611 f  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=12, routed)          1.163     1.773    iCPU/regfile_inst/write_data[2]
    SLICE_X87Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.897 r  iCPU/regfile_inst/iMEM_i_84/O
                         net (fo=86, routed)          0.995     2.892    iCPU/regfile_inst/iMEM_i_84_n_1
    SLICE_X88Y54         LUT5 (Prop_lut5_I3_O)        0.152     3.044 f  iCPU/regfile_inst/iMEM_i_441/O
                         net (fo=4, routed)           0.847     3.891    iCPU/regfile_inst/iMEM_i_441_n_1
    SLICE_X87Y53         LUT6 (Prop_lut6_I2_O)        0.326     4.217 r  iCPU/regfile_inst/iMEM_i_199/O
                         net (fo=4, routed)           0.461     4.678    iCPU/regfile_inst/iMEM_i_199_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.802 r  iCPU/regfile_inst/iMEM_i_206/O
                         net (fo=2, routed)           0.997     5.799    iCPU/regfile_inst/iMEM_i_206_n_1
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.152     5.951 r  iCPU/regfile_inst/iMEM_i_77/O
                         net (fo=1, routed)           0.957     6.908    iCPU/regfile_inst/iMEM_i_77_n_1
    SLICE_X83Y53         LUT6 (Prop_lut6_I4_O)        0.326     7.234 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=11, routed)          0.714     7.948    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.648    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.277    
                         clock uncertainty           -0.225    47.052    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.486    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.486    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                 38.538    

Slack (MET) :             38.548ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.146ns  (logic 2.478ns (24.423%)  route 7.668ns (75.577%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y51        FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.478    -1.903 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           0.992    -0.911    iCPU/regfile_inst/x5_reg_n_1_[4]
    SLICE_X101Y52        LUT6 (Prop_lut6_I3_O)        0.295    -0.616 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.803     0.187    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.124     0.311 r  iCPU/regfile_inst/iMEM_i_469/O
                         net (fo=1, routed)           0.500     0.811    iCPU/regfile_inst/iMEM_i_469_n_1
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.935 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=83, routed)          1.810     2.745    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X85Y59         LUT2 (Prop_lut2_I0_O)        0.152     2.897 f  iCPU/regfile_inst/iMEM_i_723/O
                         net (fo=5, routed)           0.701     3.598    iCPU/regfile_inst/iMEM_i_723_n_1
    SLICE_X84Y59         LUT5 (Prop_lut5_I4_O)        0.332     3.930 f  iCPU/regfile_inst/iMEM_i_433/O
                         net (fo=4, routed)           0.319     4.250    iCPU/regfile_inst/iMEM_i_433_n_1
    SLICE_X84Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.374 f  iCPU/regfile_inst/iMEM_i_413/O
                         net (fo=3, routed)           1.013     5.387    iCPU/regfile_inst/iMEM_i_413_n_1
    SLICE_X81Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.511 r  iCPU/regfile_inst/iMEM_i_422/O
                         net (fo=1, routed)           0.000     5.511    iCPU/regfile_inst/iMEM_i_422_n_1
    SLICE_X81Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     5.728 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=1, routed)           0.328     6.055    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.299     6.354 r  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.000     6.354    iCPU/regfile_inst/iMEM_i_60_n_1
    SLICE_X82Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.563 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.202     7.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.648    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.277    
                         clock uncertainty           -0.225    47.052    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.739    46.313    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.313    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                 38.548    

Slack (MET) :             38.577ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 2.478ns (24.453%)  route 7.656ns (75.547%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y51        FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.478    -1.903 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           0.992    -0.911    iCPU/regfile_inst/x5_reg_n_1_[4]
    SLICE_X101Y52        LUT6 (Prop_lut6_I3_O)        0.295    -0.616 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.803     0.187    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.124     0.311 r  iCPU/regfile_inst/iMEM_i_469/O
                         net (fo=1, routed)           0.500     0.811    iCPU/regfile_inst/iMEM_i_469_n_1
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.935 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=83, routed)          1.810     2.745    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X85Y59         LUT2 (Prop_lut2_I0_O)        0.152     2.897 f  iCPU/regfile_inst/iMEM_i_723/O
                         net (fo=5, routed)           0.701     3.598    iCPU/regfile_inst/iMEM_i_723_n_1
    SLICE_X84Y59         LUT5 (Prop_lut5_I4_O)        0.332     3.930 f  iCPU/regfile_inst/iMEM_i_433/O
                         net (fo=4, routed)           0.319     4.250    iCPU/regfile_inst/iMEM_i_433_n_1
    SLICE_X84Y58         LUT5 (Prop_lut5_I0_O)        0.124     4.374 f  iCPU/regfile_inst/iMEM_i_413/O
                         net (fo=3, routed)           1.013     5.387    iCPU/regfile_inst/iMEM_i_413_n_1
    SLICE_X81Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.511 r  iCPU/regfile_inst/iMEM_i_422/O
                         net (fo=1, routed)           0.000     5.511    iCPU/regfile_inst/iMEM_i_422_n_1
    SLICE_X81Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     5.728 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=1, routed)           0.328     6.055    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.299     6.354 r  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.000     6.354    iCPU/regfile_inst/iMEM_i_60_n_1
    SLICE_X82Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     6.563 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.189     7.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.739    46.330    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.330    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 38.577    

Slack (MET) :             38.584ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.300ns  (logic 1.995ns (19.370%)  route 8.305ns (80.630%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y51        FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.478    -1.903 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           0.992    -0.911    iCPU/regfile_inst/x5_reg_n_1_[4]
    SLICE_X101Y52        LUT6 (Prop_lut6_I3_O)        0.295    -0.616 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.803     0.187    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.124     0.311 r  iCPU/regfile_inst/iMEM_i_469/O
                         net (fo=1, routed)           0.500     0.811    iCPU/regfile_inst/iMEM_i_469_n_1
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.935 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=83, routed)          1.764     2.699    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.152     2.851 r  iCPU/regfile_inst/x1[31]_i_24/O
                         net (fo=5, routed)           0.516     3.367    iCPU/regfile_inst/x1[31]_i_24_n_1
    SLICE_X84Y61         LUT5 (Prop_lut5_I4_O)        0.326     3.693 f  iCPU/regfile_inst/iMEM_i_690/O
                         net (fo=5, routed)           0.964     4.657    iCPU/regfile_inst/iMEM_i_690_n_1
    SLICE_X81Y58         LUT3 (Prop_lut3_I2_O)        0.124     4.781 f  iCPU/regfile_inst/iMEM_i_434/O
                         net (fo=3, routed)           0.453     5.234    iCPU/regfile_inst/iMEM_i_434_n_1
    SLICE_X80Y56         LUT5 (Prop_lut5_I4_O)        0.124     5.358 f  iCPU/regfile_inst/iMEM_i_180/O
                         net (fo=2, routed)           0.450     5.808    iCPU/regfile_inst/iMEM_i_180_n_1
    SLICE_X81Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.932 f  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           0.645     6.577    iCPU/regfile_inst/iMEM_i_64_n_1
    SLICE_X81Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.701 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=5, routed)           1.218     7.919    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 38.584    

Slack (MET) :             38.658ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x31_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 1.800ns (17.601%)  route 8.427ns (82.399%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/regfile_inst/clk0
    SLICE_X97Y51         FDRE                                         r  iCPU/regfile_inst/x31_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.926 r  iCPU/regfile_inst/x31_reg[3]/Q
                         net (fo=2, routed)           1.092    -0.834    iCPU/regfile_inst/x31_reg_n_1_[3]
    SLICE_X97Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.710 r  iCPU/regfile_inst/iMEM_i_470/O
                         net (fo=1, routed)           0.781     0.071    iCPU/regfile_inst/iMEM_i_470_n_1
    SLICE_X96Y49         LUT6 (Prop_lut6_I0_O)        0.124     0.195 f  iCPU/regfile_inst/iMEM_i_216/O
                         net (fo=1, routed)           0.563     0.758    iCPU/regfile_inst/iMEM_i_216_n_1
    SLICE_X95Y49         LUT6 (Prop_lut6_I0_O)        0.124     0.882 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=9, routed)           1.707     2.589    iCPU/regfile_inst/iMEM_i_83_n_1
    SLICE_X81Y58         LUT2 (Prop_lut2_I1_O)        0.124     2.713 f  iCPU/regfile_inst/iMEM_i_458/O
                         net (fo=6, routed)           0.606     3.319    iCPU/regfile_inst/iMEM_i_458_n_1
    SLICE_X80Y57         LUT4 (Prop_lut4_I3_O)        0.150     3.469 f  iCPU/regfile_inst/x1[18]_i_18/O
                         net (fo=3, routed)           0.369     3.838    iCPU/regfile_inst/x1[18]_i_18_n_1
    SLICE_X81Y57         LUT5 (Prop_lut5_I3_O)        0.326     4.164 f  iCPU/regfile_inst/x1[14]_i_12/O
                         net (fo=5, routed)           0.891     5.055    iCPU/regfile_inst/x1[14]_i_12_n_1
    SLICE_X83Y55         LUT3 (Prop_lut3_I0_O)        0.124     5.179 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=2, routed)           0.414     5.592    iCPU/regfile_inst/iMEM_i_150_n_1
    SLICE_X83Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.716 r  iCPU/regfile_inst/iMEM_i_57/O
                         net (fo=1, routed)           0.956     6.672    iCPU/regfile_inst/iMEM_i_57_n_1
    SLICE_X86Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.796 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=5, routed)           1.049     7.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 38.658    

Slack (MET) :             38.689ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x11_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 1.448ns (14.309%)  route 8.672ns (85.691%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.861    -2.306    iCPU/regfile_inst/clk0
    SLICE_X107Y59        FDRE                                         r  iCPU/regfile_inst/x11_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  iCPU/regfile_inst/x11_reg[22]/Q
                         net (fo=2, routed)           1.114    -0.736    iCPU/regfile_inst/x11_reg_n_1_[22]
    SLICE_X107Y59        LUT6 (Prop_lut6_I0_O)        0.124    -0.612 r  iCPU/regfile_inst/x1[22]_i_20/O
                         net (fo=1, routed)           0.877     0.265    iCPU/regfile_inst/x1[22]_i_20_n_1
    SLICE_X103Y60        LUT6 (Prop_lut6_I1_O)        0.124     0.389 f  iCPU/regfile_inst/x1[22]_i_14/O
                         net (fo=1, routed)           0.563     0.953    iCPU/regfile_inst/x1[22]_i_14_n_1
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.124     1.077 r  iCPU/regfile_inst/x1[22]_i_11/O
                         net (fo=7, routed)           1.970     3.046    iCPU/regfile_inst/x1[22]_i_11_n_1
    SLICE_X84Y60         LUT6 (Prop_lut6_I3_O)        0.124     3.170 f  iCPU/regfile_inst/iMEM_i_453/O
                         net (fo=4, routed)           1.311     4.481    iCPU/regfile_inst/iMEM_i_453_n_1
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.605 r  iCPU/regfile_inst/iMEM_i_220/O
                         net (fo=2, routed)           0.712     5.317    iCPU/regfile_inst/iMEM_i_220_n_1
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.441 r  iCPU/regfile_inst/iMEM_i_214/O
                         net (fo=1, routed)           0.453     5.894    iCPU/regfile_inst/iMEM_i_214_n_1
    SLICE_X85Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.018 r  iCPU/regfile_inst/iMEM_i_82/O
                         net (fo=2, routed)           0.496     6.514    iCPU/regfile_inst/iMEM_i_82_n_1
    SLICE_X85Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.638 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=10, routed)          1.175     7.814    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 38.689    

Slack (MET) :             38.732ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.152ns  (logic 1.877ns (18.488%)  route 8.275ns (81.512%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y51        FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.478    -1.903 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           0.992    -0.911    iCPU/regfile_inst/x5_reg_n_1_[4]
    SLICE_X101Y52        LUT6 (Prop_lut6_I3_O)        0.295    -0.616 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.803     0.187    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.124     0.311 r  iCPU/regfile_inst/iMEM_i_469/O
                         net (fo=1, routed)           0.500     0.811    iCPU/regfile_inst/iMEM_i_469_n_1
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.935 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=83, routed)          1.810     2.745    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X85Y59         LUT2 (Prop_lut2_I0_O)        0.152     2.897 f  iCPU/regfile_inst/iMEM_i_723/O
                         net (fo=5, routed)           0.701     3.598    iCPU/regfile_inst/iMEM_i_723_n_1
    SLICE_X84Y59         LUT5 (Prop_lut5_I4_O)        0.332     3.930 f  iCPU/regfile_inst/iMEM_i_433/O
                         net (fo=4, routed)           0.898     4.828    iCPU/regfile_inst/iMEM_i_433_n_1
    SLICE_X81Y56         LUT6 (Prop_lut6_I4_O)        0.124     4.952 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=2, routed)           0.487     5.439    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X82Y53         LUT5 (Prop_lut5_I3_O)        0.124     5.563 f  iCPU/regfile_inst/iMEM_i_72/O
                         net (fo=1, routed)           0.569     6.132    iCPU/regfile_inst/iMEM_i_72_n_1
    SLICE_X82Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.256 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=5, routed)           1.515     7.771    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 38.732    

Slack (MET) :             38.758ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 1.995ns (19.733%)  route 8.115ns (80.267%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y51        FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.478    -1.903 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           0.992    -0.911    iCPU/regfile_inst/x5_reg_n_1_[4]
    SLICE_X101Y52        LUT6 (Prop_lut6_I3_O)        0.295    -0.616 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.803     0.187    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X103Y51        LUT6 (Prop_lut6_I3_O)        0.124     0.311 r  iCPU/regfile_inst/iMEM_i_469/O
                         net (fo=1, routed)           0.500     0.811    iCPU/regfile_inst/iMEM_i_469_n_1
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.935 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=83, routed)          1.764     2.699    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.152     2.851 r  iCPU/regfile_inst/x1[31]_i_24/O
                         net (fo=5, routed)           0.516     3.367    iCPU/regfile_inst/x1[31]_i_24_n_1
    SLICE_X84Y61         LUT5 (Prop_lut5_I4_O)        0.326     3.693 f  iCPU/regfile_inst/iMEM_i_690/O
                         net (fo=5, routed)           0.967     4.661    iCPU/regfile_inst/iMEM_i_690_n_1
    SLICE_X84Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.785 f  iCPU/regfile_inst/iMEM_i_401/O
                         net (fo=1, routed)           0.571     5.356    iCPU/regfile_inst/iMEM_i_401_n_1
    SLICE_X84Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.480 r  iCPU/regfile_inst/iMEM_i_156/O
                         net (fo=1, routed)           0.816     6.296    iCPU/regfile_inst/iMEM_i_156_n_1
    SLICE_X86Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.420 r  iCPU/regfile_inst/iMEM_i_52/O
                         net (fo=1, routed)           0.282     6.702    iCPU/regfile_inst/iMEM_i_52_n_1
    SLICE_X86Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.826 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           0.903     7.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.648    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.277    
                         clock uncertainty           -0.225    47.052    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.486    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.486    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 38.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.933ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.845ns  (logic 0.356ns (42.128%)  route 0.489ns (57.872%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 99.141 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.591    99.141    iCPU/regfile_inst/clk0
    SLICE_X87Y49         FDRE                                         r  iCPU/regfile_inst/x3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.141    99.282 r  iCPU/regfile_inst/x3_reg[7]/Q
                         net (fo=2, routed)           0.117    99.399    iCPU/regfile_inst/x3_reg_n_1_[7]
    SLICE_X86Y48         LUT5 (Prop_lut5_I0_O)        0.045    99.444 r  iCPU/regfile_inst/iMEM_i_342/O
                         net (fo=2, routed)           0.000    99.444    iCPU/regfile_inst/iMEM_i_342_n_1
    SLICE_X86Y48         MUXF7 (Prop_muxf7_I0_O)      0.062    99.506 r  iCPU/regfile_inst/iMEM_i_126/O
                         net (fo=1, routed)           0.098    99.604    iCPU/regfile_inst/iMEM_i_126_n_1
    SLICE_X89Y47         LUT6 (Prop_lut6_I3_O)        0.108    99.712 r  iCPU/regfile_inst/iMEM_i_39/O
                         net (fo=2, routed)           0.274    99.986    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                          99.986    
  -------------------------------------------------------------------
                         slack                                 49.933    

Slack (MET) :             49.945ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x8_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.859ns  (logic 0.356ns (41.448%)  route 0.503ns (58.552%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.589    99.139    iCPU/regfile_inst/clk0
    SLICE_X85Y45         FDRE                                         r  iCPU/regfile_inst/x8_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y45         FDRE (Prop_fdre_C_Q)         0.141    99.280 r  iCPU/regfile_inst/x8_reg[10]/Q
                         net (fo=2, routed)           0.138    99.418    iCPU/regfile_inst/x8_reg_n_1_[10]
    SLICE_X83Y45         LUT6 (Prop_lut6_I5_O)        0.045    99.463 r  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=2, routed)           0.000    99.463    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X83Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    99.525 r  iCPU/regfile_inst/iMEM_i_114/O
                         net (fo=1, routed)           0.099    99.624    iCPU/regfile_inst/iMEM_i_114_n_1
    SLICE_X85Y46         LUT6 (Prop_lut6_I3_O)        0.108    99.732 r  iCPU/regfile_inst/iMEM_i_36/O
                         net (fo=1, routed)           0.266    99.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                          99.998    
  -------------------------------------------------------------------
                         slack                                 49.945    

Slack (MET) :             49.978ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x21_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.892ns  (logic 0.358ns (40.115%)  route 0.534ns (59.885%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.589    99.139    iCPU/regfile_inst/clk0
    SLICE_X83Y45         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y45         FDRE (Prop_fdre_C_Q)         0.141    99.280 r  iCPU/regfile_inst/x21_reg[8]/Q
                         net (fo=2, routed)           0.121    99.401    iCPU/regfile_inst/x21_reg_n_1_[8]
    SLICE_X82Y46         LUT6 (Prop_lut6_I3_O)        0.045    99.446 r  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=2, routed)           0.000    99.446    iCPU/regfile_inst/iMEM_i_333_n_1
    SLICE_X82Y46         MUXF7 (Prop_muxf7_I1_O)      0.064    99.510 r  iCPU/regfile_inst/iMEM_i_121/O
                         net (fo=1, routed)           0.162    99.672    iCPU/regfile_inst/iMEM_i_121_n_1
    SLICE_X86Y46         LUT6 (Prop_lut6_I1_O)        0.108    99.780 r  iCPU/regfile_inst/iMEM_i_38/O
                         net (fo=1, routed)           0.252   100.031    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         100.031    
  -------------------------------------------------------------------
                         slack                                 49.978    

Slack (MET) :             49.988ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.902ns  (logic 0.359ns (39.821%)  route 0.543ns (60.179%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 99.140 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.590    99.140    iCPU/regfile_inst/clk0
    SLICE_X89Y44         FDRE                                         r  iCPU/regfile_inst/x5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y44         FDRE (Prop_fdre_C_Q)         0.141    99.281 r  iCPU/regfile_inst/x5_reg[9]/Q
                         net (fo=2, routed)           0.109    99.390    iCPU/regfile_inst/x5_reg_n_1_[9]
    SLICE_X88Y44         LUT6 (Prop_lut6_I3_O)        0.045    99.435 r  iCPU/regfile_inst/iMEM_i_329/O
                         net (fo=2, routed)           0.000    99.435    iCPU/regfile_inst/iMEM_i_329_n_1
    SLICE_X88Y44         MUXF7 (Prop_muxf7_I1_O)      0.065    99.500 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=1, routed)           0.118    99.618    iCPU/regfile_inst/iMEM_i_119_n_1
    SLICE_X88Y45         LUT6 (Prop_lut6_I5_O)        0.108    99.726 r  iCPU/regfile_inst/iMEM_i_37/O
                         net (fo=1, routed)           0.315   100.041    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         100.041    
  -------------------------------------------------------------------
                         slack                                 49.988    

Slack (MET) :             49.989ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x15_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.885ns  (logic 0.382ns (43.177%)  route 0.503ns (56.823%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/regfile_inst/clk0
    SLICE_X98Y54         FDRE                                         r  iCPU/regfile_inst/x15_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164    99.322 r  iCPU/regfile_inst/x15_reg[11]/Q
                         net (fo=2, routed)           0.093    99.415    iCPU/regfile_inst/x15_reg_n_1_[11]
    SLICE_X99Y54         LUT6 (Prop_lut6_I0_O)        0.045    99.460 r  iCPU/regfile_inst/iMEM_i_652/O
                         net (fo=1, routed)           0.000    99.460    iCPU/regfile_inst/iMEM_i_652_n_1
    SLICE_X99Y54         MUXF7 (Prop_muxf7_I1_O)      0.065    99.525 r  iCPU/regfile_inst/iMEM_i_313/O
                         net (fo=1, routed)           0.109    99.634    iCPU/regfile_inst/iMEM_i_313_n_1
    SLICE_X99Y53         LUT6 (Prop_lut6_I5_O)        0.108    99.742 r  iCPU/regfile_inst/iMEM_i_111/O
                         net (fo=3, routed)           0.301   100.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         100.043    
  -------------------------------------------------------------------
                         slack                                 49.989    

Slack (MET) :             50.010ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x15_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.901ns  (logic 0.382ns (42.383%)  route 0.519ns (57.617%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 48.773 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/regfile_inst/clk0
    SLICE_X100Y56        FDRE                                         r  iCPU/regfile_inst/x15_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDRE (Prop_fdre_C_Q)         0.164    99.322 r  iCPU/regfile_inst/x15_reg[18]/Q
                         net (fo=2, routed)           0.138    99.459    iCPU/regfile_inst/x15_reg_n_1_[18]
    SLICE_X99Y55         LUT6 (Prop_lut6_I0_O)        0.045    99.504 r  iCPU/regfile_inst/iMEM_i_594/O
                         net (fo=1, routed)           0.000    99.504    iCPU/regfile_inst/iMEM_i_594_n_1
    SLICE_X99Y55         MUXF7 (Prop_muxf7_I1_O)      0.065    99.569 r  iCPU/regfile_inst/iMEM_i_284/O
                         net (fo=1, routed)           0.098    99.667    iCPU/regfile_inst/iMEM_i_284_n_1
    SLICE_X101Y55        LUT6 (Prop_lut6_I3_O)        0.108    99.775 r  iCPU/regfile_inst/iMEM_i_104/O
                         net (fo=4, routed)           0.284   100.059    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.919    48.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.528    
                         clock uncertainty            0.225    49.753    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.049    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.049    
                         arrival time                         100.059    
  -------------------------------------------------------------------
                         slack                                 50.010    

Slack (MET) :             50.017ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x20_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.908ns  (logic 0.358ns (39.411%)  route 0.550ns (60.589%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 48.773 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/regfile_inst/clk0
    SLICE_X99Y56         FDRE                                         r  iCPU/regfile_inst/x20_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y56         FDRE (Prop_fdre_C_Q)         0.141    99.299 r  iCPU/regfile_inst/x20_reg[16]/Q
                         net (fo=2, routed)           0.099    99.398    iCPU/regfile_inst/x20_reg_n_1_[16]
    SLICE_X98Y56         LUT6 (Prop_lut6_I5_O)        0.045    99.443 r  iCPU/regfile_inst/iMEM_i_608/O
                         net (fo=1, routed)           0.000    99.443    iCPU/regfile_inst/iMEM_i_608_n_1
    SLICE_X98Y56         MUXF7 (Prop_muxf7_I1_O)      0.064    99.507 r  iCPU/regfile_inst/iMEM_i_291/O
                         net (fo=1, routed)           0.117    99.624    iCPU/regfile_inst/iMEM_i_291_n_1
    SLICE_X96Y56         LUT6 (Prop_lut6_I1_O)        0.108    99.732 r  iCPU/regfile_inst/iMEM_i_106/O
                         net (fo=3, routed)           0.334   100.066    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.919    48.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.528    
                         clock uncertainty            0.225    49.753    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.049    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.049    
                         arrival time                         100.066    
  -------------------------------------------------------------------
                         slack                                 50.017    

Slack (MET) :             50.035ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x16_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.954ns  (logic 0.356ns (37.308%)  route 0.598ns (62.692%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 99.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.584    99.134    iCPU/regfile_inst/clk0
    SLICE_X81Y51         FDRE                                         r  iCPU/regfile_inst/x16_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y51         FDRE (Prop_fdre_C_Q)         0.141    99.275 r  iCPU/regfile_inst/x16_reg[14]/Q
                         net (fo=2, routed)           0.127    99.402    iCPU/regfile_inst/x16_reg_n_1_[14]
    SLICE_X82Y51         LUT6 (Prop_lut6_I5_O)        0.045    99.447 r  iCPU/regfile_inst/iMEM_i_623/O
                         net (fo=1, routed)           0.000    99.447    iCPU/regfile_inst/iMEM_i_623_n_1
    SLICE_X82Y51         MUXF7 (Prop_muxf7_I0_O)      0.062    99.509 r  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.114    99.622    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X82Y50         LUT6 (Prop_lut6_I1_O)        0.108    99.730 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=3, routed)           0.358   100.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[14]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         100.088    
  -------------------------------------------------------------------
                         slack                                 50.035    

Slack (MET) :             50.040ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.929ns  (logic 0.356ns (38.313%)  route 0.573ns (61.687%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 99.164 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.614    99.164    iCPU/regfile_inst/clk0
    SLICE_X95Y49         FDRE                                         r  iCPU/regfile_inst/x10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.141    99.305 r  iCPU/regfile_inst/x10_reg[3]/Q
                         net (fo=2, routed)           0.103    99.408    iCPU/regfile_inst/x10_reg_n_1_[3]
    SLICE_X94Y49         LUT6 (Prop_lut6_I1_O)        0.045    99.453 r  iCPU/regfile_inst/iMEM_i_665/O
                         net (fo=1, routed)           0.000    99.453    iCPU/regfile_inst/iMEM_i_665_n_1
    SLICE_X94Y49         MUXF7 (Prop_muxf7_I0_O)      0.062    99.515 r  iCPU/regfile_inst/iMEM_i_368/O
                         net (fo=1, routed)           0.189    99.704    iCPU/regfile_inst/iMEM_i_368_n_1
    SLICE_X96Y49         LUT6 (Prop_lut6_I3_O)        0.108    99.812 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=12, routed)          0.281   100.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         100.093    
  -------------------------------------------------------------------
                         slack                                 50.040    

Slack (MET) :             50.041ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x23_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.960ns  (logic 0.359ns (37.390%)  route 0.601ns (62.610%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 48.773 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 99.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.580    99.130    iCPU/regfile_inst/clk0
    SLICE_X85Y62         FDRE                                         r  iCPU/regfile_inst/x23_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.141    99.271 r  iCPU/regfile_inst/x23_reg[31]/Q
                         net (fo=2, routed)           0.070    99.340    iCPU/regfile_inst/x23_reg_n_1_[31]
    SLICE_X84Y62         LUT6 (Prop_lut6_I0_O)        0.045    99.385 r  iCPU/regfile_inst/iMEM_i_486/O
                         net (fo=1, routed)           0.000    99.385    iCPU/regfile_inst/iMEM_i_486_n_1
    SLICE_X84Y62         MUXF7 (Prop_muxf7_I1_O)      0.065    99.450 r  iCPU/regfile_inst/iMEM_i_230/O
                         net (fo=1, routed)           0.261    99.712    iCPU/regfile_inst/iMEM_i_230_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I0_O)        0.108    99.820 r  iCPU/regfile_inst/iMEM_i_91/O
                         net (fo=4, routed)           0.270   100.090    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.919    48.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.528    
                         clock uncertainty            0.225    49.753    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.049    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.049    
                         arrival time                         100.090    
  -------------------------------------------------------------------
                         slack                                 50.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.256ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.591ns  (logic 4.068ns (29.932%)  route 9.523ns (70.068%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.377    27.487    iCPU/regfile_inst/douta[21]
    SLICE_X107Y46        LUT6 (Prop_lut6_I2_O)        0.124    27.611 f  iCPU/regfile_inst/iMEM_i_684/O
                         net (fo=1, routed)           0.000    27.611    iCPU/regfile_inst/iMEM_i_684_n_1
    SLICE_X107Y46        MUXF7 (Prop_muxf7_I1_O)      0.217    27.828 f  iCPU/regfile_inst/iMEM_i_377/O
                         net (fo=1, routed)           0.881    28.710    iCPU/regfile_inst/iMEM_i_377_n_1
    SLICE_X105Y47        LUT6 (Prop_lut6_I5_O)        0.299    29.009 f  iCPU/regfile_inst/iMEM_i_139/O
                         net (fo=12, routed)          1.364    30.373    iCPU/regfile_inst/write_data[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.497 r  iCPU/regfile_inst/pc_next_reg[1]_i_4/O
                         net (fo=86, routed)          0.819    31.317    iCPU/regfile_inst/pc_next_reg[1]_i_4_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124    31.441 f  iCPU/regfile_inst/iMEM_i_442/O
                         net (fo=4, routed)           0.614    32.054    iCPU/regfile_inst/iMEM_i_442_n_1
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124    32.178 r  iCPU/regfile_inst/iMEM_i_199/O
                         net (fo=4, routed)           0.461    32.639    iCPU/regfile_inst/iMEM_i_199_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124    32.763 r  iCPU/regfile_inst/iMEM_i_206/O
                         net (fo=2, routed)           0.997    33.760    iCPU/regfile_inst/iMEM_i_206_n_1
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.152    33.912 r  iCPU/regfile_inst/iMEM_i_77/O
                         net (fo=1, routed)           0.957    34.869    iCPU/regfile_inst/iMEM_i_77_n_1
    SLICE_X83Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.195 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=11, routed)          1.052    36.247    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                         -36.247    
  -------------------------------------------------------------------
                         slack                                 10.256    

Slack (MET) :             10.447ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.399ns  (logic 3.446ns (25.718%)  route 9.953ns (74.282%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.627    27.737    iCPU/regfile_inst/douta[16]
    SLICE_X106Y59        LUT6 (Prop_lut6_I2_O)        0.124    27.861 r  iCPU/regfile_inst/x1[22]_i_19/O
                         net (fo=1, routed)           0.646    28.507    iCPU/regfile_inst/x1[22]_i_19_n_1
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.124    28.631 f  iCPU/regfile_inst/x1[22]_i_14/O
                         net (fo=1, routed)           0.563    29.195    iCPU/regfile_inst/x1[22]_i_14_n_1
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.319 r  iCPU/regfile_inst/x1[22]_i_11/O
                         net (fo=7, routed)           1.970    31.288    iCPU/regfile_inst/x1[22]_i_11_n_1
    SLICE_X84Y60         LUT6 (Prop_lut6_I3_O)        0.124    31.412 f  iCPU/regfile_inst/iMEM_i_453/O
                         net (fo=4, routed)           1.311    32.723    iCPU/regfile_inst/iMEM_i_453_n_1
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    32.847 r  iCPU/regfile_inst/iMEM_i_220/O
                         net (fo=2, routed)           0.712    33.560    iCPU/regfile_inst/iMEM_i_220_n_1
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    33.684 r  iCPU/regfile_inst/iMEM_i_214/O
                         net (fo=1, routed)           0.453    34.136    iCPU/regfile_inst/iMEM_i_214_n_1
    SLICE_X85Y55         LUT5 (Prop_lut5_I2_O)        0.124    34.260 r  iCPU/regfile_inst/iMEM_i_82/O
                         net (fo=2, routed)           0.496    34.757    iCPU/regfile_inst/iMEM_i_82_n_1
    SLICE_X85Y53         LUT6 (Prop_lut6_I5_O)        0.124    34.881 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=10, routed)          1.175    36.056    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                         -36.056    
  -------------------------------------------------------------------
                         slack                                 10.447    

Slack (MET) :             10.483ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.364ns  (logic 3.798ns (28.420%)  route 9.566ns (71.580%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.627    27.737    iCPU/regfile_inst/douta[16]
    SLICE_X106Y59        LUT6 (Prop_lut6_I2_O)        0.124    27.861 r  iCPU/regfile_inst/x1[22]_i_19/O
                         net (fo=1, routed)           0.646    28.507    iCPU/regfile_inst/x1[22]_i_19_n_1
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.124    28.631 f  iCPU/regfile_inst/x1[22]_i_14/O
                         net (fo=1, routed)           0.563    29.195    iCPU/regfile_inst/x1[22]_i_14_n_1
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.319 r  iCPU/regfile_inst/x1[22]_i_11/O
                         net (fo=7, routed)           1.336    30.655    iCPU/regfile_inst/x1[22]_i_11_n_1
    SLICE_X84Y60         LUT2 (Prop_lut2_I1_O)        0.150    30.805 r  iCPU/regfile_inst/x1[31]_i_24/O
                         net (fo=5, routed)           0.516    31.321    iCPU/regfile_inst/x1[31]_i_24_n_1
    SLICE_X84Y61         LUT5 (Prop_lut5_I4_O)        0.326    31.647 f  iCPU/regfile_inst/iMEM_i_690/O
                         net (fo=5, routed)           0.967    32.614    iCPU/regfile_inst/iMEM_i_690_n_1
    SLICE_X84Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.738 f  iCPU/regfile_inst/iMEM_i_401/O
                         net (fo=1, routed)           0.571    33.309    iCPU/regfile_inst/iMEM_i_401_n_1
    SLICE_X84Y55         LUT6 (Prop_lut6_I1_O)        0.124    33.433 r  iCPU/regfile_inst/iMEM_i_156/O
                         net (fo=1, routed)           0.816    34.249    iCPU/regfile_inst/iMEM_i_156_n_1
    SLICE_X86Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.373 r  iCPU/regfile_inst/iMEM_i_52/O
                         net (fo=1, routed)           0.282    34.655    iCPU/regfile_inst/iMEM_i_52_n_1
    SLICE_X86Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.779 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           1.241    36.020    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                         -36.020    
  -------------------------------------------------------------------
                         slack                                 10.483    

Slack (MET) :             10.508ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.339ns  (logic 4.068ns (30.497%)  route 9.271ns (69.503%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.377    27.487    iCPU/regfile_inst/douta[21]
    SLICE_X107Y46        LUT6 (Prop_lut6_I2_O)        0.124    27.611 f  iCPU/regfile_inst/iMEM_i_684/O
                         net (fo=1, routed)           0.000    27.611    iCPU/regfile_inst/iMEM_i_684_n_1
    SLICE_X107Y46        MUXF7 (Prop_muxf7_I1_O)      0.217    27.828 f  iCPU/regfile_inst/iMEM_i_377/O
                         net (fo=1, routed)           0.881    28.710    iCPU/regfile_inst/iMEM_i_377_n_1
    SLICE_X105Y47        LUT6 (Prop_lut6_I5_O)        0.299    29.009 f  iCPU/regfile_inst/iMEM_i_139/O
                         net (fo=12, routed)          1.364    30.373    iCPU/regfile_inst/write_data[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.497 r  iCPU/regfile_inst/pc_next_reg[1]_i_4/O
                         net (fo=86, routed)          0.819    31.317    iCPU/regfile_inst/pc_next_reg[1]_i_4_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124    31.441 r  iCPU/regfile_inst/iMEM_i_442/O
                         net (fo=4, routed)           1.116    32.556    iCPU/regfile_inst/iMEM_i_442_n_1
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.680 f  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=8, routed)           0.346    33.026    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X86Y54         LUT5 (Prop_lut5_I4_O)        0.124    33.150 r  iCPU/regfile_inst/iMEM_i_163/O
                         net (fo=1, routed)           0.680    33.830    iCPU/regfile_inst/iMEM_i_163_n_1
    SLICE_X86Y54         LUT5 (Prop_lut5_I4_O)        0.150    33.980 r  iCPU/regfile_inst/iMEM_i_55/O
                         net (fo=2, routed)           0.638    34.619    iCPU/regfile_inst/iMEM_i_55_n_1
    SLICE_X86Y53         LUT6 (Prop_lut6_I3_O)        0.328    34.947 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=5, routed)           1.049    35.996    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                         -35.996    
  -------------------------------------------------------------------
                         slack                                 10.508    

Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.111ns  (logic 3.923ns (29.922%)  route 9.188ns (70.078%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.377    27.487    iCPU/regfile_inst/douta[21]
    SLICE_X107Y46        LUT6 (Prop_lut6_I2_O)        0.124    27.611 f  iCPU/regfile_inst/iMEM_i_684/O
                         net (fo=1, routed)           0.000    27.611    iCPU/regfile_inst/iMEM_i_684_n_1
    SLICE_X107Y46        MUXF7 (Prop_muxf7_I1_O)      0.217    27.828 f  iCPU/regfile_inst/iMEM_i_377/O
                         net (fo=1, routed)           0.881    28.710    iCPU/regfile_inst/iMEM_i_377_n_1
    SLICE_X105Y47        LUT6 (Prop_lut6_I5_O)        0.299    29.009 f  iCPU/regfile_inst/iMEM_i_139/O
                         net (fo=12, routed)          1.364    30.373    iCPU/regfile_inst/write_data[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.497 r  iCPU/regfile_inst/pc_next_reg[1]_i_4/O
                         net (fo=86, routed)          0.819    31.317    iCPU/regfile_inst/pc_next_reg[1]_i_4_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124    31.441 f  iCPU/regfile_inst/iMEM_i_442/O
                         net (fo=4, routed)           1.116    32.556    iCPU/regfile_inst/iMEM_i_442_n_1
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.680 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=8, routed)           0.833    33.514    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X85Y54         LUT4 (Prop_lut4_I1_O)        0.124    33.638 r  iCPU/regfile_inst/iMEM_i_171/O
                         net (fo=2, routed)           0.595    34.232    iCPU/regfile_inst/iMEM_i_171_n_1
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124    34.356 r  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.000    34.356    iCPU/regfile_inst/iMEM_i_60_n_1
    SLICE_X82Y54         MUXF7 (Prop_muxf7_I0_O)      0.209    34.565 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.202    35.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.648    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.277    
                         clock uncertainty           -0.225    47.052    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.739    46.313    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.313    
                         arrival time                         -35.767    
  -------------------------------------------------------------------
                         slack                                 10.546    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.098ns  (logic 3.923ns (29.951%)  route 9.175ns (70.049%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.377    27.487    iCPU/regfile_inst/douta[21]
    SLICE_X107Y46        LUT6 (Prop_lut6_I2_O)        0.124    27.611 f  iCPU/regfile_inst/iMEM_i_684/O
                         net (fo=1, routed)           0.000    27.611    iCPU/regfile_inst/iMEM_i_684_n_1
    SLICE_X107Y46        MUXF7 (Prop_muxf7_I1_O)      0.217    27.828 f  iCPU/regfile_inst/iMEM_i_377/O
                         net (fo=1, routed)           0.881    28.710    iCPU/regfile_inst/iMEM_i_377_n_1
    SLICE_X105Y47        LUT6 (Prop_lut6_I5_O)        0.299    29.009 f  iCPU/regfile_inst/iMEM_i_139/O
                         net (fo=12, routed)          1.364    30.373    iCPU/regfile_inst/write_data[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.497 r  iCPU/regfile_inst/pc_next_reg[1]_i_4/O
                         net (fo=86, routed)          0.819    31.317    iCPU/regfile_inst/pc_next_reg[1]_i_4_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124    31.441 f  iCPU/regfile_inst/iMEM_i_442/O
                         net (fo=4, routed)           1.116    32.556    iCPU/regfile_inst/iMEM_i_442_n_1
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.680 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=8, routed)           0.833    33.514    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X85Y54         LUT4 (Prop_lut4_I1_O)        0.124    33.638 r  iCPU/regfile_inst/iMEM_i_171/O
                         net (fo=2, routed)           0.595    34.232    iCPU/regfile_inst/iMEM_i_171_n_1
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124    34.356 r  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.000    34.356    iCPU/regfile_inst/iMEM_i_60_n_1
    SLICE_X82Y54         MUXF7 (Prop_muxf7_I0_O)      0.209    34.565 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.189    35.755    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.739    46.330    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.330    
                         arrival time                         -35.755    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.253ns  (logic 4.068ns (30.696%)  route 9.185ns (69.304%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.377    27.487    iCPU/regfile_inst/douta[21]
    SLICE_X107Y46        LUT6 (Prop_lut6_I2_O)        0.124    27.611 f  iCPU/regfile_inst/iMEM_i_684/O
                         net (fo=1, routed)           0.000    27.611    iCPU/regfile_inst/iMEM_i_684_n_1
    SLICE_X107Y46        MUXF7 (Prop_muxf7_I1_O)      0.217    27.828 f  iCPU/regfile_inst/iMEM_i_377/O
                         net (fo=1, routed)           0.881    28.710    iCPU/regfile_inst/iMEM_i_377_n_1
    SLICE_X105Y47        LUT6 (Prop_lut6_I5_O)        0.299    29.009 f  iCPU/regfile_inst/iMEM_i_139/O
                         net (fo=12, routed)          1.364    30.373    iCPU/regfile_inst/write_data[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.497 r  iCPU/regfile_inst/pc_next_reg[1]_i_4/O
                         net (fo=86, routed)          0.819    31.317    iCPU/regfile_inst/pc_next_reg[1]_i_4_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124    31.441 f  iCPU/regfile_inst/iMEM_i_442/O
                         net (fo=4, routed)           0.614    32.054    iCPU/regfile_inst/iMEM_i_442_n_1
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124    32.178 r  iCPU/regfile_inst/iMEM_i_199/O
                         net (fo=4, routed)           0.461    32.639    iCPU/regfile_inst/iMEM_i_199_n_1
    SLICE_X84Y53         LUT5 (Prop_lut5_I1_O)        0.124    32.763 r  iCPU/regfile_inst/iMEM_i_206/O
                         net (fo=2, routed)           0.997    33.760    iCPU/regfile_inst/iMEM_i_206_n_1
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.152    33.912 r  iCPU/regfile_inst/iMEM_i_77/O
                         net (fo=1, routed)           0.957    34.869    iCPU/regfile_inst/iMEM_i_77_n_1
    SLICE_X83Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.195 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=11, routed)          0.714    35.909    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.648    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.277    
                         clock uncertainty           -0.225    47.052    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.486    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.486    
                         arrival time                         -35.909    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.631ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.216ns  (logic 3.798ns (28.739%)  route 9.418ns (71.261%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.627    27.737    iCPU/regfile_inst/douta[16]
    SLICE_X106Y59        LUT6 (Prop_lut6_I2_O)        0.124    27.861 r  iCPU/regfile_inst/x1[22]_i_19/O
                         net (fo=1, routed)           0.646    28.507    iCPU/regfile_inst/x1[22]_i_19_n_1
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.124    28.631 f  iCPU/regfile_inst/x1[22]_i_14/O
                         net (fo=1, routed)           0.563    29.195    iCPU/regfile_inst/x1[22]_i_14_n_1
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.319 r  iCPU/regfile_inst/x1[22]_i_11/O
                         net (fo=7, routed)           1.336    30.655    iCPU/regfile_inst/x1[22]_i_11_n_1
    SLICE_X84Y60         LUT2 (Prop_lut2_I1_O)        0.150    30.805 r  iCPU/regfile_inst/x1[31]_i_24/O
                         net (fo=5, routed)           0.516    31.321    iCPU/regfile_inst/x1[31]_i_24_n_1
    SLICE_X84Y61         LUT5 (Prop_lut5_I4_O)        0.326    31.647 f  iCPU/regfile_inst/iMEM_i_690/O
                         net (fo=5, routed)           0.964    32.610    iCPU/regfile_inst/iMEM_i_690_n_1
    SLICE_X81Y58         LUT3 (Prop_lut3_I2_O)        0.124    32.734 f  iCPU/regfile_inst/iMEM_i_434/O
                         net (fo=3, routed)           0.453    33.188    iCPU/regfile_inst/iMEM_i_434_n_1
    SLICE_X80Y56         LUT5 (Prop_lut5_I4_O)        0.124    33.312 f  iCPU/regfile_inst/iMEM_i_180/O
                         net (fo=2, routed)           0.450    33.761    iCPU/regfile_inst/iMEM_i_180_n_1
    SLICE_X81Y53         LUT5 (Prop_lut5_I0_O)        0.124    33.885 f  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           0.645    34.530    iCPU/regfile_inst/iMEM_i_64_n_1
    SLICE_X81Y53         LUT6 (Prop_lut6_I3_O)        0.124    34.654 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=5, routed)           1.218    35.872    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                         -35.872    
  -------------------------------------------------------------------
                         slack                                 10.631    

Slack (MET) :             10.756ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.091ns  (logic 3.863ns (29.509%)  route 9.228ns (70.491%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 47.116 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.496    27.607    iCPU/regfile_inst/douta[16]
    SLICE_X106Y58        LUT6 (Prop_lut6_I2_O)        0.124    27.731 r  iCPU/regfile_inst/x1[19]_i_27/O
                         net (fo=1, routed)           0.000    27.731    iCPU/regfile_inst/x1[19]_i_27_n_1
    SLICE_X106Y58        MUXF7 (Prop_muxf7_I1_O)      0.245    27.976 r  iCPU/regfile_inst/x1_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    27.976    iCPU/regfile_inst/x1_reg[19]_i_22_n_1
    SLICE_X106Y58        MUXF8 (Prop_muxf8_I0_O)      0.104    28.080 r  iCPU/regfile_inst/x1_reg[19]_i_18/O
                         net (fo=1, routed)           1.264    29.343    iCPU/regfile_inst/x1_reg[19]_i_18_n_1
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.316    29.659 r  iCPU/regfile_inst/x1[19]_i_8/O
                         net (fo=8, routed)           1.360    31.020    iCPU/regfile_inst/x1[19]_i_8_n_1
    SLICE_X81Y58         LUT2 (Prop_lut2_I1_O)        0.124    31.144 f  iCPU/regfile_inst/iMEM_i_726/O
                         net (fo=5, routed)           0.462    31.606    iCPU/regfile_inst/iMEM_i_726_n_1
    SLICE_X80Y58         LUT5 (Prop_lut5_I4_O)        0.124    31.730 f  iCPU/regfile_inst/iMEM_i_437/O
                         net (fo=4, routed)           0.693    32.423    iCPU/regfile_inst/iMEM_i_437_n_1
    SLICE_X82Y57         LUT6 (Prop_lut6_I2_O)        0.124    32.547 f  iCPU/regfile_inst/iMEM_i_188/O
                         net (fo=2, routed)           0.868    33.415    iCPU/regfile_inst/iMEM_i_188_n_1
    SLICE_X82Y53         LUT5 (Prop_lut5_I0_O)        0.124    33.539 f  iCPU/regfile_inst/iMEM_i_72/O
                         net (fo=1, routed)           0.569    34.108    iCPU/regfile_inst/iMEM_i_72_n_1
    SLICE_X82Y52         LUT6 (Prop_lut6_I2_O)        0.124    34.232 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=5, routed)           1.515    35.747    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.294    
                         clock uncertainty           -0.225    47.069    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.503    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.503    
                         arrival time                         -35.747    
  -------------------------------------------------------------------
                         slack                                 10.756    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.061ns  (logic 3.446ns (26.383%)  route 9.615ns (73.617%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.344ns = ( 22.656 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.627    27.737    iCPU/regfile_inst/douta[16]
    SLICE_X106Y59        LUT6 (Prop_lut6_I2_O)        0.124    27.861 r  iCPU/regfile_inst/x1[22]_i_19/O
                         net (fo=1, routed)           0.646    28.507    iCPU/regfile_inst/x1[22]_i_19_n_1
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.124    28.631 f  iCPU/regfile_inst/x1[22]_i_14/O
                         net (fo=1, routed)           0.563    29.195    iCPU/regfile_inst/x1[22]_i_14_n_1
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.319 r  iCPU/regfile_inst/x1[22]_i_11/O
                         net (fo=7, routed)           1.970    31.288    iCPU/regfile_inst/x1[22]_i_11_n_1
    SLICE_X84Y60         LUT6 (Prop_lut6_I3_O)        0.124    31.412 f  iCPU/regfile_inst/iMEM_i_453/O
                         net (fo=4, routed)           1.311    32.723    iCPU/regfile_inst/iMEM_i_453_n_1
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    32.847 r  iCPU/regfile_inst/iMEM_i_220/O
                         net (fo=2, routed)           0.712    33.560    iCPU/regfile_inst/iMEM_i_220_n_1
    SLICE_X84Y55         LUT6 (Prop_lut6_I0_O)        0.124    33.684 r  iCPU/regfile_inst/iMEM_i_214/O
                         net (fo=1, routed)           0.453    34.136    iCPU/regfile_inst/iMEM_i_214_n_1
    SLICE_X85Y55         LUT5 (Prop_lut5_I2_O)        0.124    34.260 r  iCPU/regfile_inst/iMEM_i_82/O
                         net (fo=2, routed)           0.496    34.757    iCPU/regfile_inst/iMEM_i_82_n_1
    SLICE_X85Y53         LUT6 (Prop_lut6_I5_O)        0.124    34.881 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=10, routed)          0.837    35.718    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.648    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.277    
                         clock uncertainty           -0.225    47.052    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.486    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.486    
                         arrival time                         -35.718    
  -------------------------------------------------------------------
                         slack                                 10.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.571ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.212ns  (logic 0.630ns (51.965%)  route 0.582ns (48.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 124.205 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655   124.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585   124.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=44, routed)          0.301   125.091    inst[13]
    SLICE_X90Y49         LUT5 (Prop_lut5_I2_O)        0.045   125.136 r  iMEM_i_2/O
                         net (fo=1, routed)           0.282   125.418    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.846    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.846    
                         arrival time                         125.418    
  -------------------------------------------------------------------
                         slack                                 75.571    

Slack (MET) :             75.612ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.467ns  (logic 0.630ns (42.941%)  route 0.837ns (57.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=49, routed)          0.563   125.346    iCPU/regfile_inst/douta[23]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.045   125.391 r  iCPU/regfile_inst/iMEM_i_39/O
                         net (fo=2, routed)           0.274   125.665    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         125.665    
  -------------------------------------------------------------------
                         slack                                 75.612    

Slack (MET) :             75.626ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.481ns  (logic 0.630ns (42.539%)  route 0.851ns (57.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.570   125.353    iCPU/regfile_inst/douta[24]
    SLICE_X96Y49         LUT6 (Prop_lut6_I2_O)        0.045   125.398 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=12, routed)          0.281   125.679    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         125.679    
  -------------------------------------------------------------------
                         slack                                 75.626    

Slack (MET) :             75.627ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.482ns  (logic 0.630ns (42.514%)  route 0.852ns (57.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.537   125.320    iCPU/regfile_inst/douta[24]
    SLICE_X88Y45         LUT6 (Prop_lut6_I2_O)        0.045   125.365 r  iCPU/regfile_inst/iMEM_i_37/O
                         net (fo=1, routed)           0.315   125.680    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         125.680    
  -------------------------------------------------------------------
                         slack                                 75.627    

Slack (MET) :             75.660ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.515ns  (logic 0.630ns (41.586%)  route 0.885ns (58.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=49, routed)          0.369   125.153    iCPU/regfile_inst/douta[23]
    SLICE_X99Y51         LUT6 (Prop_lut6_I4_O)        0.045   125.198 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.516   125.713    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         125.713    
  -------------------------------------------------------------------
                         slack                                 75.660    

Slack (MET) :             75.662ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.517ns  (logic 0.630ns (41.523%)  route 0.887ns (58.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.622   125.405    iCPU/regfile_inst/douta[24]
    SLICE_X85Y46         LUT6 (Prop_lut6_I2_O)        0.045   125.450 r  iCPU/regfile_inst/iMEM_i_36/O
                         net (fo=1, routed)           0.266   125.715    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         125.715    
  -------------------------------------------------------------------
                         slack                                 75.662    

Slack (MET) :             75.670ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.524ns  (logic 0.630ns (41.328%)  route 0.894ns (58.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 48.777 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.643   125.426    iCPU/regfile_inst/douta[24]
    SLICE_X86Y46         LUT6 (Prop_lut6_I2_O)        0.045   125.471 r  iCPU/regfile_inst/iMEM_i_38/O
                         net (fo=1, routed)           0.252   125.723    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.532    
                         clock uncertainty            0.225    49.757    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.053    
                         arrival time                         125.723    
  -------------------------------------------------------------------
                         slack                                 75.670    

Slack (MET) :             75.734ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.585ns  (logic 0.630ns (39.746%)  route 0.955ns (60.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 48.773 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=49, routed)          0.671   125.454    iCPU/regfile_inst/douta[23]
    SLICE_X101Y55        LUT6 (Prop_lut6_I4_O)        0.045   125.499 r  iCPU/regfile_inst/iMEM_i_104/O
                         net (fo=4, routed)           0.284   125.783    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.919    48.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.528    
                         clock uncertainty            0.225    49.753    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.049    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.049    
                         arrival time                         125.783    
  -------------------------------------------------------------------
                         slack                                 75.734    

Slack (MET) :             75.745ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.595ns  (logic 0.630ns (39.491%)  route 0.965ns (60.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 48.773 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 124.198 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.648   124.198    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.783 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.707   125.491    iCPU/regfile_inst/douta[24]
    SLICE_X90Y61         LUT6 (Prop_lut6_I2_O)        0.045   125.536 r  iCPU/regfile_inst/iMEM_i_93/O
                         net (fo=2, routed)           0.258   125.794    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[13]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.919    48.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.528    
                         clock uncertainty            0.225    49.753    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    50.049    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.049    
                         arrival time                         125.794    
  -------------------------------------------------------------------
                         slack                                 75.745    

Slack (MET) :             75.839ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.410ns  (logic 0.631ns (44.768%)  route 0.778ns (55.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 48.773 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 124.205 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.655   124.205    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585   124.790 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=44, routed)          0.301   125.091    inst[13]
    SLICE_X90Y49         LUT4 (Prop_lut4_I3_O)        0.046   125.137 r  iMEM_i_1/O
                         net (fo=2, routed)           0.478   125.615    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/web[0]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.919    48.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.528    
                         clock uncertainty            0.225    49.753    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.023    49.776    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.776    
                         arrival time                         125.615    
  -------------------------------------------------------------------
                         slack                                 75.839    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.964ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.456ns (23.712%)  route 1.467ns (76.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.784    -2.383    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           1.467    -0.460    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                 21.964    

Slack (MET) :             22.122ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.456ns (25.836%)  route 1.309ns (74.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.784    -2.383    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           1.309    -0.618    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                 22.122    

Slack (MET) :             22.142ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.456ns (26.138%)  route 1.289ns (73.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.926 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           1.289    -0.637    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                 22.142    

Slack (MET) :             22.145ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.456ns (26.184%)  route 1.286ns (73.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.926 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           1.286    -0.640    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                 22.145    

Slack (MET) :             22.146ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.194%)  route 1.285ns (73.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.784    -2.383    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           1.285    -0.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                 22.146    

Slack (MET) :             22.152ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.456ns (26.299%)  route 1.278ns (73.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.926 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           1.278    -0.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                 22.152    

Slack (MET) :             22.155ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.334%)  route 1.276ns (73.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.926 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           1.276    -0.650    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                 22.155    

Slack (MET) :             22.281ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.456ns (28.398%)  route 1.150ns (71.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.784    -2.383    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           1.150    -0.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                 22.281    

Slack (MET) :             22.283ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.456ns (28.768%)  route 1.129ns (71.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.902ns = ( 22.098 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.784    -2.383    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.927 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           1.129    -0.798    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.647    22.098    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.276    
                         clock uncertainty           -0.225    22.051    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.485    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                 22.283    

Slack (MET) :             22.286ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.456ns (28.490%)  route 1.145ns (71.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 22.117 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.926 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           1.145    -0.781    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.295    
                         clock uncertainty           -0.225    22.070    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.504    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                 22.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.660ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.268%)  route 0.296ns (67.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.296    99.595    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.595    
  -------------------------------------------------------------------
                         slack                                 74.660    

Slack (MET) :             74.702ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.422%)  route 0.338ns (70.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.338    99.637    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.637    
  -------------------------------------------------------------------
                         slack                                 74.702    

Slack (MET) :             74.707ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.132%)  route 0.343ns (70.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.343    99.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.642    
  -------------------------------------------------------------------
                         slack                                 74.707    

Slack (MET) :             74.708ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.001%)  route 0.345ns (70.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.607    99.157    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.141    99.298 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.345    99.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.643    
  -------------------------------------------------------------------
                         slack                                 74.708    

Slack (MET) :             74.727ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.906%)  route 0.364ns (72.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.607    99.157    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.141    99.298 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.364    99.662    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.662    
  -------------------------------------------------------------------
                         slack                                 74.727    

Slack (MET) :             74.736ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.491%)  route 0.372ns (72.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.372    99.671    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.671    
  -------------------------------------------------------------------
                         slack                                 74.736    

Slack (MET) :             74.740ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.275%)  route 0.376ns (72.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           0.376    99.675    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.675    
  -------------------------------------------------------------------
                         slack                                 74.740    

Slack (MET) :             74.748ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.858%)  route 0.384ns (73.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.384    99.683    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.683    
  -------------------------------------------------------------------
                         slack                                 74.748    

Slack (MET) :             74.750ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.726%)  route 0.387ns (73.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 23.772 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.387    99.685    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.918    23.772    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.527    
                         clock uncertainty            0.225    24.752    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.935    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.935    
                         arrival time                          99.685    
  -------------------------------------------------------------------
                         slack                                 74.750    

Slack (MET) :             74.760ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.968%)  route 0.402ns (74.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 23.778 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.608    99.158    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.141    99.299 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.402    99.701    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.924    23.778    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.533    
                         clock uncertainty            0.225    24.758    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.941    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.941    
                         arrival time                          99.701    
  -------------------------------------------------------------------
                         slack                                 74.760    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.077ns  (logic 1.693ns (55.021%)  route 1.384ns (44.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.384     2.953    btn_IBUF
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.124     3.077 r  rst_i_1/O
                         net (fo=1, routed)           0.000     3.077    rst_i_1_n_1
    SLICE_X113Y87        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.045ns (8.298%)  route 0.497ns (91.702%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.497     0.497    locked
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     0.542 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.542    rst_i_1_n_1
    SLICE_X113Y87        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.950ns  (logic 2.232ns (13.994%)  route 13.718ns (86.006%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    12.831    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.955 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    13.569    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.939ns  (logic 2.356ns (14.781%)  route 13.583ns (85.219%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.108    11.705    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.829 r  iCPU/regfile_inst/cs_mem_reg_i_4/O
                         net (fo=4, routed)           0.766    12.595    iCPU/regfile_inst/cs_mem_reg_i_4_n_1
    SLICE_X96Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.719 r  iCPU/regfile_inst/cs_gpio_reg_i_1/O
                         net (fo=2, routed)           0.716    13.434    iDec/cs_gpio_reg/PRE
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.558 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    13.558    iDec/cs_gpio_reg/D0
    SLICE_X97Y55         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.861ns  (logic 2.356ns (14.854%)  route 13.505ns (85.146%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    12.235    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.359 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.461    12.820    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.944 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.412    13.356    iDec/cs_mem_reg/CLR
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.480 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    13.480    iDec/cs_mem_reg/D0
    SLICE_X97Y54         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.719ns  (logic 2.108ns (14.321%)  route 12.611ns (85.679%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146     8.421 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822     9.242    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328     9.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    10.472    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.596 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.295    11.891    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X97Y58         LUT4 (Prop_lut4_I2_O)        0.124    12.015 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.323    12.338    iCPU/regfile_inst_n_3
    SLICE_X94Y58         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.630ns  (logic 2.006ns (13.712%)  route 12.624ns (86.288%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT6=9)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.399 r  iCPU/regfile_inst/b_true_reg_i_40/O
                         net (fo=5, routed)           0.462     8.861    iCPU/regfile_inst/b_true_reg_i_40_n_1
    SLICE_X92Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.985 f  iCPU/regfile_inst/b_true_reg_i_41/O
                         net (fo=1, routed)           0.452     9.437    iCPU/regfile_inst/b_true_reg_i_41_n_1
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.561 f  iCPU/regfile_inst/b_true_reg_i_13/O
                         net (fo=1, routed)           0.591    10.152    iCPU/regfile_inst/b_true_reg_i_13_n_1
    SLICE_X92Y60         LUT4 (Prop_lut4_I1_O)        0.124    10.276 r  iCPU/regfile_inst/b_true_reg_i_4/O
                         net (fo=1, routed)           1.016    11.293    iCPU/regfile_inst/b_true_reg_i_4_n_1
    SLICE_X89Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.417 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.832    12.249    iCPU/inst0/b_true__0
    SLICE_X89Y50         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.058ns  (logic 1.882ns (13.387%)  route 12.176ns (86.613%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.399 r  iCPU/regfile_inst/b_true_reg_i_40/O
                         net (fo=5, routed)           0.694     9.093    iCPU/regfile_inst/b_true_reg_i_40_n_1
    SLICE_X92Y63         LUT6 (Prop_lut6_I2_O)        0.124     9.217 r  iCPU/regfile_inst/x1[30]_i_5/O
                         net (fo=1, routed)           0.810    10.027    iCPU/regfile_inst/x1[30]_i_5_n_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I2_O)        0.124    10.151 f  iCPU/regfile_inst/x1[30]_i_2/O
                         net (fo=3, routed)           1.070    11.221    iCPU/regfile_inst/x1[30]_i_2_n_1
    SLICE_X94Y57         LUT4 (Prop_lut4_I0_O)        0.124    11.345 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.332    11.677    iCPU/regfile_inst_n_4
    SLICE_X94Y57         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.713ns  (logic 2.013ns (14.680%)  route 11.700ns (85.320%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.785    -2.382    iCPU/regfile_inst/clk0
    SLICE_X100Y54        FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y54        FDRE (Prop_fdre_C_Q)         0.478    -1.904 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.169    -0.735    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X101Y52        LUT6 (Prop_lut6_I4_O)        0.295    -0.440 r  iCPU/regfile_inst/iMEM_i_761/O
                         net (fo=1, routed)           0.794     0.354    iCPU/regfile_inst/iMEM_i_761_n_1
    SLICE_X103Y51        LUT6 (Prop_lut6_I5_O)        0.124     0.478 f  iCPU/regfile_inst/iMEM_i_466/O
                         net (fo=1, routed)           0.727     1.204    iCPU/regfile_inst/iMEM_i_466_n_1
    SLICE_X96Y51         LUT6 (Prop_lut6_I2_O)        0.124     1.328 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=10, routed)          1.060     2.389    iCPU/regfile_inst/iMEM_i_209_n_1
    SLICE_X85Y55         LUT2 (Prop_lut2_I1_O)        0.124     2.513 r  iCPU/regfile_inst/iMEM_i_462/O
                         net (fo=5, routed)           0.986     3.499    iCPU/regfile_inst/iMEM_i_462_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.623 f  iCPU/regfile_inst/iMEM_i_479/O
                         net (fo=3, routed)           1.162     4.784    iCPU/regfile_inst/iMEM_i_479_n_1
    SLICE_X81Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.908 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           1.162     6.071    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124     6.195 r  iCPU/regfile_inst/pc_next_reg[1]_i_15/O
                         net (fo=1, routed)           0.721     6.915    iCPU/regfile_inst/pc_next_reg[1]_i_15_n_1
    SLICE_X87Y56         LUT5 (Prop_lut5_I0_O)        0.124     7.039 r  iCPU/regfile_inst/pc_next_reg[1]_i_10/O
                         net (fo=1, routed)           0.766     7.805    iCPU/regfile_inst/pc_next_reg[1]_i_10_n_1
    SLICE_X87Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.929 r  iCPU/regfile_inst/pc_next_reg[1]_i_5/O
                         net (fo=2, routed)           0.973     8.902    iCPU/regfile_inst/pc_next_reg[1]_i_5_n_1
    SLICE_X88Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.026 r  iCPU/regfile_inst/pc_next_reg[1]_i_2/O
                         net (fo=12, routed)          1.609    10.635    iCPU/regfile_inst/pc_next_reg[1]_i_2_n_1
    SLICE_X94Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.759 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.571    11.331    iCPU/regfile_inst_n_33
    SLICE_X95Y50         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.224ns  (logic 2.006ns (15.169%)  route 11.218ns (84.831%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           1.053     6.275    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.399 f  iCPU/regfile_inst/b_true_reg_i_8/O
                         net (fo=1, routed)           0.264     6.664    iCPU/regfile_inst/b_true_reg_i_8_n_1
    SLICE_X89Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.788 f  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=3, routed)           0.857     7.645    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.769 f  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=2, routed)           0.276     8.044    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X89Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  iCPU/regfile_inst/x1[3]_i_10/O
                         net (fo=6, routed)           1.454     9.622    iCPU/regfile_inst/x1[3]_i_10_n_1
    SLICE_X90Y48         LUT4 (Prop_lut4_I3_O)        0.124     9.746 r  iCPU/regfile_inst/pc_next_reg[0]_i_2/O
                         net (fo=9, routed)           0.973    10.719    iCPU/regfile_inst/pc_next_reg[0]_i_2_n_1
    SLICE_X94Y50         LUT4 (Prop_lut4_I0_O)        0.124    10.843 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.843    iCPU/regfile_inst_n_34
    SLICE_X94Y50         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.034ns  (logic 1.882ns (14.440%)  route 11.152ns (85.560%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.786    -2.381    iCPU/regfile_inst/clk0
    SLICE_X102Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  iCPU/regfile_inst/x4_reg[20]/Q
                         net (fo=2, routed)           1.179    -0.684    iCPU/regfile_inst/x4_reg_n_1_[20]
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.124    -0.560 r  iCPU/regfile_inst/x1[21]_i_35/O
                         net (fo=1, routed)           0.596     0.036    iCPU/regfile_inst/x1[21]_i_35_n_1
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124     0.160 f  iCPU/regfile_inst/x1[21]_i_23/O
                         net (fo=1, routed)           0.554     0.714    iCPU/regfile_inst/x1[21]_i_23_n_1
    SLICE_X99Y57         LUT6 (Prop_lut6_I2_O)        0.124     0.838 r  iCPU/regfile_inst/x1[21]_i_12/O
                         net (fo=8, routed)           1.719     2.558    iCPU/regfile_inst/x1[21]_i_12_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803     3.484    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490     5.099    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841     6.064    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.188 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087     8.275    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.399 r  iCPU/regfile_inst/b_true_reg_i_40/O
                         net (fo=5, routed)           0.487     8.886    iCPU/regfile_inst/b_true_reg_i_40_n_1
    SLICE_X93Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  iCPU/regfile_inst/x1[29]_i_7/O
                         net (fo=1, routed)           0.263     9.273    iCPU/regfile_inst/x1[29]_i_7_n_1
    SLICE_X93Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=7, routed)           1.132    10.529    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X97Y57         LUT4 (Prop_lut4_I0_O)        0.124    10.653 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    10.653    iCPU/regfile_inst_n_5
    SLICE_X97Y57         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.690ns  (logic 2.534ns (19.968%)  route 10.156ns (80.032%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.882    -2.285    iCPU/regfile_inst/clk0
    SLICE_X106Y47        FDRE                                         r  iCPU/regfile_inst/x2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  iCPU/regfile_inst/x2_reg[12]/Q
                         net (fo=2, routed)           1.265    -0.564    iCPU/regfile_inst/x2_reg_n_1_[12]
    SLICE_X102Y46        LUT5 (Prop_lut5_I1_O)        0.124    -0.440 r  iCPU/regfile_inst/iMEM_i_641/O
                         net (fo=1, routed)           0.000    -0.440    iCPU/regfile_inst/iMEM_i_641_n_1
    SLICE_X102Y46        MUXF7 (Prop_muxf7_I0_O)      0.209    -0.231 r  iCPU/regfile_inst/iMEM_i_308/O
                         net (fo=1, routed)           0.927     0.696    iCPU/regfile_inst/iMEM_i_308_n_1
    SLICE_X99Y47         LUT6 (Prop_lut6_I3_O)        0.297     0.993 r  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=4, routed)           1.593     2.586    iCPU/regfile_inst/write_data[11]
    SLICE_X86Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.710 f  iCPU/regfile_inst/iMEM_i_153/O
                         net (fo=4, routed)           1.157     3.867    iCPU/regfile_inst/iMEM_i_153_n_1
    SLICE_X87Y55         LUT2 (Prop_lut2_I0_O)        0.152     4.019 f  iCPU/regfile_inst/x1[20]_i_19/O
                         net (fo=3, routed)           0.465     4.484    iCPU/regfile_inst/x1[20]_i_19_n_1
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.326     4.810 f  iCPU/regfile_inst/x1[20]_i_10/O
                         net (fo=4, routed)           0.820     5.629    iCPU/regfile_inst/x1[20]_i_10_n_1
    SLICE_X88Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.753 f  iCPU/regfile_inst/x1[19]_i_13/O
                         net (fo=11, routed)          1.047     6.801    iCPU/regfile_inst/x1[19]_i_13_n_1
    SLICE_X89Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.925 r  iCPU/regfile_inst/x1[23]_i_11/O
                         net (fo=2, routed)           1.108     8.032    iCPU/regfile_inst/x1[23]_i_11_n_1
    SLICE_X90Y59         LUT5 (Prop_lut5_I2_O)        0.146     8.178 r  iCPU/regfile_inst/x1[23]_i_5/O
                         net (fo=1, routed)           0.412     8.591    iCPU/regfile_inst/x1[23]_i_5_n_1
    SLICE_X93Y59         LUT6 (Prop_lut6_I2_O)        0.328     8.919 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=5, routed)           0.794     9.713    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X94Y55         LUT4 (Prop_lut4_I2_O)        0.124     9.837 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.568    10.405    iCPU/regfile_inst_n_11
    SLICE_X94Y55         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.766ns  (logic 1.050ns (59.470%)  route 0.716ns (40.530%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.608    -2.942    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.367    -2.575 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.357    -2.218    iCPU/fetch_addr[7]
    SLICE_X92Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.441    -1.777 r  iCPU/pc_next0_carry__1/O[2]
                         net (fo=1, routed)           0.359    -1.418    iCPU/regfile_inst/data0[10]
    SLICE_X91Y52         LUT4 (Prop_lut4_I3_O)        0.242    -1.176 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -1.176    iCPU/regfile_inst_n_24
    SLICE_X91Y52         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.795ns  (logic 1.050ns (58.506%)  route 0.745ns (41.494%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.608    -2.942    iCPU/clk0
    SLICE_X95Y55         FDCE                                         r  iCPU/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDCE (Prop_fdce_C_Q)         0.367    -2.575 r  iCPU/pc_reg[17]/Q
                         net (fo=5, routed)           0.346    -2.228    iCPU/pc_reg[17]
    SLICE_X92Y55         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.441    -1.787 r  iCPU/pc_next0_carry__3/O[2]
                         net (fo=1, routed)           0.399    -1.389    iCPU/regfile_inst/data0[18]
    SLICE_X94Y54         LUT4 (Prop_lut4_I1_O)        0.242    -1.147 r  iCPU/regfile_inst/pc_next_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.147    iCPU/regfile_inst_n_16
    SLICE_X94Y54         LDCE                                         r  iCPU/pc_next_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.810ns  (logic 1.072ns (59.228%)  route 0.738ns (40.772%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.607    -2.943    iCPU/clk0
    SLICE_X95Y57         FDCE                                         r  iCPU/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y57         FDCE (Prop_fdce_C_Q)         0.367    -2.576 r  iCPU/pc_reg[27]/Q
                         net (fo=5, routed)           0.346    -2.229    iCPU/pc_reg[27]
    SLICE_X92Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.319    -1.910 r  iCPU/pc_next0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.910    iCPU/pc_next0_carry__5_n_1
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.148    -1.762 r  iCPU/pc_next0_carry__6/O[0]
                         net (fo=1, routed)           0.392    -1.371    iCPU/regfile_inst/data0[28]
    SLICE_X97Y57         LUT4 (Prop_lut4_I1_O)        0.238    -1.133 r  iCPU/regfile_inst/pc_next_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    -1.133    iCPU/regfile_inst_n_6
    SLICE_X97Y57         LDCE                                         r  iCPU/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.822ns  (logic 0.900ns (49.398%)  route 0.922ns (50.602%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    -2.941    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.367    -2.574 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.545    -2.029    iCPU/fetch_addr[0]
    SLICE_X92Y51         LUT6 (Prop_lut6_I0_O)        0.100    -1.929 r  iCPU/pc_next0_carry_i_2/O
                         net (fo=1, routed)           0.000    -1.929    iCPU/pc_next0_carry_i_2_n_1
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    -1.738 r  iCPU/pc_next0_carry/O[2]
                         net (fo=1, routed)           0.377    -1.361    iCPU/regfile_inst/data0[2]
    SLICE_X95Y50         LUT4 (Prop_lut4_I3_O)        0.242    -1.119 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.119    iCPU/regfile_inst_n_32
    SLICE_X95Y50         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 0.890ns (48.737%)  route 0.936ns (51.263%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.608    -2.942    iCPU/clk0
    SLICE_X95Y54         FDCE                                         r  iCPU/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDCE (Prop_fdce_C_Q)         0.367    -2.575 r  iCPU/pc_reg[13]/Q
                         net (fo=5, routed)           0.537    -2.037    iCPU/pc_reg[13]
    SLICE_X92Y54         LUT6 (Prop_lut6_I0_O)        0.100    -1.937 r  iCPU/pc_next0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    -1.937    iCPU/pc_next0_carry__2_i_3_n_1
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -1.761 r  iCPU/pc_next0_carry__2/O[1]
                         net (fo=1, routed)           0.399    -1.362    iCPU/regfile_inst/data0[13]
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.247    -1.115 r  iCPU/regfile_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -1.115    iCPU/regfile_inst_n_21
    SLICE_X94Y53         LDCE                                         r  iCPU/pc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.936ns  (logic 0.897ns (46.330%)  route 1.039ns (53.670%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.608    -2.942    iCPU/clk0
    SLICE_X95Y53         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDCE (Prop_fdce_C_Q)         0.367    -2.575 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.407    -2.168    iCPU/fetch_addr[10]
    SLICE_X92Y54         LUT6 (Prop_lut6_I0_O)        0.100    -2.068 r  iCPU/pc_next0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    -2.068    iCPU/pc_next0_carry__2_i_4_n_1
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.876 r  iCPU/pc_next0_carry__2/O[0]
                         net (fo=1, routed)           0.633    -1.243    iCPU/regfile_inst/data0[12]
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.238    -1.005 r  iCPU/regfile_inst/pc_next_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.005    iCPU/regfile_inst_n_22
    SLICE_X94Y53         LDCE                                         r  iCPU/pc_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.998ns  (logic 0.954ns (47.747%)  route 1.044ns (52.253%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.608    -2.942    iCPU/clk0
    SLICE_X95Y54         FDCE                                         r  iCPU/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDCE (Prop_fdce_C_Q)         0.367    -2.575 r  iCPU/pc_reg[16]/Q
                         net (fo=5, routed)           0.451    -2.124    iCPU/pc_reg[16]
    SLICE_X92Y55         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.340    -1.784 r  iCPU/pc_next0_carry__3/O[1]
                         net (fo=1, routed)           0.593    -1.190    iCPU/regfile_inst/data0[17]
    SLICE_X94Y53         LUT4 (Prop_lut4_I2_O)        0.247    -0.943 r  iCPU/regfile_inst/pc_next_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.943    iCPU/regfile_inst_n_17
    SLICE_X94Y53         LDCE                                         r  iCPU/pc_next_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.013ns  (logic 0.975ns (48.440%)  route 1.038ns (51.560%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.608    -2.942    iCPU/clk0
    SLICE_X95Y55         FDCE                                         r  iCPU/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDCE (Prop_fdce_C_Q)         0.367    -2.575 r  iCPU/pc_reg[18]/Q
                         net (fo=5, routed)           0.452    -2.122    iCPU/pc_reg[18]
    SLICE_X92Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.360    -1.762 r  iCPU/pc_next0_carry__3/O[3]
                         net (fo=1, routed)           0.585    -1.177    iCPU/regfile_inst/data0[19]
    SLICE_X94Y54         LUT4 (Prop_lut4_I2_O)        0.248    -0.929 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.929    iCPU/regfile_inst_n_15
    SLICE_X94Y54         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 1.050ns (50.742%)  route 1.019ns (49.258%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.607    -2.943    iCPU/clk0
    SLICE_X95Y58         FDCE                                         r  iCPU/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y58         FDCE (Prop_fdce_C_Q)         0.367    -2.576 r  iCPU/pc_reg[29]/Q
                         net (fo=5, routed)           0.344    -2.231    iCPU/pc_reg[29]
    SLICE_X92Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.441    -1.790 r  iCPU/pc_next0_carry__6/O[2]
                         net (fo=1, routed)           0.397    -1.393    iCPU/regfile_inst/data0[30]
    SLICE_X94Y57         LUT4 (Prop_lut4_I2_O)        0.242    -1.151 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.278    -0.873    iCPU/regfile_inst_n_4
    SLICE_X94Y57         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.073ns  (logic 0.948ns (45.725%)  route 1.125ns (54.275%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    -2.941    iCPU/clk0
    SLICE_X94Y52         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y52         FDCE (Prop_fdce_C_Q)         0.418    -2.523 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.729    -1.794    iCPU/pc_reg[0]
    SLICE_X92Y51         LUT6 (Prop_lut6_I0_O)        0.100    -1.694 r  iCPU/pc_next0_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.694    iCPU/pc_next0_carry_i_4_n_1
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.502 r  iCPU/pc_next0_carry/O[0]
                         net (fo=1, routed)           0.396    -1.105    iCPU/regfile_inst/data0[0]
    SLICE_X94Y50         LUT4 (Prop_lut4_I2_O)        0.238    -0.867 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.867    iCPU/regfile_inst_n_34
    SLICE_X94Y50         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.957ns  (logic 4.168ns (20.885%)  route 15.789ns (79.115%))
  Logic Levels:           12  (LUT4=2 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.472    41.896    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I2_O)        0.124    42.020 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.613    42.633    iDec/uart_tx_reg_reg[7]_0
    SLICE_X96Y55         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.946ns  (logic 4.292ns (21.518%)  route 15.654ns (78.482%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.108    40.769    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y58         LUT6 (Prop_lut6_I5_O)        0.124    40.893 r  iCPU/regfile_inst/cs_mem_reg_i_4/O
                         net (fo=4, routed)           0.766    41.659    iCPU/regfile_inst/cs_mem_reg_i_4_n_1
    SLICE_X96Y55         LUT5 (Prop_lut5_I2_O)        0.124    41.783 r  iCPU/regfile_inst/cs_gpio_reg_i_1/O
                         net (fo=2, routed)           0.716    42.499    iDec/cs_gpio_reg/PRE
    SLICE_X97Y55         LUT3 (Prop_lut3_I0_O)        0.124    42.623 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    42.623    iDec/cs_gpio_reg/D0
    SLICE_X97Y55         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.868ns  (logic 4.292ns (21.603%)  route 15.576ns (78.397%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 r  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.638    41.299    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X94Y56         LUT6 (Prop_lut6_I0_O)        0.124    41.423 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.461    41.885    iCPU/regfile_inst/cs_mem_reg_i_11_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I5_O)        0.124    42.009 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.412    42.420    iDec/cs_mem_reg/CLR
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.124    42.544 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    42.544    iDec/cs_mem_reg/D0
    SLICE_X97Y54         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.726ns  (logic 4.044ns (21.595%)  route 14.682ns (78.405%))
  Logic Levels:           11  (LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT5 (Prop_lut5_I2_O)        0.146    37.485 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=1, routed)           0.822    38.307    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X90Y62         LUT6 (Prop_lut6_I3_O)        0.328    38.635 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.902    39.537    iCPU/regfile_inst/x1[31]_i_6_n_1
    SLICE_X89Y62         LUT6 (Prop_lut6_I5_O)        0.124    39.661 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=4, routed)           1.295    40.956    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X97Y58         LUT4 (Prop_lut4_I2_O)        0.124    41.080 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.323    41.403    iCPU/regfile_inst_n_3
    SLICE_X94Y58         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.637ns  (logic 3.942ns (21.152%)  route 14.695ns (78.848%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT3 (Prop_lut3_I1_O)        0.124    37.463 r  iCPU/regfile_inst/b_true_reg_i_40/O
                         net (fo=5, routed)           0.462    37.925    iCPU/regfile_inst/b_true_reg_i_40_n_1
    SLICE_X92Y61         LUT6 (Prop_lut6_I2_O)        0.124    38.049 f  iCPU/regfile_inst/b_true_reg_i_41/O
                         net (fo=1, routed)           0.452    38.501    iCPU/regfile_inst/b_true_reg_i_41_n_1
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.124    38.625 f  iCPU/regfile_inst/b_true_reg_i_13/O
                         net (fo=1, routed)           0.591    39.217    iCPU/regfile_inst/b_true_reg_i_13_n_1
    SLICE_X92Y60         LUT4 (Prop_lut4_I1_O)        0.124    39.341 r  iCPU/regfile_inst/b_true_reg_i_4/O
                         net (fo=1, routed)           1.016    40.357    iCPU/regfile_inst/b_true_reg_i_4_n_1
    SLICE_X89Y54         LUT6 (Prop_lut6_I1_O)        0.124    40.481 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.832    41.313    iCPU/inst0/b_true__0
    SLICE_X89Y50         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.065ns  (logic 3.818ns (21.135%)  route 14.247ns (78.865%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT3 (Prop_lut3_I1_O)        0.124    37.463 r  iCPU/regfile_inst/b_true_reg_i_40/O
                         net (fo=5, routed)           0.694    38.157    iCPU/regfile_inst/b_true_reg_i_40_n_1
    SLICE_X92Y63         LUT6 (Prop_lut6_I2_O)        0.124    38.281 r  iCPU/regfile_inst/x1[30]_i_5/O
                         net (fo=1, routed)           0.810    39.091    iCPU/regfile_inst/x1[30]_i_5_n_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I2_O)        0.124    39.215 f  iCPU/regfile_inst/x1[30]_i_2/O
                         net (fo=3, routed)           1.070    40.285    iCPU/regfile_inst/x1[30]_i_2_n_1
    SLICE_X94Y57         LUT4 (Prop_lut4_I0_O)        0.124    40.409 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.332    40.741    iCPU/regfile_inst_n_4
    SLICE_X94Y57         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.231ns  (logic 3.942ns (22.878%)  route 13.289ns (77.122%))
  Logic Levels:           12  (LUT3=1 LUT4=4 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           1.053    35.340    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.124    35.464 f  iCPU/regfile_inst/b_true_reg_i_8/O
                         net (fo=1, routed)           0.264    35.728    iCPU/regfile_inst/b_true_reg_i_8_n_1
    SLICE_X89Y59         LUT6 (Prop_lut6_I2_O)        0.124    35.852 f  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=3, routed)           0.857    36.709    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.833 f  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=2, routed)           0.276    37.109    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X89Y55         LUT6 (Prop_lut6_I2_O)        0.124    37.233 r  iCPU/regfile_inst/x1[3]_i_10/O
                         net (fo=6, routed)           1.454    38.687    iCPU/regfile_inst/x1[3]_i_10_n_1
    SLICE_X90Y48         LUT4 (Prop_lut4_I3_O)        0.124    38.811 r  iCPU/regfile_inst/pc_next_reg[0]_i_2/O
                         net (fo=9, routed)           0.973    39.783    iCPU/regfile_inst/pc_next_reg[0]_i_2_n_1
    SLICE_X94Y50         LUT4 (Prop_lut4_I0_O)        0.124    39.907 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    39.907    iCPU/regfile_inst_n_34
    SLICE_X94Y50         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.040ns  (logic 3.818ns (22.406%)  route 13.222ns (77.594%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          2.087    37.339    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X92Y63         LUT3 (Prop_lut3_I1_O)        0.124    37.463 r  iCPU/regfile_inst/b_true_reg_i_40/O
                         net (fo=5, routed)           0.487    37.950    iCPU/regfile_inst/b_true_reg_i_40_n_1
    SLICE_X93Y62         LUT6 (Prop_lut6_I3_O)        0.124    38.074 r  iCPU/regfile_inst/x1[29]_i_7/O
                         net (fo=1, routed)           0.263    38.337    iCPU/regfile_inst/x1[29]_i_7_n_1
    SLICE_X93Y62         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=7, routed)           1.132    39.593    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X97Y57         LUT4 (Prop_lut4_I0_O)        0.124    39.717 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    39.717    iCPU/regfile_inst_n_5
    SLICE_X97Y57         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.450ns  (logic 3.818ns (23.210%)  route 12.632ns (76.790%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.823    22.656    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.110 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.869    26.980    iCPU/regfile_inst/douta[21]
    SLICE_X99Y50         LUT6 (Prop_lut6_I2_O)        0.124    27.104 f  iCPU/regfile_inst/iMEM_i_361/O
                         net (fo=2, routed)           0.807    27.911    iCPU/regfile_inst/iMEM_i_361_n_1
    SLICE_X99Y51         LUT6 (Prop_lut6_I3_O)        0.124    28.035 r  iCPU/regfile_inst/iMEM_i_468/O
                         net (fo=1, routed)           0.679    28.714    iCPU/regfile_inst/iMEM_i_468_n_1
    SLICE_X94Y51         LUT6 (Prop_lut6_I3_O)        0.124    28.838 r  iCPU/regfile_inst/iMEM_i_210/O
                         net (fo=83, routed)          1.327    30.164    iCPU/regfile_inst/iMEM_i_210_n_1
    SLICE_X85Y55         LUT2 (Prop_lut2_I0_O)        0.124    30.288 r  iCPU/regfile_inst/iMEM_i_462/O
                         net (fo=5, routed)           0.986    31.274    iCPU/regfile_inst/iMEM_i_462_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.398 f  iCPU/regfile_inst/iMEM_i_479/O
                         net (fo=3, routed)           1.162    32.560    iCPU/regfile_inst/iMEM_i_479_n_1
    SLICE_X81Y56         LUT6 (Prop_lut6_I0_O)        0.124    32.684 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           1.162    33.846    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124    33.970 r  iCPU/regfile_inst/pc_next_reg[1]_i_15/O
                         net (fo=1, routed)           0.721    34.691    iCPU/regfile_inst/pc_next_reg[1]_i_15_n_1
    SLICE_X87Y56         LUT5 (Prop_lut5_I0_O)        0.124    34.815 r  iCPU/regfile_inst/pc_next_reg[1]_i_10/O
                         net (fo=1, routed)           0.766    35.581    iCPU/regfile_inst/pc_next_reg[1]_i_10_n_1
    SLICE_X87Y54         LUT5 (Prop_lut5_I4_O)        0.124    35.705 r  iCPU/regfile_inst/pc_next_reg[1]_i_5/O
                         net (fo=2, routed)           0.973    36.678    iCPU/regfile_inst/pc_next_reg[1]_i_5_n_1
    SLICE_X88Y51         LUT4 (Prop_lut4_I3_O)        0.124    36.802 r  iCPU/regfile_inst/pc_next_reg[1]_i_2/O
                         net (fo=12, routed)          1.609    38.411    iCPU/regfile_inst/pc_next_reg[1]_i_2_n_1
    SLICE_X94Y50         LUT4 (Prop_lut4_I0_O)        0.124    38.535 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.571    39.106    iCPU/regfile_inst_n_33
    SLICE_X95Y50         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.110ns  (logic 3.694ns (22.930%)  route 12.416ns (77.070%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.843    22.676    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.130 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.541    26.671    iCPU/regfile_inst/douta[2]
    SLICE_X85Y51         LUT4 (Prop_lut4_I2_O)        0.124    26.795 f  iCPU/regfile_inst/pc[0]_i_3/O
                         net (fo=6, routed)           1.001    27.797    iCPU/regfile_inst/bbstub_douta[3]_0
    SLICE_X89Y50         LUT6 (Prop_lut6_I1_O)        0.124    27.921 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=25, routed)          2.121    30.042    iCPU/inst0/pc_next0_carry__4_i_4
    SLICE_X96Y57         LUT6 (Prop_lut6_I5_O)        0.124    30.166 r  iCPU/inst0/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           1.456    31.622    iCPU/regfile_inst/b_true_reg_i_69_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.803    32.549    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X88Y58         LUT4 (Prop_lut4_I3_O)        0.124    32.673 r  iCPU/regfile_inst/b_true_reg_i_66/O
                         net (fo=5, routed)           1.490    34.163    iCPU/regfile_inst/b_true_reg_i_66_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.124    34.287 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=2, routed)           0.841    35.128    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X89Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.252 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=12, routed)          1.347    36.599    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X91Y59         LUT5 (Prop_lut5_I4_O)        0.124    36.723 r  iCPU/regfile_inst/pc_next_reg[25]_i_11/O
                         net (fo=2, routed)           0.547    37.270    iCPU/regfile_inst/pc_next_reg[25]_i_11_n_1
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.394 r  iCPU/regfile_inst/pc_next_reg[25]_i_4/O
                         net (fo=2, routed)           1.269    38.662    iCPU/regfile_inst/pc_next_reg[25]_i_4_n_1
    SLICE_X94Y57         LUT6 (Prop_lut6_I2_O)        0.124    38.786 r  iCPU/regfile_inst/pc_next_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    38.786    iCPU/regfile_inst_n_9
    SLICE_X94Y57         LDCE                                         r  iCPU/pc_next_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.488ns  (logic 1.453ns (58.410%)  route 1.035ns (41.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          1.035    24.504    iCPU/regfile_inst/douta[3]
    SLICE_X91Y52         LUT4 (Prop_lut4_I1_O)        0.100    24.604 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    24.604    iCPU/regfile_inst_n_24
    SLICE_X91Y52         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.665ns  (logic 1.453ns (54.515%)  route 1.212ns (45.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          1.212    24.682    iCPU/regfile_inst/douta[3]
    SLICE_X94Y53         LUT4 (Prop_lut4_I1_O)        0.100    24.782 r  iCPU/regfile_inst/pc_next_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    24.782    iCPU/regfile_inst_n_17
    SLICE_X94Y53         LDCE                                         r  iCPU/pc_next_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.732ns  (logic 1.453ns (53.190%)  route 1.279ns (46.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.279    24.748    iCPU/regfile_inst/douta[2]
    SLICE_X95Y50         LUT4 (Prop_lut4_I2_O)        0.100    24.848 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    24.848    iCPU/regfile_inst_n_32
    SLICE_X95Y50         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.751ns  (logic 1.453ns (52.823%)  route 1.298ns (47.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.470 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.298    24.767    iCPU/regfile_inst/douta[2]
    SLICE_X94Y50         LUT4 (Prop_lut4_I3_O)        0.100    24.867 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    24.867    iCPU/regfile_inst_n_34
    SLICE_X94Y50         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.837ns  (logic 1.453ns (51.218%)  route 1.384ns (48.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          0.727    24.197    iCPU/regfile_inst/douta[2]
    SLICE_X91Y51         LUT4 (Prop_lut4_I2_O)        0.100    24.297 r  iCPU/regfile_inst/pc_next_reg[11]_i_1/O
                         net (fo=1, routed)           0.657    24.954    iCPU/regfile_inst_n_23
    SLICE_X93Y51         LDCE                                         r  iCPU/pc_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 1.453ns (50.098%)  route 1.447ns (49.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          1.447    24.917    iCPU/regfile_inst/douta[3]
    SLICE_X94Y53         LUT4 (Prop_lut4_I1_O)        0.100    25.017 r  iCPU/regfile_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    25.017    iCPU/regfile_inst_n_21
    SLICE_X94Y53         LDCE                                         r  iCPU/pc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.917ns  (logic 1.453ns (49.809%)  route 1.464ns (50.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.470 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.464    24.934    iCPU/regfile_inst/douta[2]
    SLICE_X94Y54         LUT4 (Prop_lut4_I3_O)        0.100    25.034 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    25.034    iCPU/regfile_inst_n_15
    SLICE_X94Y54         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.933ns  (logic 1.453ns (49.534%)  route 1.480ns (50.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.480    24.950    iCPU/regfile_inst/douta[2]
    SLICE_X94Y53         LUT4 (Prop_lut4_I2_O)        0.100    25.050 r  iCPU/regfile_inst/pc_next_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    25.050    iCPU/regfile_inst_n_22
    SLICE_X94Y53         LDCE                                         r  iCPU/pc_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.955ns  (logic 1.453ns (49.167%)  route 1.502ns (50.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          1.502    24.972    iCPU/regfile_inst/douta[3]
    SLICE_X94Y53         LUT4 (Prop_lut4_I1_O)        0.100    25.072 r  iCPU/regfile_inst/pc_next_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    25.072    iCPU/regfile_inst_n_19
    SLICE_X94Y53         LDCE                                         r  iCPU/pc_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.984ns  (logic 1.453ns (48.701%)  route 1.531ns (51.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.666    22.117    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.470 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.127    24.597    iCPU/regfile_inst/douta[2]
    SLICE_X92Y50         LUT4 (Prop_lut4_I2_O)        0.100    24.697 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.403    25.100    iCPU/regfile_inst_n_30
    SLICE_X91Y51         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay          1246 Endpoints
Min Delay          1246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x29_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.776ns  (logic 1.882ns (19.252%)  route 7.894ns (80.748%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.889     9.776    iCPU/regfile_inst/rd_data[0]
    SLICE_X105Y55        FDRE                                         r  iCPU/regfile_inst/x29_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    -2.941    iCPU/regfile_inst/clk0
    SLICE_X105Y55        FDRE                                         r  iCPU/regfile_inst/x29_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.772ns  (logic 1.882ns (19.260%)  route 7.890ns (80.740%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.886     9.772    iCPU/regfile_inst/rd_data[0]
    SLICE_X104Y55        FDRE                                         r  iCPU/regfile_inst/x24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    -2.941    iCPU/regfile_inst/clk0
    SLICE_X104Y55        FDRE                                         r  iCPU/regfile_inst/x24_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.660ns  (logic 1.882ns (19.484%)  route 7.778ns (80.516%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.773     9.660    iCPU/regfile_inst/rd_data[0]
    SLICE_X104Y54        FDRE                                         r  iCPU/regfile_inst/x8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    -2.941    iCPU/regfile_inst/clk0
    SLICE_X104Y54        FDRE                                         r  iCPU/regfile_inst/x8_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.642ns  (logic 1.882ns (19.520%)  route 7.760ns (80.480%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.755     9.642    iCPU/regfile_inst/rd_data[0]
    SLICE_X108Y52        FDRE                                         r  iCPU/regfile_inst/x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    -2.866    iCPU/regfile_inst/clk0
    SLICE_X108Y52        FDRE                                         r  iCPU/regfile_inst/x1_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.626ns  (logic 1.882ns (19.553%)  route 7.743ns (80.447%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.739     9.626    iCPU/regfile_inst/rd_data[0]
    SLICE_X106Y52        FDRE                                         r  iCPU/regfile_inst/x12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    -2.866    iCPU/regfile_inst/clk0
    SLICE_X106Y52        FDRE                                         r  iCPU/regfile_inst/x12_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.623ns  (logic 1.882ns (19.559%)  route 7.741ns (80.441%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.736     9.623    iCPU/regfile_inst/rd_data[0]
    SLICE_X108Y50        FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    -2.866    iCPU/regfile_inst/clk0
    SLICE_X108Y50        FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x25_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.882ns (19.821%)  route 7.613ns (80.179%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.609     9.495    iCPU/regfile_inst/rd_data[0]
    SLICE_X105Y54        FDRE                                         r  iCPU/regfile_inst/x25_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.609    -2.941    iCPU/regfile_inst/clk0
    SLICE_X105Y54        FDRE                                         r  iCPU/regfile_inst/x25_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.485ns  (logic 1.882ns (19.844%)  route 7.602ns (80.156%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.598     9.485    iCPU/regfile_inst/rd_data[0]
    SLICE_X106Y51        FDRE                                         r  iCPU/regfile_inst/x6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    -2.866    iCPU/regfile_inst/clk0
    SLICE_X106Y51        FDRE                                         r  iCPU/regfile_inst/x6_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.453ns  (logic 1.882ns (19.911%)  route 7.571ns (80.089%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.566     9.453    iCPU/regfile_inst/rd_data[0]
    SLICE_X109Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    -2.866    iCPU/regfile_inst/clk0
    SLICE_X109Y52        FDRE                                         r  iCPU/regfile_inst/x4_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            iCPU/regfile_inst/x15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.433ns  (logic 1.882ns (19.952%)  route 7.551ns (80.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           3.511     5.022    iCPU/regfile_inst/btn2_IBUF
    SLICE_X95Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.146 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.689     5.835    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X92Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.959 f  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=1, routed)           0.804     6.763    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X91Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.887 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.547     9.433    iCPU/regfile_inst/rd_data[0]
    SLICE_X107Y52        FDRE                                         r  iCPU/regfile_inst/x15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        1.684    -2.866    iCPU/regfile_inst/clk0
    SLICE_X107Y52        FDRE                                         r  iCPU/regfile_inst/x15_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_next_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.286ns (84.589%)  route 0.052ns (15.411%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[16]/G
    SLICE_X94Y54         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[16]/Q
                         net (fo=1, routed)           0.052     0.230    iCPU/inst0/Q[16]
    SLICE_X95Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.275 r  iCPU/inst0/pc[13]_i_2/O
                         net (fo=1, routed)           0.000     0.275    iCPU/inst0/pc[13]_i_2_n_1
    SLICE_X95Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.338 r  iCPU/inst0/pc_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.338    iCPU/inst0_n_26
    SLICE_X95Y54         FDCE                                         r  iCPU/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.877    -1.269    iCPU/clk0
    SLICE_X95Y54         FDCE                                         r  iCPU/pc_reg[16]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.289ns (85.477%)  route 0.049ns (14.523%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y58         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[31]/G
    SLICE_X94Y58         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[31]/Q
                         net (fo=1, routed)           0.049     0.227    iCPU/inst0/Q[31]
    SLICE_X95Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  iCPU/inst0/pc[29]_i_2/O
                         net (fo=1, routed)           0.000     0.272    iCPU/inst0/pc[29]_i_2_n_1
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.338 r  iCPU/inst0/pc_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.338    iCPU/inst0_n_42
    SLICE_X95Y58         FDCE                                         r  iCPU/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.876    -1.270    iCPU/clk0
    SLICE_X95Y58         FDCE                                         r  iCPU/pc_reg[31]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.223ns (60.203%)  route 0.147ns (39.797%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[0]/G
    SLICE_X94Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[0]/Q
                         net (fo=1, routed)           0.147     0.325    iCPU/inst0/Q[0]
    SLICE_X94Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.370 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    iCPU/inst0_n_12
    SLICE_X94Y52         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.878    -1.268    iCPU/clk0
    SLICE_X94Y52         FDCE                                         r  iCPU/pc_reg[0]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.288ns (77.606%)  route 0.083ns (22.394%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y54         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[14]/G
    SLICE_X94Y54         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[14]/Q
                         net (fo=1, routed)           0.083     0.261    iCPU/inst0/Q[14]
    SLICE_X95Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.306 r  iCPU/inst0/pc[13]_i_4/O
                         net (fo=1, routed)           0.000     0.306    iCPU/inst0/pc[13]_i_4_n_1
    SLICE_X95Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.371 r  iCPU/inst0/pc_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.371    iCPU/inst0_n_28
    SLICE_X95Y54         FDCE                                         r  iCPU/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.877    -1.269    iCPU/clk0
    SLICE_X95Y54         FDCE                                         r  iCPU/pc_reg[14]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.112%)  route 0.082ns (21.888%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y57         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[25]/G
    SLICE_X94Y57         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[25]/Q
                         net (fo=1, routed)           0.082     0.260    iCPU/inst0/Q[25]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  iCPU/inst0/pc[25]_i_5/O
                         net (fo=1, routed)           0.000     0.305    iCPU/inst0/pc[25]_i_5_n_1
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.375 r  iCPU/inst0/pc_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.375    iCPU/inst0_n_41
    SLICE_X95Y57         FDCE                                         r  iCPU/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.876    -1.270    iCPU/clk0
    SLICE_X95Y57         FDCE                                         r  iCPU/pc_reg[25]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.266ns (67.493%)  route 0.128ns (32.507%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[8]/G
    SLICE_X93Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[8]/Q
                         net (fo=1, routed)           0.128     0.286    iCPU/inst0/Q[8]
    SLICE_X95Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.331 r  iCPU/inst0/pc[5]_i_2/O
                         net (fo=1, routed)           0.000     0.331    iCPU/inst0/pc[5]_i_2_n_1
    SLICE_X95Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.394 r  iCPU/inst0/pc_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.394    iCPU/inst0_n_18
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.878    -1.268    iCPU/clk0
    SLICE_X95Y52         FDCE                                         r  iCPU/pc_reg[8]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.289ns (73.318%)  route 0.105ns (26.682%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[23]/G
    SLICE_X94Y55         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[23]/Q
                         net (fo=1, routed)           0.105     0.283    iCPU/inst0/Q[23]
    SLICE_X95Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.328 r  iCPU/inst0/pc[21]_i_3/O
                         net (fo=1, routed)           0.000     0.328    iCPU/inst0/pc[21]_i_3_n_1
    SLICE_X95Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.394 r  iCPU/inst0/pc_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.394    iCPU/inst0_n_35
    SLICE_X95Y56         FDCE                                         r  iCPU/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.877    -1.269    iCPU/clk0
    SLICE_X95Y56         FDCE                                         r  iCPU/pc_reg[23]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.289ns (73.318%)  route 0.105ns (26.682%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[3]/G
    SLICE_X94Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[3]/Q
                         net (fo=1, routed)           0.105     0.283    iCPU/inst0/Q[3]
    SLICE_X95Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.328 r  iCPU/inst0/pc[1]_i_3/O
                         net (fo=1, routed)           0.000     0.328    iCPU/inst0/pc[1]_i_3_n_1
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.394 r  iCPU/inst0/pc_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.394    iCPU/inst0_n_15
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.878    -1.268    iCPU/clk0
    SLICE_X95Y51         FDCE                                         r  iCPU/pc_reg[3]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.268ns (67.647%)  route 0.128ns (32.353%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y57         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[26]/G
    SLICE_X97Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[26]/Q
                         net (fo=1, routed)           0.128     0.286    iCPU/inst0/Q[26]
    SLICE_X95Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.331 r  iCPU/inst0/pc[25]_i_4/O
                         net (fo=1, routed)           0.000     0.331    iCPU/inst0/pc[25]_i_4_n_1
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.396 r  iCPU/inst0/pc_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.396    iCPU/inst0_n_40
    SLICE_X95Y57         FDCE                                         r  iCPU/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.876    -1.270    iCPU/clk0
    SLICE_X95Y57         FDCE                                         r  iCPU/pc_reg[26]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.286ns (67.596%)  route 0.137ns (32.404%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y56         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[24]/G
    SLICE_X94Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[24]/Q
                         net (fo=1, routed)           0.137     0.315    iCPU/inst0/Q[24]
    SLICE_X95Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  iCPU/inst0/pc[21]_i_2/O
                         net (fo=1, routed)           0.000     0.360    iCPU/inst0/pc[21]_i_2_n_1
    SLICE_X95Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.423 r  iCPU/inst0/pc_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.423    iCPU/inst0_n_34
    SLICE_X95Y56         FDCE                                         r  iCPU/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1160, routed)        0.877    -1.269    iCPU/clk0
    SLICE_X95Y56         FDCE                                         r  iCPU/pc_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.798ns  (logic 0.559ns (31.092%)  route 1.239ns (68.908%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X97Y54         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           1.239     1.798    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.665    47.116    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.559ns (44.170%)  route 0.707ns (55.830%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X97Y54         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.707     1.266    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.648    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.158ns (33.937%)  route 0.308ns (66.063%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X97Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.308     0.466    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.919    48.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.158ns (19.852%)  route 0.638ns (80.148%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X97Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.638     0.796    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.923    48.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





