

================================================================
== Vivado HLS Report for 'CNN_Core'
================================================================
* Date:           Tue Dec  4 09:54:45 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+------------+-------+------------+----------+
    |       Latency      |      Interval      | Pipeline |
    |  min  |     max    |  min  |     max    |   Type   |
    +-------+------------+-------+------------+----------+
    |  68747|  1075019791|  68654|  1075019790| dataflow |
    +-------+------------+-------+------------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+----------------------+-------+------------+-------+------------+---------+
        |                                         |                      |       Latency      |      Interval      | Pipeline|
        |                 Instance                |        Module        |  min  |     max    |  min  |     max    |   Type  |
        +-----------------------------------------+----------------------+-------+------------+-------+------------+---------+
        |grp_cnnclassify_fu_188                   |cnnclassify           |  68653|       69521|  68653|       69521|   none  |
        |grp_Resize_fu_227                        |Resize                |     53|  1075019789|     53|  1075019789|   none  |
        |grp_AXIvideo2Mat_fu_239                  |AXIvideo2Mat          |      3|       10703|      3|       10703|   none  |
        |grp_Mat2Array2D_fu_262                   |Mat2Array2D           |      1|         869|      1|         869|   none  |
        |StgValue_25_Block_Mat_exit8_proc_fu_272  |Block_Mat_exit8_proc  |      0|           0|      0|           0|   none  |
        +-----------------------------------------+----------------------+-------+------------+-------+------------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols)"   --->   Operation 10 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows)"   --->   Operation 11 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_cols_c = alloca i6, align 1"   --->   Operation 12 'alloca' 'input_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_rows_c = alloca i6, align 1"   --->   Operation 13 'alloca' 'input_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src1_cols_V_c21 = alloca i6, align 1"   --->   Operation 14 'alloca' 'src1_cols_V_c21' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src1_rows_V_c20 = alloca i6, align 1"   --->   Operation 15 'alloca' 'src1_rows_V_c20' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src0_cols_V_c19 = alloca i32, align 4"   --->   Operation 16 'alloca' 'src0_cols_V_c19' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src0_rows_V_c18 = alloca i32, align 4"   --->   Operation 17 'alloca' 'src0_rows_V_c18' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src1_cols_V_c = alloca i6, align 1"   --->   Operation 18 'alloca' 'src1_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src1_rows_V_c = alloca i6, align 1"   --->   Operation 19 'alloca' 'src1_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src0_cols_V_c = alloca i32, align 4"   --->   Operation 20 'alloca' 'src0_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src0_rows_V_c = alloca i32, align 4"   --->   Operation 21 'alloca' 'src0_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%src0_data_stream_0_s = alloca i8, align 1" [image_core.cpp:54]   --->   Operation 22 'alloca' 'src0_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src1_data_stream_0_s = alloca i8, align 1" [image_core.cpp:55]   --->   Operation 23 'alloca' 'src1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.99ns)   --->   "%input_val_V = alloca [784 x i24], align 4" [image_core.cpp:56]   --->   Operation 24 'alloca' 'input_val_V' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "call fastcc void @Block_Mat.exit8_proc(i32 %rows_read, i32 %cols_read, i32* %src0_rows_V_c, i32* %src0_cols_V_c, i6* %src1_rows_V_c, i6* %src1_cols_V_c)"   --->   Operation 25 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %src0_rows_V_c, i32* nocapture %src0_cols_V_c, i8* %src0_data_stream_0_s, i32* %src0_rows_V_c18, i32* %src0_cols_V_c19)" [image_core.cpp:58]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %src0_rows_V_c, i32* nocapture %src0_cols_V_c, i8* %src0_data_stream_0_s, i32* %src0_rows_V_c18, i32* %src0_cols_V_c19)" [image_core.cpp:58]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @Resize(i32* nocapture %src0_rows_V_c18, i32* nocapture %src0_cols_V_c19, i8* %src0_data_stream_0_s, i6* nocapture %src1_rows_V_c, i6* nocapture %src1_cols_V_c, i8* %src1_data_stream_0_s, i6* %src1_rows_V_c20, i6* %src1_cols_V_c21)" [image_core.cpp:59]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @Resize(i32* nocapture %src0_rows_V_c18, i32* nocapture %src0_cols_V_c19, i8* %src0_data_stream_0_s, i6* nocapture %src1_rows_V_c, i6* nocapture %src1_cols_V_c, i8* %src1_data_stream_0_s, i6* %src1_rows_V_c20, i6* %src1_cols_V_c21)" [image_core.cpp:59]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i6* %src1_rows_V_c20, i6* %src1_cols_V_c21, i8* %src1_data_stream_0_s, [784 x i24]* %input_val_V, i6* %input_rows_c, i6* %input_cols_c)" [image_core.cpp:60]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i6* %src1_rows_V_c20, i6* %src1_cols_V_c21, i8* %src1_data_stream_0_s, [784 x i24]* %input_val_V, i6* %input_rows_c, i6* %input_cols_c)" [image_core.cpp:60]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @cnnclassify([784 x i24]* %input_val_V, i6* %input_rows_c, i6* %input_cols_c, i32* %label_r, float* %score)" [image_core.cpp:62]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.26>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:45]   --->   Operation 33 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %src_axis_V_data_V), !map !460"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_keep_V), !map !464"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_strb_V), !map !468"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_user_V), !map !472"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_last_V), !map !476"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_id_V), !map !480"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_dest_V), !map !484"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !488"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !494"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %label_r), !map !498"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %score), !map !502"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @CNN_Core_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src0_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src0_data_stream_0_s, i8* %src0_data_stream_0_s)"   --->   Operation 46 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @src1_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src1_data_stream_0_s, i8* %src1_data_stream_0_s)"   --->   Operation 48 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:47]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:48]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:49]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %label_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:50]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %score, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:51]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:52]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src0_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src0_rows_V_c, i32* %src0_rows_V_c)"   --->   Operation 56 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src0_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src0_cols_V_c, i32* %src0_cols_V_c)"   --->   Operation 58 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src1_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i6* %src1_rows_V_c, i6* %src1_rows_V_c)"   --->   Operation 60 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %src1_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src1_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i6* %src1_cols_V_c, i6* %src1_cols_V_c)"   --->   Operation 62 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %src1_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @src0_OC_rows_OC_V_c1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src0_rows_V_c18, i32* %src0_rows_V_c18)"   --->   Operation 64 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_rows_V_c18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @src0_OC_cols_OC_V_c1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src0_cols_V_c19, i32* %src0_cols_V_c19)"   --->   Operation 66 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_cols_V_c19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @src1_OC_rows_OC_V_c2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %src1_rows_V_c20, i6* %src1_rows_V_c20)"   --->   Operation 68 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %src1_rows_V_c20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @src1_OC_cols_OC_V_c2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %src1_cols_V_c21, i6* %src1_cols_V_c21)"   --->   Operation 70 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %src1_cols_V_c21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %input_rows_c, i6* %input_rows_c)"   --->   Operation 72 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %input_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %input_cols_c, i6* %input_cols_c)"   --->   Operation 74 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %input_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (3.26ns)   --->   "call fastcc void @cnnclassify([784 x i24]* %input_val_V, i6* %input_rows_c, i6* %input_cols_c, i32* %label_r, float* %score)" [image_core.cpp:62]   --->   Operation 76 'call' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:63]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ label_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ score]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ convlayer1_k_val_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer1_k_rows]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer1_k_cols]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer1_b_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer1_output_ro]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ convlayer1_output_co]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ convlayer2_k_rows]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer2_k_cols]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer2_k_val_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer2_b_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ convlayer2_output_ro]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ convlayer2_output_co]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cconlayer_k_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cconlayer_b_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read            (read                ) [ 0000000000]
rows_read            (read                ) [ 0000000000]
input_cols_c         (alloca              ) [ 0011111111]
input_rows_c         (alloca              ) [ 0011111111]
src1_cols_V_c21      (alloca              ) [ 0011111111]
src1_rows_V_c20      (alloca              ) [ 0011111111]
src0_cols_V_c19      (alloca              ) [ 0011111111]
src0_rows_V_c18      (alloca              ) [ 0011111111]
src1_cols_V_c        (alloca              ) [ 0111111111]
src1_rows_V_c        (alloca              ) [ 0111111111]
src0_cols_V_c        (alloca              ) [ 0111111111]
src0_rows_V_c        (alloca              ) [ 0111111111]
src0_data_stream_0_s (alloca              ) [ 0011111111]
src1_data_stream_0_s (alloca              ) [ 0011111111]
input_val_V          (alloca              ) [ 0011111111]
StgValue_25          (call                ) [ 0000000000]
StgValue_27          (call                ) [ 0000000000]
StgValue_29          (call                ) [ 0000000000]
StgValue_31          (call                ) [ 0000000000]
StgValue_33          (specdataflowpipeline) [ 0000000000]
StgValue_34          (specbitsmap         ) [ 0000000000]
StgValue_35          (specbitsmap         ) [ 0000000000]
StgValue_36          (specbitsmap         ) [ 0000000000]
StgValue_37          (specbitsmap         ) [ 0000000000]
StgValue_38          (specbitsmap         ) [ 0000000000]
StgValue_39          (specbitsmap         ) [ 0000000000]
StgValue_40          (specbitsmap         ) [ 0000000000]
StgValue_41          (specbitsmap         ) [ 0000000000]
StgValue_42          (specbitsmap         ) [ 0000000000]
StgValue_43          (specbitsmap         ) [ 0000000000]
StgValue_44          (specbitsmap         ) [ 0000000000]
StgValue_45          (spectopmodule       ) [ 0000000000]
empty                (specchannel         ) [ 0000000000]
StgValue_47          (specinterface       ) [ 0000000000]
empty_207            (specchannel         ) [ 0000000000]
StgValue_49          (specinterface       ) [ 0000000000]
StgValue_50          (specinterface       ) [ 0000000000]
StgValue_51          (specinterface       ) [ 0000000000]
StgValue_52          (specinterface       ) [ 0000000000]
StgValue_53          (specinterface       ) [ 0000000000]
StgValue_54          (specinterface       ) [ 0000000000]
StgValue_55          (specinterface       ) [ 0000000000]
empty_208            (specchannel         ) [ 0000000000]
StgValue_57          (specinterface       ) [ 0000000000]
empty_209            (specchannel         ) [ 0000000000]
StgValue_59          (specinterface       ) [ 0000000000]
empty_210            (specchannel         ) [ 0000000000]
StgValue_61          (specinterface       ) [ 0000000000]
empty_211            (specchannel         ) [ 0000000000]
StgValue_63          (specinterface       ) [ 0000000000]
empty_212            (specchannel         ) [ 0000000000]
StgValue_65          (specinterface       ) [ 0000000000]
empty_213            (specchannel         ) [ 0000000000]
StgValue_67          (specinterface       ) [ 0000000000]
empty_214            (specchannel         ) [ 0000000000]
StgValue_69          (specinterface       ) [ 0000000000]
empty_215            (specchannel         ) [ 0000000000]
StgValue_71          (specinterface       ) [ 0000000000]
empty_216            (specchannel         ) [ 0000000000]
StgValue_73          (specinterface       ) [ 0000000000]
empty_217            (specchannel         ) [ 0000000000]
StgValue_75          (specinterface       ) [ 0000000000]
StgValue_76          (call                ) [ 0000000000]
StgValue_77          (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axis_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axis_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axis_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axis_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rows">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cols">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="label_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="score">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="convlayer1_k_val_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer1_k_val_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="convlayer1_k_rows">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer1_k_rows"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="convlayer1_k_cols">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer1_k_cols"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="convlayer1_b_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer1_b_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="convlayer1_output_ro">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer1_output_ro"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="convlayer1_output_co">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer1_output_co"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="convlayer2_k_rows">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer2_k_rows"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="convlayer2_k_cols">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer2_k_cols"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="convlayer2_k_val_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer2_k_val_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="convlayer2_b_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer2_b_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="convlayer2_output_ro">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer2_output_ro"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="convlayer2_output_co">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convlayer2_output_co"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cconlayer_k_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cconlayer_k_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="cconlayer_b_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cconlayer_b_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit8_proc"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Resize"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array2D"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnclassify"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNN_Core_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_rows_OC_V_c1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_OC_cols_OC_V_c1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_rows_OC_V_c2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_OC_cols_OC_V_c2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="input_cols_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_cols_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_rows_c_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_rows_c/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="src1_cols_V_c21_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_cols_V_c21/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src1_rows_V_c20_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_rows_V_c20/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src0_cols_V_c19_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_cols_V_c19/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="src0_rows_V_c18_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_rows_V_c18/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src1_cols_V_c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_cols_V_c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="src1_rows_V_c_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_rows_V_c/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="src0_cols_V_c_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_cols_V_c/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="src0_rows_V_c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_rows_V_c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src0_data_stream_0_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src1_data_stream_0_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_val_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_val_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="cols_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="rows_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_cnnclassify_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="6" slack="7"/>
<pin id="192" dir="0" index="3" bw="6" slack="7"/>
<pin id="193" dir="0" index="4" bw="32" slack="0"/>
<pin id="194" dir="0" index="5" bw="32" slack="0"/>
<pin id="195" dir="0" index="6" bw="18" slack="0"/>
<pin id="196" dir="0" index="7" bw="3" slack="0"/>
<pin id="197" dir="0" index="8" bw="3" slack="0"/>
<pin id="198" dir="0" index="9" bw="18" slack="0"/>
<pin id="199" dir="0" index="10" bw="6" slack="0"/>
<pin id="200" dir="0" index="11" bw="6" slack="0"/>
<pin id="201" dir="0" index="12" bw="3" slack="0"/>
<pin id="202" dir="0" index="13" bw="3" slack="0"/>
<pin id="203" dir="0" index="14" bw="18" slack="0"/>
<pin id="204" dir="0" index="15" bw="15" slack="0"/>
<pin id="205" dir="0" index="16" bw="5" slack="0"/>
<pin id="206" dir="0" index="17" bw="5" slack="0"/>
<pin id="207" dir="0" index="18" bw="19" slack="0"/>
<pin id="208" dir="0" index="19" bw="16" slack="0"/>
<pin id="209" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_Resize_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="3"/>
<pin id="230" dir="0" index="2" bw="32" slack="3"/>
<pin id="231" dir="0" index="3" bw="8" slack="3"/>
<pin id="232" dir="0" index="4" bw="6" slack="3"/>
<pin id="233" dir="0" index="5" bw="6" slack="3"/>
<pin id="234" dir="0" index="6" bw="8" slack="3"/>
<pin id="235" dir="0" index="7" bw="6" slack="3"/>
<pin id="236" dir="0" index="8" bw="6" slack="3"/>
<pin id="237" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_AXIvideo2Mat_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="0" index="4" bw="1" slack="0"/>
<pin id="245" dir="0" index="5" bw="1" slack="0"/>
<pin id="246" dir="0" index="6" bw="1" slack="0"/>
<pin id="247" dir="0" index="7" bw="1" slack="0"/>
<pin id="248" dir="0" index="8" bw="32" slack="1"/>
<pin id="249" dir="0" index="9" bw="32" slack="1"/>
<pin id="250" dir="0" index="10" bw="8" slack="1"/>
<pin id="251" dir="0" index="11" bw="32" slack="1"/>
<pin id="252" dir="0" index="12" bw="32" slack="1"/>
<pin id="253" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_Mat2Array2D_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="5"/>
<pin id="265" dir="0" index="2" bw="6" slack="5"/>
<pin id="266" dir="0" index="3" bw="8" slack="5"/>
<pin id="267" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="268" dir="0" index="5" bw="6" slack="5"/>
<pin id="269" dir="0" index="6" bw="6" slack="5"/>
<pin id="270" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_25_Block_Mat_exit8_proc_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="32" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="0" index="5" bw="6" slack="0"/>
<pin id="279" dir="0" index="6" bw="6" slack="0"/>
<pin id="280" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="input_cols_c_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="5"/>
<pin id="286" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="input_cols_c "/>
</bind>
</comp>

<comp id="290" class="1005" name="input_rows_c_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="5"/>
<pin id="292" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="input_rows_c "/>
</bind>
</comp>

<comp id="296" class="1005" name="src1_cols_V_c21_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="3"/>
<pin id="298" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src1_cols_V_c21 "/>
</bind>
</comp>

<comp id="302" class="1005" name="src1_rows_V_c20_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="3"/>
<pin id="304" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src1_rows_V_c20 "/>
</bind>
</comp>

<comp id="308" class="1005" name="src0_cols_V_c19_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_cols_V_c19 "/>
</bind>
</comp>

<comp id="314" class="1005" name="src0_rows_V_c18_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src0_rows_V_c18 "/>
</bind>
</comp>

<comp id="320" class="1005" name="src1_cols_V_c_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="src1_cols_V_c "/>
</bind>
</comp>

<comp id="326" class="1005" name="src1_rows_V_c_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="src1_rows_V_c "/>
</bind>
</comp>

<comp id="332" class="1005" name="src0_cols_V_c_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src0_cols_V_c "/>
</bind>
</comp>

<comp id="338" class="1005" name="src0_rows_V_c_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src0_rows_V_c "/>
</bind>
</comp>

<comp id="344" class="1005" name="src0_data_stream_0_s_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src0_data_stream_0_s "/>
</bind>
</comp>

<comp id="350" class="1005" name="src1_data_stream_0_s_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="3"/>
<pin id="352" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src1_data_stream_0_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="188" pin=6"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="188" pin=7"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="188" pin=8"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="188" pin=9"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="188" pin=10"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="188" pin=11"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="188" pin=12"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="188" pin=13"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="188" pin=14"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="188" pin=15"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="188" pin=16"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="188" pin=17"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="188" pin=18"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="188" pin=19"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="239" pin=5"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="239" pin=6"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="239" pin=7"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="182" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="176" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="287"><net_src comp="124" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="293"><net_src comp="128" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="262" pin=5"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="299"><net_src comp="132" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="227" pin=8"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="305"><net_src comp="136" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="227" pin=7"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="311"><net_src comp="140" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="239" pin=12"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="317"><net_src comp="144" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="239" pin=11"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="323"><net_src comp="148" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="272" pin=6"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="227" pin=5"/></net>

<net id="329"><net_src comp="152" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="335"><net_src comp="156" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="239" pin=9"/></net>

<net id="341"><net_src comp="160" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="239" pin=8"/></net>

<net id="347"><net_src comp="164" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="239" pin=10"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="353"><net_src comp="168" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="227" pin=6"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="262" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: label_r | {8 9 }
	Port: score | {8 9 }
	Port: convlayer1_output_ro | {8 9 }
	Port: convlayer1_output_co | {8 9 }
	Port: convlayer2_output_ro | {8 9 }
	Port: convlayer2_output_co | {8 9 }
 - Input state : 
	Port: CNN_Core : src_axis_V_data_V | {2 3 }
	Port: CNN_Core : src_axis_V_keep_V | {2 3 }
	Port: CNN_Core : src_axis_V_strb_V | {2 3 }
	Port: CNN_Core : src_axis_V_user_V | {2 3 }
	Port: CNN_Core : src_axis_V_last_V | {2 3 }
	Port: CNN_Core : src_axis_V_id_V | {2 3 }
	Port: CNN_Core : src_axis_V_dest_V | {2 3 }
	Port: CNN_Core : rows | {1 }
	Port: CNN_Core : cols | {1 }
	Port: CNN_Core : convlayer1_k_val_V | {8 9 }
	Port: CNN_Core : convlayer1_k_rows | {8 9 }
	Port: CNN_Core : convlayer1_k_cols | {8 9 }
	Port: CNN_Core : convlayer1_b_V | {8 9 }
	Port: CNN_Core : convlayer2_k_rows | {8 9 }
	Port: CNN_Core : convlayer2_k_cols | {8 9 }
	Port: CNN_Core : convlayer2_k_val_V | {8 9 }
	Port: CNN_Core : convlayer2_b_V | {8 9 }
	Port: CNN_Core : cconlayer_k_V | {8 9 }
	Port: CNN_Core : cconlayer_b_V | {8 9 }
  - Chain level:
	State 1
		StgValue_25 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |          grp_cnnclassify_fu_188         |    26   |   184   | 104.043 |  21354  |  29176  |
|          |            grp_Resize_fu_227            |    0    |    25   | 11.7985 |   7179  |   6441  |
|   call   |         grp_AXIvideo2Mat_fu_239         |    0    |    0    |  0.978  |   252   |   125   |
|          |          grp_Mat2Array2D_fu_262         |    0    |    0    |    0    |    56   |    87   |
|          | StgValue_25_Block_Mat_exit8_proc_fu_272 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   read   |          cols_read_read_fu_176          |    0    |    0    |    0    |    0    |    0    |
|          |          rows_read_read_fu_182          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |    26   |   209   |  116.82 |  28841  |  35829  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|    cconlayer_b_V   |    0   |   16   |    3   |
|    cconlayer_k_V   |    3   |    0   |    0   |
|   convlayer1_b_V   |    0   |   18   |    2   |
|  convlayer1_k_cols |    0   |    3   |    1   |
|  convlayer1_k_rows |    0   |    3   |    1   |
| convlayer1_k_val_V |    1   |    0   |    0   |
|convlayer1_output_co|    0   |   12   |    1   |
|convlayer1_output_ro|    0   |   12   |    1   |
|   convlayer2_b_V   |    0   |   15   |    3   |
|  convlayer2_k_cols |    0   |    3   |    4   |
|  convlayer2_k_rows |    0   |    3   |    4   |
| convlayer2_k_val_V |    2   |    0   |    0   |
|convlayer2_output_co|    0   |   10   |    1   |
|convlayer2_output_ro|    0   |   10   |    1   |
|     input_val_V    |    2   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    8   |   105  |   22   |
+--------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    input_cols_c_reg_284    |    6   |
|    input_rows_c_reg_290    |    6   |
|   src0_cols_V_c19_reg_308  |   32   |
|    src0_cols_V_c_reg_332   |   32   |
|src0_data_stream_0_s_reg_344|    8   |
|   src0_rows_V_c18_reg_314  |   32   |
|    src0_rows_V_c_reg_338   |   32   |
|   src1_cols_V_c21_reg_296  |    6   |
|    src1_cols_V_c_reg_320   |    6   |
|src1_data_stream_0_s_reg_350|    8   |
|   src1_rows_V_c20_reg_302  |    6   |
|    src1_rows_V_c_reg_326   |    6   |
+----------------------------+--------+
|            Total           |   180  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   26   |   209  |   116  |  28841 |  35829 |
|   Memory  |    8   |    -   |    -   |   105  |   22   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   34   |   209  |   116  |  29126 |  35851 |
+-----------+--------+--------+--------+--------+--------+
