$date
	Sun Jun 11 13:44:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux1to4_tb $end
$var wire 4 ! y [3:0] $end
$var reg 1 " in $end
$var reg 2 # sel [1:0] $end
$scope module d0 $end
$var wire 1 " in $end
$var wire 2 $ sel [1:0] $end
$var reg 4 % y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
b0 #
1"
b1 !
$end
#2
b10 !
b10 %
b1 #
b1 $
#4
b0 !
b0 %
b10 #
b10 $
0"
#6
b11 #
b11 $
