INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:28:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 2.288ns (31.523%)  route 4.970ns (68.477%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1785, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y87         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.424     1.186    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X23Y86         LUT5 (Prop_lut5_I0_O)        0.043     1.229 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.229    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.486 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.486    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.535 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.535    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.584 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.584    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.633 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.633    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X23Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.786 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[1]
                         net (fo=4, routed)           0.426     2.213    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_6
    SLICE_X25Y89         LUT3 (Prop_lut3_I0_O)        0.130     2.343 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_6/O
                         net (fo=34, routed)          0.844     3.186    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_6_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I5_O)        0.131     3.317 r  lsq1/handshake_lsq_lsq1_core/dataReg[6]_i_3/O
                         net (fo=2, routed)           0.245     3.562    lsq1/handshake_lsq_lsq1_core/dataReg[6]_i_3_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I4_O)        0.043     3.605 r  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_3/O
                         net (fo=7, routed)           0.768     4.373    lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_3_n_0
    SLICE_X15Y87         LUT4 (Prop_lut4_I2_O)        0.043     4.416 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.284     4.700    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X19Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.743 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.325     5.068    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X17Y90         LUT5 (Prop_lut5_I2_O)        0.043     5.111 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.239     5.350    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.043     5.393 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.393    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.566 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.566    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.688 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.427     6.115    addf0/operator/CO[0]
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.134     6.249 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.249    addf0/operator/p_1_in[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     6.471 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.471    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.573 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.261     6.834    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I2_O)        0.119     6.953 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.198     7.151    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.043     7.194 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.175     7.369    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X11Y90         LUT3 (Prop_lut3_I1_O)        0.043     7.412 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.354     7.766    addf0/operator/RightShifterComponent/level4_c1_reg[23]_1
    SLICE_X2Y89          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1785, unset)         0.483     9.183    addf0/operator/RightShifterComponent/clk
    SLICE_X2Y89          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.271     8.876    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  1.110    




