//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__closesthit__mesh_radiance__blurred_dot
.const .align 8 .b8 params[288];

.visible .entry __closesthit__mesh_radiance__blurred_dot()
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<314>;
	.reg .b32 	%r<44>;
	.reg .b64 	%rd<55>;


	// begin inline asm
	call (%rd12), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
	ld.u32 	%r8, [%rd12+96];
	and.b32  	%r42, %r8, 1073741823;
	// begin inline asm
	call (%r7), _optix_read_primitive_idx, ();
	// end inline asm
	cvt.s64.s32 	%rd2, %r7;
	ld.u64 	%rd13, [%rd12+16];
	mul.wide.s32 	%rd14, %r7, 12;
	add.s64 	%rd15, %rd13, %rd14;
	ld.u32 	%r9, [%rd15];
	cvt.u64.u32 	%rd3, %r9;
	ld.u64 	%rd16, [%rd12];
	mul.wide.u32 	%rd17, %r9, 12;
	add.s64 	%rd18, %rd16, %rd17;
	ld.f32 	%f1, [%rd18];
	ld.f32 	%f2, [%rd18+4];
	ld.f32 	%f3, [%rd18+8];
	ld.u32 	%r10, [%rd15+4];
	cvt.u64.u32 	%rd4, %r10;
	mul.wide.u32 	%rd19, %r10, 12;
	add.s64 	%rd20, %rd16, %rd19;
	ld.f32 	%f4, [%rd20];
	ld.f32 	%f5, [%rd20+4];
	ld.f32 	%f6, [%rd20+8];
	ld.u32 	%r11, [%rd15+8];
	cvt.u64.u32 	%rd5, %r11;
	mul.wide.u32 	%rd21, %r11, 12;
	add.s64 	%rd22, %rd16, %rd21;
	ld.f32 	%f7, [%rd22];
	ld.f32 	%f8, [%rd22+4];
	ld.f32 	%f9, [%rd22+8];
	// begin inline asm
	call (%f301, %f302), _optix_get_triangle_barycentrics, ();
	// end inline asm
	mov.f32 	%f89, 0f3F800000;
	sub.ftz.f32 	%f90, %f89, %f301;
	sub.ftz.f32 	%f12, %f90, %f302;
	sub.ftz.f32 	%f91, %f4, %f1;
	sub.ftz.f32 	%f92, %f5, %f2;
	sub.ftz.f32 	%f93, %f6, %f3;
	sub.ftz.f32 	%f94, %f7, %f1;
	sub.ftz.f32 	%f95, %f8, %f2;
	sub.ftz.f32 	%f96, %f9, %f3;
	mul.ftz.f32 	%f97, %f92, %f96;
	mul.ftz.f32 	%f98, %f93, %f95;
	sub.ftz.f32 	%f291, %f97, %f98;
	mul.ftz.f32 	%f99, %f93, %f94;
	mul.ftz.f32 	%f100, %f91, %f96;
	sub.ftz.f32 	%f290, %f99, %f100;
	mul.ftz.f32 	%f101, %f91, %f95;
	mul.ftz.f32 	%f102, %f92, %f94;
	sub.ftz.f32 	%f289, %f101, %f102;
	mul.ftz.f32 	%f103, %f1, %f12;
	mul.ftz.f32 	%f104, %f2, %f12;
	mul.ftz.f32 	%f105, %f3, %f12;
	fma.rn.ftz.f32 	%f106, %f4, %f301, %f103;
	fma.rn.ftz.f32 	%f107, %f5, %f301, %f104;
	fma.rn.ftz.f32 	%f108, %f6, %f301, %f105;
	fma.rn.ftz.f32 	%f16, %f7, %f302, %f106;
	fma.rn.ftz.f32 	%f17, %f8, %f302, %f107;
	fma.rn.ftz.f32 	%f18, %f9, %f302, %f108;
	ld.u32 	%r12, [%rd12+100];
	setp.eq.s32 	%p1, %r12, 10;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;

$L__BB0_2:
	cvt.u32.u64 	%r18, %rd5;
	cvt.u32.u64 	%r17, %rd2;
	mov.u32 	%r16, 3;
	// begin inline asm
	call _optix_set_payload, (%r16, %r17);
	// end inline asm
	setp.gt.ftz.f32 	%p2, %f302, %f301;
	cvt.u32.u64 	%r19, %rd4;
	selp.b32 	%r20, %r18, %r19, %p2;
	selp.b32 	%r21, -2147483648, 1073741824, %p2;
	selp.f32 	%f109, %f302, %f301, %p2;
	setp.gt.ftz.f32 	%p3, %f12, %f109;
	cvt.u32.u64 	%r22, %rd3;
	selp.b32 	%r43, %r22, %r20, %p3;
	selp.b32 	%r23, 0, %r21, %p3;
	or.b32  	%r42, %r23, %r42;
	ld.u64 	%rd6, [%rd12+24];
	setp.eq.s64 	%p4, %rd6, 0;
	@%p4 bra 	$L__BB0_4;

	ld.u64 	%rd23, [%rd12+32];
	mul.lo.s64 	%rd24, %rd2, 12;
	add.s64 	%rd25, %rd23, %rd24;
	ld.u32 	%r24, [%rd25];
	mul.wide.u32 	%rd26, %r24, 12;
	add.s64 	%rd27, %rd6, %rd26;
	ld.f32 	%f110, [%rd27];
	ld.f32 	%f111, [%rd27+4];
	ld.f32 	%f112, [%rd27+8];
	ld.u32 	%r25, [%rd25+4];
	mul.wide.u32 	%rd28, %r25, 12;
	add.s64 	%rd29, %rd6, %rd28;
	ld.f32 	%f113, [%rd29];
	mul.ftz.f32 	%f114, %f301, %f113;
	ld.f32 	%f115, [%rd29+4];
	mul.ftz.f32 	%f116, %f301, %f115;
	ld.f32 	%f117, [%rd29+8];
	mul.ftz.f32 	%f118, %f301, %f117;
	fma.rn.ftz.f32 	%f119, %f12, %f110, %f114;
	fma.rn.ftz.f32 	%f120, %f12, %f111, %f116;
	fma.rn.ftz.f32 	%f121, %f12, %f112, %f118;
	ld.u32 	%r26, [%rd25+8];
	mul.wide.u32 	%rd30, %r26, 12;
	add.s64 	%rd31, %rd6, %rd30;
	ld.f32 	%f122, [%rd31];
	ld.f32 	%f123, [%rd31+4];
	ld.f32 	%f124, [%rd31+8];
	fma.rn.ftz.f32 	%f291, %f302, %f122, %f119;
	fma.rn.ftz.f32 	%f290, %f302, %f123, %f120;
	fma.rn.ftz.f32 	%f289, %f302, %f124, %f121;
	bra.uni 	$L__BB0_4;

$L__BB0_1:
	cvt.u32.u64 	%r15, %rd2;
	shr.s32 	%r43, %r15, 2;
	mov.u32 	%r13, 3;
	// begin inline asm
	call _optix_set_payload, (%r13, %r43);
	// end inline asm

$L__BB0_4:
	mov.u32 	%r27, 2;
	// begin inline asm
	call _optix_set_payload, (%r27, %r42);
	// end inline asm
	ld.v4.f32 	{%f125, %f126, %f127, %f310}, [%rd12+112];
	ld.f32 	%f294, [%rd12+80];
	setp.lt.ftz.f32 	%p5, %f294, 0f00000000;
	@%p5 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_5;

$L__BB0_6:
	ld.u64 	%rd7, [%rd12+8];
	ld.u32 	%r29, [%rd12+100];
	setp.eq.s32 	%p6, %r29, 9;
	@%p6 bra 	$L__BB0_11;

	setp.ne.s32 	%p7, %r29, 10;
	@%p7 bra 	$L__BB0_12;

	ld.u8 	%rs1, [%rd12+188];
	and.b16  	%rs2, %rs1, 64;
	setp.eq.s16 	%p8, %rs2, 0;
	@%p8 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	mul.lo.s64 	%rd34, %rd3, 12;
	add.s64 	%rd35, %rd7, %rd34;
	ld.f32 	%f130, [%rd35];
	ld.f32 	%f131, [%rd35+4];
	ld.f32 	%f132, [%rd35+8];
	mul.lo.s64 	%rd36, %rd4, 12;
	add.s64 	%rd37, %rd7, %rd36;
	ld.f32 	%f133, [%rd37];
	mul.ftz.f32 	%f134, %f301, %f133;
	ld.f32 	%f135, [%rd37+4];
	mul.ftz.f32 	%f136, %f301, %f135;
	ld.f32 	%f137, [%rd37+8];
	mul.ftz.f32 	%f138, %f301, %f137;
	fma.rn.ftz.f32 	%f139, %f12, %f130, %f134;
	fma.rn.ftz.f32 	%f140, %f12, %f131, %f136;
	fma.rn.ftz.f32 	%f141, %f12, %f132, %f138;
	mul.lo.s64 	%rd38, %rd5, 12;
	add.s64 	%rd39, %rd7, %rd38;
	ld.f32 	%f142, [%rd39];
	ld.f32 	%f143, [%rd39+4];
	ld.f32 	%f144, [%rd39+8];
	fma.rn.ftz.f32 	%f294, %f302, %f142, %f139;
	fma.rn.ftz.f32 	%f293, %f302, %f143, %f140;
	fma.rn.ftz.f32 	%f292, %f302, %f144, %f141;
	bra.uni 	$L__BB0_12;

$L__BB0_5:
	ld.f32 	%f293, [%rd12+84];
	ld.f32 	%f292, [%rd12+88];
	bra.uni 	$L__BB0_12;

$L__BB0_11:
	mul.wide.u32 	%rd40, %r43, 12;
	add.s64 	%rd41, %rd7, %rd40;
	ld.f32 	%f294, [%rd41];
	ld.f32 	%f293, [%rd41+4];
	ld.f32 	%f292, [%rd41+8];
	bra.uni 	$L__BB0_12;

$L__BB0_9:
	mul.lo.s64 	%rd32, %rd2, 12;
	add.s64 	%rd33, %rd7, %rd32;
	ld.f32 	%f294, [%rd33];
	ld.f32 	%f293, [%rd33+4];
	ld.f32 	%f292, [%rd33+8];

$L__BB0_12:
	mul.ftz.f32 	%f313, %f125, %f294;
	mul.ftz.f32 	%f312, %f126, %f293;
	mul.ftz.f32 	%f311, %f127, %f292;
	ld.u32 	%r30, [%rd12+224];
	setp.eq.s32 	%p9, %r30, 0;
	@%p9 bra 	$L__BB0_19;

	ld.u64 	%rd8, [%rd12+40];
	setp.eq.s64 	%p10, %rd8, 0;
	mov.f32 	%f297, 0f3F7EB852;
	mov.f32 	%f296, 0f3BA3D70A;
	mov.f32 	%f295, 0f3F000000;
	mov.f32 	%f298, %f297;
	mov.f32 	%f299, %f296;
	mov.f32 	%f300, %f297;
	@%p10 bra 	$L__BB0_15;

	ld.u64 	%rd42, [%rd12+48];
	mul.lo.s64 	%rd43, %rd2, 12;
	add.s64 	%rd44, %rd42, %rd43;
	ld.u32 	%r31, [%rd44];
	mul.wide.u32 	%rd45, %r31, 8;
	add.s64 	%rd46, %rd8, %rd45;
	ld.v2.f32 	{%f299, %f300}, [%rd46];
	ld.u32 	%r32, [%rd44+4];
	mul.wide.u32 	%rd47, %r32, 8;
	add.s64 	%rd48, %rd8, %rd47;
	ld.v2.f32 	{%f297, %f298}, [%rd48];
	ld.u32 	%r33, [%rd44+8];
	mul.wide.u32 	%rd49, %r33, 8;
	add.s64 	%rd50, %rd8, %rd49;
	ld.v2.f32 	{%f295, %f296}, [%rd50];
	mul.ftz.f32 	%f157, %f301, %f297;
	mul.ftz.f32 	%f158, %f301, %f298;
	fma.rn.ftz.f32 	%f159, %f12, %f299, %f157;
	fma.rn.ftz.f32 	%f160, %f12, %f300, %f158;
	fma.rn.ftz.f32 	%f301, %f302, %f295, %f159;
	fma.rn.ftz.f32 	%f302, %f302, %f296, %f160;

$L__BB0_15:
	ld.u64 	%rd51, [%rd12+192];
	ld.u64 	%rd9, [%rd51];
	setp.eq.s64 	%p11, %rd9, 0;
	@%p11 bra 	$L__BB0_17;

	tex.2d.v4.f32.f32 	{%f161, %f162, %f163, %f164}, [%rd9, {%f301, %f302}];
	mul.ftz.f32 	%f313, %f313, %f161;
	mul.ftz.f32 	%f312, %f312, %f162;
	mul.ftz.f32 	%f311, %f311, %f163;
	mul.ftz.f32 	%f310, %f310, %f164;

$L__BB0_17:
	ld.u64 	%rd52, [%rd12+216];
	ld.u64 	%rd10, [%rd52];
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB0_19;

	sub.ftz.f32 	%f165, %f298, %f296;
	sub.ftz.f32 	%f166, %f299, %f295;
	mul.ftz.f32 	%f167, %f165, %f166;
	sub.ftz.f32 	%f168, %f300, %f296;
	sub.ftz.f32 	%f169, %f297, %f295;
	mul.ftz.f32 	%f170, %f169, %f168;
	sub.ftz.f32 	%f171, %f167, %f170;
	rcp.approx.ftz.f32 	%f172, %f171;
	sub.ftz.f32 	%f173, %f1, %f7;
	mul.ftz.f32 	%f174, %f173, %f165;
	sub.ftz.f32 	%f175, %f2, %f8;
	mul.ftz.f32 	%f176, %f175, %f165;
	sub.ftz.f32 	%f177, %f3, %f9;
	mul.ftz.f32 	%f178, %f177, %f165;
	sub.ftz.f32 	%f179, %f4, %f7;
	mul.ftz.f32 	%f180, %f179, %f168;
	sub.ftz.f32 	%f181, %f5, %f8;
	mul.ftz.f32 	%f182, %f181, %f168;
	sub.ftz.f32 	%f183, %f6, %f9;
	mul.ftz.f32 	%f184, %f183, %f168;
	sub.ftz.f32 	%f185, %f174, %f180;
	sub.ftz.f32 	%f186, %f176, %f182;
	sub.ftz.f32 	%f187, %f178, %f184;
	mul.ftz.f32 	%f188, %f172, %f185;
	mul.ftz.f32 	%f189, %f172, %f186;
	mul.ftz.f32 	%f190, %f172, %f187;
	mul.ftz.f32 	%f191, %f173, %f169;
	mul.ftz.f32 	%f192, %f175, %f169;
	mul.ftz.f32 	%f193, %f177, %f169;
	mul.ftz.f32 	%f194, %f179, %f166;
	mul.ftz.f32 	%f195, %f181, %f166;
	mul.ftz.f32 	%f196, %f183, %f166;
	sub.ftz.f32 	%f197, %f194, %f191;
	sub.ftz.f32 	%f198, %f195, %f192;
	sub.ftz.f32 	%f199, %f196, %f193;
	mul.ftz.f32 	%f200, %f172, %f197;
	mul.ftz.f32 	%f201, %f172, %f198;
	mul.ftz.f32 	%f202, %f172, %f199;
	tex.2d.v4.f32.f32 	{%f203, %f204, %f205, %f206}, [%rd10, {%f301, %f302}];
	mul.ftz.f32 	%f207, %f291, %f291;
	fma.rn.ftz.f32 	%f208, %f290, %f290, %f207;
	fma.rn.ftz.f32 	%f209, %f289, %f289, %f208;
	rsqrt.approx.ftz.f32 	%f210, %f209;
	mul.ftz.f32 	%f211, %f189, %f189;
	fma.rn.ftz.f32 	%f212, %f188, %f188, %f211;
	fma.rn.ftz.f32 	%f213, %f190, %f190, %f212;
	rsqrt.approx.ftz.f32 	%f214, %f213;
	mul.ftz.f32 	%f215, %f188, %f214;
	mul.ftz.f32 	%f216, %f189, %f214;
	mul.ftz.f32 	%f217, %f190, %f214;
	mul.ftz.f32 	%f218, %f203, %f215;
	mul.ftz.f32 	%f219, %f203, %f216;
	mul.ftz.f32 	%f220, %f203, %f217;
	fma.rn.ftz.f32 	%f221, %f291, %f210, %f218;
	fma.rn.ftz.f32 	%f222, %f290, %f210, %f219;
	fma.rn.ftz.f32 	%f223, %f289, %f210, %f220;
	ld.f32 	%f224, [%rd12+184];
	mul.ftz.f32 	%f225, %f224, %f204;
	mul.ftz.f32 	%f226, %f201, %f201;
	fma.rn.ftz.f32 	%f227, %f200, %f200, %f226;
	fma.rn.ftz.f32 	%f228, %f202, %f202, %f227;
	rsqrt.approx.ftz.f32 	%f229, %f228;
	mul.ftz.f32 	%f230, %f200, %f229;
	mul.ftz.f32 	%f231, %f201, %f229;
	mul.ftz.f32 	%f232, %f202, %f229;
	fma.rn.ftz.f32 	%f291, %f225, %f230, %f221;
	fma.rn.ftz.f32 	%f290, %f225, %f231, %f222;
	fma.rn.ftz.f32 	%f289, %f225, %f232, %f223;

$L__BB0_19:
	mov.u32 	%r35, 0;
	// begin inline asm
	call (%r34), _optix_get_payload, (%r35);
	// end inline asm
	mov.u32 	%r37, 1;
	// begin inline asm
	call (%r36), _optix_get_payload, (%r37);
	// end inline asm
	cvt.u64.u32 	%rd53, %r34;
	cvt.u64.u32 	%rd54, %r36;
	bfi.b64 	%rd11, %rd53, %rd54, 32, 32;
	// begin inline asm
	call (%f233), _optix_get_ray_tmax, ();
	// end inline asm
	st.v4.f32 	[%rd11+96], {%f16, %f17, %f18, %f233};
	mul.ftz.f32 	%f234, %f291, %f291;
	fma.rn.ftz.f32 	%f235, %f290, %f290, %f234;
	fma.rn.ftz.f32 	%f236, %f289, %f289, %f235;
	rsqrt.approx.ftz.f32 	%f237, %f236;
	mul.ftz.f32 	%f82, %f291, %f237;
	mul.ftz.f32 	%f83, %f290, %f237;
	mul.ftz.f32 	%f84, %f289, %f237;
	ld.f32 	%f238, [%rd11+128];
	ld.f32 	%f239, [%rd11+132];
	mul.ftz.f32 	%f240, %f239, %f83;
	fma.rn.ftz.f32 	%f241, %f238, %f82, %f240;
	ld.f32 	%f242, [%rd11+136];
	fma.rn.ftz.f32 	%f85, %f242, %f84, %f241;
	setp.lt.ftz.f32 	%p13, %f85, 0f00000000;
	@%p13 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_20;

$L__BB0_21:
	mul.ftz.f32 	%f245, %f85, 0f3F7BE76D;
	mul.ftz.f32 	%f246, %f85, %f245;
	mul.ftz.f32 	%f247, %f310, %f246;
	mul.ftz.f32 	%f248, %f246, %f247;
	mul.ftz.f32 	%f249, %f311, %f248;
	mul.ftz.f32 	%f250, %f312, %f248;
	mul.ftz.f32 	%f251, %f313, %f248;
	st.v2.f32 	[%rd11], {%f251, %f250};
	st.f32 	[%rd11+8], %f249;
	sub.ftz.f32 	%f86, %f89, %f248;
	st.v2.f32 	[%rd11+48], {%f86, %f86};
	st.f32 	[%rd11+56], %f86;
	ld.u8 	%rs3, [%rd11+15];
	and.b16  	%rs4, %rs3, 1;
	setp.eq.b16 	%p14, %rs4, 1;
	mov.pred 	%p15, 0;
	xor.pred  	%p16, %p14, %p15;
	not.pred 	%p17, %p16;
	@%p17 bra 	$L__BB0_23;

	ld.f32 	%f253, [%rd11];
	add.ftz.f32 	%f254, %f86, %f253;
	ld.f32 	%f255, [%rd11+4];
	add.ftz.f32 	%f256, %f86, %f255;
	ld.f32 	%f257, [%rd11+8];
	add.ftz.f32 	%f258, %f86, %f257;
	ld.f32 	%f259, [%rd11+16];
	mul.ftz.f32 	%f260, %f259, %f254;
	st.f32 	[%rd11+16], %f260;
	ld.f32 	%f261, [%rd11+20];
	mul.ftz.f32 	%f262, %f261, %f256;
	st.f32 	[%rd11+20], %f262;
	ld.f32 	%f263, [%rd11+24];
	mul.ftz.f32 	%f264, %f258, %f263;
	st.f32 	[%rd11+24], %f264;

$L__BB0_23:
	ld.u32 	%r40, [%rd11+44];
	setp.ne.s32 	%p18, %r40, 0;
	@%p18 bra 	$L__BB0_25;

	ld.const.v2.f32 	{%f265, %f266}, [params+144];
	mul.ftz.f32 	%f269, %f83, %f266;
	fma.rn.ftz.f32 	%f270, %f82, %f265, %f269;
	ld.const.f32 	%f271, [params+152];
	ld.const.v2.f32 	{%f272, %f273}, [params+160];
	mul.ftz.f32 	%f276, %f83, %f273;
	fma.rn.ftz.f32 	%f277, %f82, %f272, %f276;
	ld.const.f32 	%f278, [params+168];
	ld.const.v2.f32 	{%f279, %f280}, [params+176];
	mul.ftz.f32 	%f283, %f83, %f280;
	fma.rn.ftz.f32 	%f284, %f82, %f279, %f283;
	ld.const.f32 	%f285, [params+184];
	fma.rn.ftz.f32 	%f286, %f84, %f285, %f284;
	fma.rn.ftz.f32 	%f287, %f84, %f278, %f277;
	fma.rn.ftz.f32 	%f288, %f84, %f271, %f270;
	st.v2.f32 	[%rd11+32], {%f288, %f287};
	st.f32 	[%rd11+40], %f286;
	bra.uni 	$L__BB0_25;

$L__BB0_20:
	mov.f32 	%f243, 0f00000000;
	st.v2.f32 	[%rd11], {%f243, %f243};
	st.u32 	[%rd11+8], %r35;
	mov.u32 	%r39, 1065353216;
	st.v2.f32 	[%rd11+48], {%f89, %f89};
	st.u32 	[%rd11+56], %r39;

$L__BB0_25:
	mov.u32 	%r41, 1065353216;
	st.u32 	[%rd11+60], %r41;
	ret;

}

