Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 02:55:06 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_65/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.878      -23.022                     38                 1235       -0.029       -0.140                      8                 1235        1.725        0.000                       0                  1215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.878      -23.022                     38                 1235       -0.029       -0.140                      8                 1235        1.725        0.000                       0                  1215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           38  Failing Endpoints,  Worst Slack       -0.878ns,  Total Violation      -23.022ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.029ns,  Total Violation       -0.140ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 genblk1[86].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 2.004ns (42.136%)  route 2.752ns (57.864%))
  Logic Levels:           20  (CARRY8=12 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 6.360 - 4.000 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 1.005ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.914ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1214, estimated)     1.855     2.801    genblk1[86].reg_in/clk_IBUF_BUFG
    SLICE_X108Y459       FDRE                                         r  genblk1[86].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y459       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.877 r  genblk1[86].reg_in/reg_out_reg[1]/Q
                         net (fo=5, estimated)        0.264     3.141    conv/mul46/O87[1]
    SLICE_X108Y460       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     3.381 r  conv/mul46/reg_out_reg[0]_i_299/O[5]
                         net (fo=2, estimated)        0.252     3.633    conv/add000072/z[5]
    SLICE_X107Y462       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     3.670 r  conv/add000072/reg_out[0]_i_680/O
                         net (fo=1, routed)           0.022     3.692    conv/add000072/reg_out[0]_i_680_n_0
    SLICE_X107Y462       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.851 r  conv/add000072/reg_out_reg[0]_i_473/CO[7]
                         net (fo=1, estimated)        0.026     3.877    conv/add000072/reg_out_reg[0]_i_473_n_0
    SLICE_X107Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.933 r  conv/add000072/reg_out_reg[0]_i_472/O[0]
                         net (fo=2, estimated)        0.245     4.178    conv/add000072/reg_out_reg[0]_i_472_n_15
    SLICE_X108Y462       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.217 r  conv/add000072/reg_out[0]_i_474/O
                         net (fo=1, routed)           0.015     4.232    conv/add000072/reg_out[0]_i_474_n_0
    SLICE_X108Y462       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.349 r  conv/add000072/reg_out_reg[0]_i_298/CO[7]
                         net (fo=1, estimated)        0.026     4.375    conv/add000072/reg_out_reg[0]_i_298_n_0
    SLICE_X108Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.451 r  conv/add000072/reg_out_reg[0]_i_616/O[1]
                         net (fo=1, estimated)        0.222     4.673    conv/add000072/reg_out_reg[0]_i_616_n_14
    SLICE_X109Y461       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.709 r  conv/add000072/reg_out[0]_i_401/O
                         net (fo=1, routed)           0.009     4.718    conv/add000072/reg_out[0]_i_401_n_0
    SLICE_X109Y461       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     4.898 r  conv/add000072/reg_out_reg[0]_i_258/O[5]
                         net (fo=1, estimated)        0.185     5.083    conv/add000072/reg_out_reg[0]_i_258_n_10
    SLICE_X109Y458       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.118 r  conv/add000072/reg_out[0]_i_110/O
                         net (fo=1, routed)           0.011     5.129    conv/add000072/reg_out[0]_i_110_n_0
    SLICE_X109Y458       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.284 r  conv/add000072/reg_out_reg[0]_i_41/CO[7]
                         net (fo=1, estimated)        0.026     5.310    conv/add000072/reg_out_reg[0]_i_41_n_0
    SLICE_X109Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.366 r  conv/add000072/reg_out_reg[21]_i_29/O[0]
                         net (fo=2, estimated)        0.245     5.611    conv/add000072/reg_out_reg[21]_i_29_n_15
    SLICE_X111Y463       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.647 r  conv/add000072/reg_out[21]_i_33/O
                         net (fo=1, routed)           0.010     5.657    conv/add000072/reg_out[21]_i_33_n_0
    SLICE_X111Y463       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.772 r  conv/add000072/reg_out_reg[21]_i_22/CO[7]
                         net (fo=1, estimated)        0.026     5.798    conv/add000072/reg_out_reg[21]_i_22_n_0
    SLICE_X111Y464       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.865 r  conv/add000072/reg_out_reg[21]_i_21/O[2]
                         net (fo=1, estimated)        0.545     6.410    conv/add000072/reg_out_reg[21]_i_21_n_13
    SLICE_X112Y462       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.446 r  conv/add000072/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.009     6.455    conv/add000072/reg_out[21]_i_12_n_0
    SLICE_X112Y462       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     6.599 r  conv/add000072/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.184     6.783    conv/add000068/reg_out_reg[21]_0[0]
    SLICE_X112Y465       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.833 r  conv/add000068/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.842    conv/add000072/reg_out_reg[21]_0[0]
    SLICE_X112Y465       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     7.022 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.133     7.155    reg_out/a[21]
    SLICE_X112Y465       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     7.269 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.288     7.557    reg_out/reg_out[21]_i_1_n_0
    SLICE_X112Y464       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1214, estimated)     1.704     6.360    reg_out/clk_IBUF_BUFG
    SLICE_X112Y464       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.429     6.788    
                         clock uncertainty           -0.035     6.753    
    SLICE_X112Y464       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.679    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 -0.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 demux/genblk1[91].z_reg[91][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[91].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.059ns (41.259%)  route 0.084ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.614ns (routing 0.914ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.861ns (routing 1.005ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1214, estimated)     1.614     2.270    demux/clk_IBUF_BUFG
    SLICE_X106Y471       FDRE                                         r  demux/genblk1[91].z_reg[91][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y471       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.329 r  demux/genblk1[91].z_reg[91][3]/Q
                         net (fo=1, estimated)        0.084     2.413    genblk1[91].reg_in/D[3]
    SLICE_X107Y471       FDRE                                         r  genblk1[91].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1214, estimated)     1.861     2.807    genblk1[91].reg_in/clk_IBUF_BUFG
    SLICE_X107Y471       FDRE                                         r  genblk1[91].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.427     2.380    
    SLICE_X107Y471       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.441    genblk1[91].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                 -0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X109Y494  demux/genblk1[127].z_reg[127][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y505  demux/genblk1[120].z_reg[120][5]/C



