# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../neanderv2.srcs/sources_1/new/neanderv2.vhd" \
"../../../../neanderv2.srcs/sim_1/new/tb_neanderv2.vhd" \

# Do not sort compile order
nosort
