// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "02/08/2019 20:48:23"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS);
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic [9:0] SW ;
input 	reg CLOCK_50 ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \fbwhite|Add1~37_sumout ;
wire \fbwhite|Equal1~0_combout ;
wire \fbwhite|Add0~1_sumout ;
wire \fbwhite|Add0~2 ;
wire \fbwhite|Add0~29_sumout ;
wire \fbwhite|Add0~30 ;
wire \fbwhite|Add0~33_sumout ;
wire \fbwhite|Add0~34 ;
wire \fbwhite|Add0~37_sumout ;
wire \fbwhite|Add0~38 ;
wire \fbwhite|Add0~41_sumout ;
wire \fbwhite|Add0~42 ;
wire \fbwhite|Add0~17_sumout ;
wire \fbwhite|hcount[5]~DUPLICATE_q ;
wire \fbwhite|Add0~18 ;
wire \fbwhite|Add0~13_sumout ;
wire \fbwhite|Add0~14 ;
wire \fbwhite|Add0~25_sumout ;
wire \fbwhite|Add0~26 ;
wire \fbwhite|Add0~9_sumout ;
wire \fbwhite|Add0~10 ;
wire \fbwhite|Add0~5_sumout ;
wire \fbwhite|hcount[9]~DUPLICATE_q ;
wire \fbwhite|Add0~6 ;
wire \fbwhite|Add0~21_sumout ;
wire \fbwhite|hcount[10]~DUPLICATE_q ;
wire \fbwhite|Equal0~1_combout ;
wire \fbwhite|Equal0~0_combout ;
wire \fbwhite|Equal0~2_combout ;
wire \fbwhite|vcount[6]~DUPLICATE_q ;
wire \fbwhite|Equal1~1_combout ;
wire \fbwhite|Equal1~2_combout ;
wire \fbwhite|Add1~38 ;
wire \fbwhite|Add1~9_sumout ;
wire \fbwhite|Add1~10 ;
wire \fbwhite|Add1~5_sumout ;
wire \fbwhite|Add1~6 ;
wire \fbwhite|Add1~17_sumout ;
wire \fbwhite|Add1~18 ;
wire \fbwhite|Add1~13_sumout ;
wire \fbwhite|Add1~14 ;
wire \fbwhite|Add1~33_sumout ;
wire \fbwhite|Add1~34 ;
wire \fbwhite|Add1~29_sumout ;
wire \fbwhite|Add1~30 ;
wire \fbwhite|Add1~25_sumout ;
wire \fbwhite|Add1~26 ;
wire \fbwhite|Add1~21_sumout ;
wire \fbwhite|Add1~22 ;
wire \fbwhite|Add1~1_sumout ;
wire \fbwhite|vcount[5]~DUPLICATE_q ;
wire \fbwhite|vcount[4]~DUPLICATE_q ;
wire \fbwhite|vcount[2]~DUPLICATE_q ;
wire \fbwhite|vcount[0]~DUPLICATE_q ;
wire \fbwhite|hcount[8]~DUPLICATE_q ;
wire \fbwhite|Add4~26 ;
wire \fbwhite|Add4~27 ;
wire \fbwhite|Add4~30 ;
wire \fbwhite|Add4~31 ;
wire \fbwhite|Add4~34 ;
wire \fbwhite|Add4~35 ;
wire \fbwhite|Add4~38 ;
wire \fbwhite|Add4~39 ;
wire \fbwhite|Add4~42 ;
wire \fbwhite|Add4~43 ;
wire \fbwhite|Add4~46 ;
wire \fbwhite|Add4~47 ;
wire \fbwhite|Add4~18 ;
wire \fbwhite|Add4~19 ;
wire \fbwhite|Add4~22 ;
wire \fbwhite|Add4~23 ;
wire \fbwhite|Add4~14 ;
wire \fbwhite|Add4~15 ;
wire \fbwhite|Add4~10 ;
wire \fbwhite|Add4~11 ;
wire \fbwhite|Add4~6 ;
wire \fbwhite|Add4~7 ;
wire \fbwhite|Add4~1_sumout ;
wire \fbwhite|Add4~9_sumout ;
wire \lineswhite|Add4~1_sumout ;
wire \cdiv|divided_clocks[0]~0_combout ;
wire \cdiv|Add0~81_sumout ;
wire \cdiv|divided_clocks[1]~feeder_combout ;
wire \cdiv|Add0~82 ;
wire \cdiv|Add0~77_sumout ;
wire \cdiv|Add0~78 ;
wire \cdiv|Add0~73_sumout ;
wire \cdiv|Add0~74 ;
wire \cdiv|Add0~69_sumout ;
wire \cdiv|Add0~70 ;
wire \cdiv|Add0~65_sumout ;
wire \cdiv|Add0~66 ;
wire \cdiv|Add0~61_sumout ;
wire \cdiv|Add0~62 ;
wire \cdiv|Add0~57_sumout ;
wire \cdiv|Add0~58 ;
wire \cdiv|Add0~53_sumout ;
wire \cdiv|Add0~54 ;
wire \cdiv|Add0~49_sumout ;
wire \cdiv|Add0~50 ;
wire \cdiv|Add0~45_sumout ;
wire \cdiv|Add0~46 ;
wire \cdiv|Add0~41_sumout ;
wire \cdiv|Add0~42 ;
wire \cdiv|Add0~37_sumout ;
wire \cdiv|Add0~38 ;
wire \cdiv|Add0~33_sumout ;
wire \cdiv|Add0~34 ;
wire \cdiv|Add0~29_sumout ;
wire \cdiv|Add0~30 ;
wire \cdiv|Add0~25_sumout ;
wire \cdiv|Add0~26 ;
wire \cdiv|Add0~21_sumout ;
wire \cdiv|Add0~22 ;
wire \cdiv|Add0~17_sumout ;
wire \cdiv|Add0~18 ;
wire \cdiv|Add0~13_sumout ;
wire \cdiv|Add0~14 ;
wire \cdiv|Add0~9_sumout ;
wire \cdiv|Add0~10 ;
wire \cdiv|Add0~5_sumout ;
wire \cdiv|Add0~6 ;
wire \cdiv|Add0~1_sumout ;
wire \c[0]~0_combout ;
wire \c[0]~DUPLICATE_q ;
wire \direction~DUPLICATE_q ;
wire \counter[1]~3_combout ;
wire \counter[2]~2_combout ;
wire \counter[2]~feeder_combout ;
wire \counter[2]~DUPLICATE_q ;
wire \counter[1]~DUPLICATE_q ;
wire \counter[3]~1_combout ;
wire \counter[4]~0_combout ;
wire \direction~0_combout ;
wire \direction~q ;
wire \d[4]~DUPLICATE_q ;
wire \Add1~42_cout ;
wire \Add1~37_sumout ;
wire \d[1]~DUPLICATE_q ;
wire \Add1~38 ;
wire \Add1~25_sumout ;
wire \d[2]~2_combout ;
wire \d[2]~DUPLICATE_q ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \d[3]~1_combout ;
wire \d[3]~DUPLICATE_q ;
wire \Add1~22 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \d[5]~3_combout ;
wire \d[5]~DUPLICATE_q ;
wire \lineswhite|a0[9]~3_combout ;
wire \d[10]~DUPLICATE_q ;
wire \Add1~30 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \d[8]~0_combout ;
wire \d[8]~DUPLICATE_q ;
wire \Add1~2 ;
wire \Add1~17_sumout ;
wire \d[9]~DUPLICATE_q ;
wire \Add1~18 ;
wire \Add1~13_sumout ;
wire \lineswhite|a0~2_combout ;
wire \d[7]~DUPLICATE_q ;
wire \lineswhite|a0[9]~4_combout ;
wire \Add0~42_cout ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \c[4]~3_combout ;
wire \Add0~22 ;
wire \Add0~33_sumout ;
wire \c[5]~DUPLICATE_q ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~5_sumout ;
wire \c[7]~1_combout ;
wire \Add0~6 ;
wire \Add0~13_sumout ;
wire \c[8]~2_combout ;
wire \c[8]~DUPLICATE_q ;
wire \c[7]~DUPLICATE_q ;
wire \c[6]~DUPLICATE_q ;
wire \c[3]~DUPLICATE_q ;
wire \c[4]~DUPLICATE_q ;
wire \lineswhite|a0[9]~0_combout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \c[9]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~1_sumout ;
wire \c[10]~DUPLICATE_q ;
wire \lineswhite|a0[9]~1_combout ;
wire \lineswhite|LessThan1~0_combout ;
wire \lineswhite|LessThan1~1_combout ;
wire \c[2]~DUPLICATE_q ;
wire \lineswhite|Add2~38_cout ;
wire \lineswhite|Add2~34 ;
wire \lineswhite|Add2~30 ;
wire \lineswhite|Add2~26 ;
wire \lineswhite|Add2~22 ;
wire \lineswhite|Add2~18 ;
wire \lineswhite|Add2~14 ;
wire \lineswhite|Add2~10 ;
wire \lineswhite|Add2~1_sumout ;
wire \c[1]~DUPLICATE_q ;
wire \lineswhite|Add3~46 ;
wire \lineswhite|Add3~42 ;
wire \lineswhite|Add3~38 ;
wire \lineswhite|Add3~34 ;
wire \lineswhite|Add3~30 ;
wire \lineswhite|Add3~26 ;
wire \lineswhite|Add3~22 ;
wire \lineswhite|Add3~18 ;
wire \lineswhite|Add3~14 ;
wire \lineswhite|Add3~10 ;
wire \lineswhite|Add3~1_sumout ;
wire \d[6]~DUPLICATE_q ;
wire \lineswhite|Add0~34 ;
wire \lineswhite|Add0~30 ;
wire \lineswhite|Add0~26 ;
wire \lineswhite|Add0~22 ;
wire \lineswhite|Add0~18 ;
wire \lineswhite|Add0~14 ;
wire \lineswhite|Add0~10 ;
wire \lineswhite|Add0~1_sumout ;
wire \lineswhite|Add1~46 ;
wire \lineswhite|Add1~42 ;
wire \lineswhite|Add1~38 ;
wire \lineswhite|Add1~34 ;
wire \lineswhite|Add1~30 ;
wire \lineswhite|Add1~26 ;
wire \lineswhite|Add1~22 ;
wire \lineswhite|Add1~18 ;
wire \lineswhite|Add1~14 ;
wire \lineswhite|Add1~10 ;
wire \lineswhite|Add1~1_sumout ;
wire \lineswhite|LessThan0~0_combout ;
wire \lineswhite|LessThan0~1_combout ;
wire \lineswhite|LessThan0~2_combout ;
wire \lineswhite|steep~0_combout ;
wire \lineswhite|Add2~9_sumout ;
wire \lineswhite|Add3~9_sumout ;
wire \lineswhite|Add0~9_sumout ;
wire \lineswhite|Add1~9_sumout ;
wire \lineswhite|steep~1_combout ;
wire \lineswhite|Add2~13_sumout ;
wire \lineswhite|Add0~13_sumout ;
wire \lineswhite|Add1~13_sumout ;
wire \lineswhite|steep~2_combout ;
wire \lineswhite|Add3~13_sumout ;
wire \lineswhite|Add2~17_sumout ;
wire \lineswhite|Add3~17_sumout ;
wire \lineswhite|Add0~17_sumout ;
wire \lineswhite|Add1~17_sumout ;
wire \lineswhite|steep~3_combout ;
wire \lineswhite|Add2~21_sumout ;
wire \lineswhite|Add0~21_sumout ;
wire \lineswhite|Add1~21_sumout ;
wire \lineswhite|steep~4_combout ;
wire \lineswhite|Add3~21_sumout ;
wire \lineswhite|Add2~25_sumout ;
wire \lineswhite|Add0~25_sumout ;
wire \lineswhite|Add1~25_sumout ;
wire \lineswhite|steep~5_combout ;
wire \lineswhite|Add3~25_sumout ;
wire \lineswhite|Add2~29_sumout ;
wire \lineswhite|Add0~29_sumout ;
wire \lineswhite|Add1~29_sumout ;
wire \lineswhite|steep~6_combout ;
wire \lineswhite|Add3~29_sumout ;
wire \lineswhite|Add2~33_sumout ;
wire \lineswhite|Add0~33_sumout ;
wire \lineswhite|Add1~33_sumout ;
wire \lineswhite|steep~7_combout ;
wire \lineswhite|Add3~33_sumout ;
wire \lineswhite|Add1~37_sumout ;
wire \lineswhite|steep~8_combout ;
wire \lineswhite|Add3~37_sumout ;
wire \lineswhite|Add1~41_sumout ;
wire \lineswhite|steep~9_combout ;
wire \lineswhite|Add3~41_sumout ;
wire \lineswhite|Add1~45_sumout ;
wire \lineswhite|steep~10_combout ;
wire \lineswhite|Add3~45_sumout ;
wire \lineswhite|LessThan2~46_cout ;
wire \lineswhite|LessThan2~42_cout ;
wire \lineswhite|LessThan2~38_cout ;
wire \lineswhite|LessThan2~34_cout ;
wire \lineswhite|LessThan2~30_cout ;
wire \lineswhite|LessThan2~26_cout ;
wire \lineswhite|LessThan2~22_cout ;
wire \lineswhite|LessThan2~18_cout ;
wire \lineswhite|LessThan2~14_cout ;
wire \lineswhite|LessThan2~10_cout ;
wire \lineswhite|LessThan2~6_cout ;
wire \lineswhite|LessThan2~1_sumout ;
wire \lineswhite|a0~5_combout ;
wire \lineswhite|a1~5_combout ;
wire \lineswhite|a1~7_combout ;
wire \lineswhite|a[0]~DUPLICATE_q ;
wire \lineswhite|a1~6_combout ;
wire \lineswhite|Equal0~2_combout ;
wire \lineswhite|state~7_combout ;
wire \lineswhite|state~5DUPLICATE_q ;
wire \lineswhite|a1~1_combout ;
wire \lineswhite|Add4~26 ;
wire \lineswhite|Add4~29_sumout ;
wire \lineswhite|a0~12_combout ;
wire \lineswhite|Add4~30 ;
wire \lineswhite|Add4~33_sumout ;
wire \lineswhite|a0~13_combout ;
wire \lineswhite|Add4~34 ;
wire \lineswhite|Add4~37_sumout ;
wire \~GND~combout ;
wire \lineswhite|Add4~38 ;
wire \lineswhite|Add4~41_sumout ;
wire \lineswhite|a[10]~DUPLICATE_q ;
wire \lineswhite|a1~0_combout ;
wire \lineswhite|Equal0~0_combout ;
wire \lineswhite|a1~8_combout ;
wire \lineswhite|a1~9_combout ;
wire \lineswhite|a1~10_combout ;
wire \lineswhite|Equal0~3_combout ;
wire \lineswhite|a1~4_combout ;
wire \lineswhite|a1~3_combout ;
wire \lineswhite|a1~2_combout ;
wire \lineswhite|Equal0~1_combout ;
wire \lineswhite|Selector1~0_combout ;
wire \lineswhite|state~6_q ;
wire \lineswhite|state~5_q ;
wire \lineswhite|state.00~0_combout ;
wire \lineswhite|Add4~2 ;
wire \lineswhite|Add4~5_sumout ;
wire \lineswhite|a0~6_combout ;
wire \lineswhite|Add4~6 ;
wire \lineswhite|Add4~9_sumout ;
wire \lineswhite|a0~7_combout ;
wire \lineswhite|Add4~10 ;
wire \lineswhite|Add4~13_sumout ;
wire \lineswhite|a0~8_combout ;
wire \lineswhite|Add4~14 ;
wire \lineswhite|Add4~17_sumout ;
wire \lineswhite|a0~9_combout ;
wire \lineswhite|Add4~18 ;
wire \lineswhite|Add4~21_sumout ;
wire \lineswhite|a0~10_combout ;
wire \lineswhite|Add4~22 ;
wire \lineswhite|Add4~25_sumout ;
wire \lineswhite|a0~11_combout ;
wire \lineswhite|y[6]~feeder_combout ;
wire \lineswhite|Add7~1_sumout ;
wire \lineswhite|LessThan1~2_combout ;
wire \lineswhite|Add1~2 ;
wire \lineswhite|Add1~5_sumout ;
wire \lineswhite|Add0~2 ;
wire \lineswhite|Add0~5_sumout ;
wire \lineswhite|delta_y~0_combout ;
wire \lineswhite|Add2~2 ;
wire \lineswhite|Add2~5_sumout ;
wire \lineswhite|Add3~2 ;
wire \lineswhite|Add3~5_sumout ;
wire \lineswhite|delta_y~1_combout ;
wire \lineswhite|delta_y~2_combout ;
wire \lineswhite|delta_y~3_combout ;
wire \lineswhite|delta_y~4_combout ;
wire \lineswhite|delta_y~5_combout ;
wire \lineswhite|delta_y~6_combout ;
wire \lineswhite|delta_y~7_combout ;
wire \lineswhite|delta_y~8_combout ;
wire \lineswhite|delta_y~9_combout ;
wire \lineswhite|delta_y~10_combout ;
wire \lineswhite|delta_y~11_combout ;
wire \lineswhite|delta_y~12_combout ;
wire \lineswhite|Add8~50_cout ;
wire \lineswhite|Add8~45_sumout ;
wire \lineswhite|delta_x~11_combout ;
wire \lineswhite|Add6~45_sumout ;
wire \lineswhite|Selector13~0_combout ;
wire \lineswhite|a0[9]~14_combout ;
wire \lineswhite|delta_x~10_combout ;
wire \lineswhite|Add8~46 ;
wire \lineswhite|Add8~41_sumout ;
wire \lineswhite|Add6~46 ;
wire \lineswhite|Add6~41_sumout ;
wire \lineswhite|Selector12~0_combout ;
wire \lineswhite|delta_x~9_combout ;
wire \lineswhite|Add8~42 ;
wire \lineswhite|Add8~37_sumout ;
wire \lineswhite|Add6~42 ;
wire \lineswhite|Add6~37_sumout ;
wire \lineswhite|Selector11~0_combout ;
wire \lineswhite|delta_x~8_combout ;
wire \lineswhite|error[2]~DUPLICATE_q ;
wire \lineswhite|Add8~38 ;
wire \lineswhite|Add8~33_sumout ;
wire \lineswhite|Add6~38 ;
wire \lineswhite|Add6~33_sumout ;
wire \lineswhite|Selector10~0_combout ;
wire \lineswhite|delta_x~7_combout ;
wire \lineswhite|Add8~34 ;
wire \lineswhite|Add8~29_sumout ;
wire \lineswhite|Add6~34 ;
wire \lineswhite|Add6~29_sumout ;
wire \lineswhite|Selector9~0_combout ;
wire \lineswhite|delta_x~6_combout ;
wire \lineswhite|Add8~30 ;
wire \lineswhite|Add8~25_sumout ;
wire \lineswhite|Add6~30 ;
wire \lineswhite|Add6~25_sumout ;
wire \lineswhite|Selector8~0_combout ;
wire \lineswhite|delta_x~5_combout ;
wire \lineswhite|Add8~26 ;
wire \lineswhite|Add8~21_sumout ;
wire \lineswhite|Add6~26 ;
wire \lineswhite|Add6~21_sumout ;
wire \lineswhite|Selector7~0_combout ;
wire \lineswhite|delta_x~4_combout ;
wire \lineswhite|Add8~22 ;
wire \lineswhite|Add8~17_sumout ;
wire \lineswhite|Add6~22 ;
wire \lineswhite|Add6~17_sumout ;
wire \lineswhite|Selector6~0_combout ;
wire \lineswhite|delta_x~3_combout ;
wire \lineswhite|Add8~18 ;
wire \lineswhite|Add8~13_sumout ;
wire \lineswhite|Add6~18 ;
wire \lineswhite|Add6~13_sumout ;
wire \lineswhite|Selector5~0_combout ;
wire \lineswhite|delta_x~2_combout ;
wire \lineswhite|error[8]~DUPLICATE_q ;
wire \lineswhite|Add8~14 ;
wire \lineswhite|Add8~9_sumout ;
wire \lineswhite|Add6~14 ;
wire \lineswhite|Add6~9_sumout ;
wire \lineswhite|Selector4~0_combout ;
wire \lineswhite|delta_x~1_combout ;
wire \lineswhite|error[9]~DUPLICATE_q ;
wire \lineswhite|Add8~10 ;
wire \lineswhite|Add8~5_sumout ;
wire \lineswhite|Add6~10 ;
wire \lineswhite|Add6~5_sumout ;
wire \lineswhite|Selector3~0_combout ;
wire \lineswhite|delta_x~0_combout ;
wire \lineswhite|Add8~6 ;
wire \lineswhite|Add8~1_sumout ;
wire \lineswhite|Add6~6 ;
wire \lineswhite|Add6~1_sumout ;
wire \lineswhite|Selector2~0_combout ;
wire \lineswhite|error[4]~DUPLICATE_q ;
wire \lineswhite|Add5~50_cout ;
wire \lineswhite|Add5~51 ;
wire \lineswhite|Add5~46_cout ;
wire \lineswhite|Add5~47 ;
wire \lineswhite|Add5~42_cout ;
wire \lineswhite|Add5~43 ;
wire \lineswhite|Add5~38_cout ;
wire \lineswhite|Add5~39 ;
wire \lineswhite|Add5~34_cout ;
wire \lineswhite|Add5~35 ;
wire \lineswhite|Add5~30_cout ;
wire \lineswhite|Add5~31 ;
wire \lineswhite|Add5~26_cout ;
wire \lineswhite|Add5~27 ;
wire \lineswhite|Add5~22_cout ;
wire \lineswhite|Add5~23 ;
wire \lineswhite|Add5~18_cout ;
wire \lineswhite|Add5~19 ;
wire \lineswhite|Add5~14_cout ;
wire \lineswhite|Add5~15 ;
wire \lineswhite|Add5~10_cout ;
wire \lineswhite|Add5~11 ;
wire \lineswhite|Add5~6_cout ;
wire \lineswhite|Add5~7 ;
wire \lineswhite|Add5~1_sumout ;
wire \lineswhite|b[1]~0_combout ;
wire \lineswhite|Add7~2 ;
wire \lineswhite|Add7~5_sumout ;
wire \lineswhite|b0~0_combout ;
wire \lineswhite|Add7~6 ;
wire \lineswhite|Add7~9_sumout ;
wire \lineswhite|b0~1_combout ;
wire \lineswhite|Add7~10 ;
wire \lineswhite|Add7~13_sumout ;
wire \lineswhite|b0~2_combout ;
wire \lineswhite|Add7~14 ;
wire \lineswhite|Add7~17_sumout ;
wire \lineswhite|b0~3_combout ;
wire \lineswhite|Add7~18 ;
wire \lineswhite|Add7~21_sumout ;
wire \lineswhite|b0~4_combout ;
wire \lineswhite|Add7~22 ;
wire \lineswhite|Add7~25_sumout ;
wire \lineswhite|b0~5_combout ;
wire \lineswhite|y[4]~feeder_combout ;
wire \lineswhite|y[3]~feeder_combout ;
wire \lineswhite|y[5]~feeder_combout ;
wire \lineswhite|y[2]~feeder_combout ;
wire \lineswhite|y[1]~feeder_combout ;
wire \lineswhite|Add7~26 ;
wire \lineswhite|Add7~29_sumout ;
wire \lineswhite|b0~6_combout ;
wire \lineswhite|Add7~30 ;
wire \lineswhite|Add7~33_sumout ;
wire \lineswhite|b0~7_combout ;
wire \lineswhite|Add7~34 ;
wire \lineswhite|Add7~37_sumout ;
wire \lineswhite|b0~8_combout ;
wire \lineswhite|Add7~38 ;
wire \lineswhite|Add7~41_sumout ;
wire \lineswhite|b0~9_combout ;
wire \lineswhite|x[10]~feeder_combout ;
wire \lineswhite|x[9]~feeder_combout ;
wire \lineswhite|y[0]~feeder_combout ;
wire \lineswhite|x[8]~feeder_combout ;
wire \lineswhite|x[7]~feeder_combout ;
wire \fbwhite|Add2~26 ;
wire \fbwhite|Add2~27 ;
wire \fbwhite|Add2~30 ;
wire \fbwhite|Add2~31 ;
wire \fbwhite|Add2~34 ;
wire \fbwhite|Add2~35 ;
wire \fbwhite|Add2~38 ;
wire \fbwhite|Add2~39 ;
wire \fbwhite|Add2~42 ;
wire \fbwhite|Add2~43 ;
wire \fbwhite|Add2~46 ;
wire \fbwhite|Add2~47 ;
wire \fbwhite|Add2~9_sumout ;
wire \lineswhite|y[7]~feeder_combout ;
wire \fbwhite|Add2~10 ;
wire \fbwhite|Add2~11 ;
wire \fbwhite|Add2~1_sumout ;
wire \lineswhite|y[8]~feeder_combout ;
wire \fbwhite|Add2~2 ;
wire \fbwhite|Add2~3 ;
wire \fbwhite|Add2~5_sumout ;
wire \lineswhite|y[10]~feeder_combout ;
wire \lineswhite|y[9]~feeder_combout ;
wire \fbwhite|Add2~6 ;
wire \fbwhite|Add2~7 ;
wire \fbwhite|Add2~18 ;
wire \fbwhite|Add2~19 ;
wire \fbwhite|Add2~21_sumout ;
wire \fbwhite|Add2~17_sumout ;
wire \fbwhite|Add2~22 ;
wire \fbwhite|Add2~23 ;
wire \fbwhite|Add2~13_sumout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout ;
wire \direction~_wirecell_combout ;
wire \lineswhite|x[0]~feeder_combout ;
wire \lineswhite|x[1]~feeder_combout ;
wire \lineswhite|x[2]~feeder_combout ;
wire \lineswhite|x[3]~feeder_combout ;
wire \lineswhite|x[4]~feeder_combout ;
wire \lineswhite|x[5]~feeder_combout ;
wire \lineswhite|x[6]~feeder_combout ;
wire \fbwhite|Add2~25_sumout ;
wire \fbwhite|Add2~29_sumout ;
wire \fbwhite|Add2~33_sumout ;
wire \fbwhite|Add2~37_sumout ;
wire \fbwhite|Add2~41_sumout ;
wire \fbwhite|hcount[1]~DUPLICATE_q ;
wire \fbwhite|Add4~25_sumout ;
wire \fbwhite|Add4~29_sumout ;
wire \fbwhite|Add4~33_sumout ;
wire \fbwhite|Add4~37_sumout ;
wire \fbwhite|Add4~41_sumout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \fbwhite|Add4~17_sumout ;
wire \fbwhite|Add4~13_sumout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout ;
wire \fbwhite|Add2~45_sumout ;
wire \fbwhite|Add4~45_sumout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \fbwhite|Add4~21_sumout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ;
wire \fbwhite|Add4~5_sumout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ;
wire \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ;
wire \fbwhite|Equal3~0_combout ;
wire \fbwhite|VGA_BLANK_n~0_combout ;
wire \fbwhite|VGA_BLANK_n~q ;
wire \fbwhite|VGA_HS~0_combout ;
wire \fbwhite|Equal3~1_combout ;
wire [10:0] \fbwhite|hcount ;
wire [5:0] \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b ;
wire [11:0] \lineswhite|error ;
wire [9:0] \fbwhite|vcount ;
wire [10:0] \lineswhite|a ;
wire [10:0] \lineswhite|x ;
wire [10:0] \lineswhite|y ;
wire [3:0] \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w ;
wire [10:0] \lineswhite|b ;
wire [4:0] counter;
wire [10:0] c;
wire [31:0] \cdiv|divided_clocks ;
wire [10:0] \lineswhite|a0 ;
wire [10:0] \lineswhite|a1 ;
wire [10:0] \lineswhite|b0 ;
wire [10:0] d;
wire [11:0] \lineswhite|delta_y ;
wire [11:0] \lineswhite|delta_x ;

wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [1:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  = \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\fbwhite|VGA_BLANK_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\fbwhite|hcount [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\fbwhite|VGA_HS~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\fbwhite|Equal3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N30
cyclonev_lcell_comb \fbwhite|Add1~37 (
// Equation(s):
// \fbwhite|Add1~37_sumout  = SUM(( \fbwhite|vcount [0] ) + ( VCC ) + ( !VCC ))
// \fbwhite|Add1~38  = CARRY(( \fbwhite|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~37_sumout ),
	.cout(\fbwhite|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~37 .extended_lut = "off";
defparam \fbwhite|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \fbwhite|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N0
cyclonev_lcell_comb \fbwhite|Equal1~0 (
// Equation(s):
// \fbwhite|Equal1~0_combout  = ( \fbwhite|vcount [3] & ( !\fbwhite|vcount [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fbwhite|vcount [3]),
	.dataf(!\fbwhite|vcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal1~0 .extended_lut = "off";
defparam \fbwhite|Equal1~0 .lut_mask = 64'h0000FFFF00000000;
defparam \fbwhite|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N0
cyclonev_lcell_comb \fbwhite|Add0~1 (
// Equation(s):
// \fbwhite|Add0~1_sumout  = SUM(( \fbwhite|hcount [0] ) + ( VCC ) + ( !VCC ))
// \fbwhite|Add0~2  = CARRY(( \fbwhite|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~1_sumout ),
	.cout(\fbwhite|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~1 .extended_lut = "off";
defparam \fbwhite|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \fbwhite|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N2
dffeas \fbwhite|hcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[0] .is_wysiwyg = "true";
defparam \fbwhite|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N3
cyclonev_lcell_comb \fbwhite|Add0~29 (
// Equation(s):
// \fbwhite|Add0~29_sumout  = SUM(( \fbwhite|hcount [1] ) + ( GND ) + ( \fbwhite|Add0~2  ))
// \fbwhite|Add0~30  = CARRY(( \fbwhite|hcount [1] ) + ( GND ) + ( \fbwhite|Add0~2  ))

	.dataa(!\fbwhite|hcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~29_sumout ),
	.cout(\fbwhite|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~29 .extended_lut = "off";
defparam \fbwhite|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \fbwhite|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N5
dffeas \fbwhite|hcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[1] .is_wysiwyg = "true";
defparam \fbwhite|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N6
cyclonev_lcell_comb \fbwhite|Add0~33 (
// Equation(s):
// \fbwhite|Add0~33_sumout  = SUM(( \fbwhite|hcount [2] ) + ( GND ) + ( \fbwhite|Add0~30  ))
// \fbwhite|Add0~34  = CARRY(( \fbwhite|hcount [2] ) + ( GND ) + ( \fbwhite|Add0~30  ))

	.dataa(gnd),
	.datab(!\fbwhite|hcount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~33_sumout ),
	.cout(\fbwhite|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~33 .extended_lut = "off";
defparam \fbwhite|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \fbwhite|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N8
dffeas \fbwhite|hcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[2] .is_wysiwyg = "true";
defparam \fbwhite|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N9
cyclonev_lcell_comb \fbwhite|Add0~37 (
// Equation(s):
// \fbwhite|Add0~37_sumout  = SUM(( \fbwhite|hcount [3] ) + ( GND ) + ( \fbwhite|Add0~34  ))
// \fbwhite|Add0~38  = CARRY(( \fbwhite|hcount [3] ) + ( GND ) + ( \fbwhite|Add0~34  ))

	.dataa(!\fbwhite|hcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~37_sumout ),
	.cout(\fbwhite|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~37 .extended_lut = "off";
defparam \fbwhite|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \fbwhite|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N10
dffeas \fbwhite|hcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[3] .is_wysiwyg = "true";
defparam \fbwhite|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N12
cyclonev_lcell_comb \fbwhite|Add0~41 (
// Equation(s):
// \fbwhite|Add0~41_sumout  = SUM(( \fbwhite|hcount [4] ) + ( GND ) + ( \fbwhite|Add0~38  ))
// \fbwhite|Add0~42  = CARRY(( \fbwhite|hcount [4] ) + ( GND ) + ( \fbwhite|Add0~38  ))

	.dataa(gnd),
	.datab(!\fbwhite|hcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~41_sumout ),
	.cout(\fbwhite|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~41 .extended_lut = "off";
defparam \fbwhite|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \fbwhite|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N14
dffeas \fbwhite|hcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[4] .is_wysiwyg = "true";
defparam \fbwhite|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N15
cyclonev_lcell_comb \fbwhite|Add0~17 (
// Equation(s):
// \fbwhite|Add0~17_sumout  = SUM(( \fbwhite|hcount[5]~DUPLICATE_q  ) + ( GND ) + ( \fbwhite|Add0~42  ))
// \fbwhite|Add0~18  = CARRY(( \fbwhite|hcount[5]~DUPLICATE_q  ) + ( GND ) + ( \fbwhite|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|hcount[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~17_sumout ),
	.cout(\fbwhite|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~17 .extended_lut = "off";
defparam \fbwhite|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fbwhite|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N17
dffeas \fbwhite|hcount[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[5]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|hcount[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N18
cyclonev_lcell_comb \fbwhite|Add0~13 (
// Equation(s):
// \fbwhite|Add0~13_sumout  = SUM(( \fbwhite|hcount [6] ) + ( GND ) + ( \fbwhite|Add0~18  ))
// \fbwhite|Add0~14  = CARRY(( \fbwhite|hcount [6] ) + ( GND ) + ( \fbwhite|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|hcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~13_sumout ),
	.cout(\fbwhite|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~13 .extended_lut = "off";
defparam \fbwhite|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fbwhite|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N20
dffeas \fbwhite|hcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[6] .is_wysiwyg = "true";
defparam \fbwhite|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N21
cyclonev_lcell_comb \fbwhite|Add0~25 (
// Equation(s):
// \fbwhite|Add0~25_sumout  = SUM(( \fbwhite|hcount [7] ) + ( GND ) + ( \fbwhite|Add0~14  ))
// \fbwhite|Add0~26  = CARRY(( \fbwhite|hcount [7] ) + ( GND ) + ( \fbwhite|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~25_sumout ),
	.cout(\fbwhite|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~25 .extended_lut = "off";
defparam \fbwhite|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \fbwhite|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N22
dffeas \fbwhite|hcount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[7] .is_wysiwyg = "true";
defparam \fbwhite|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N24
cyclonev_lcell_comb \fbwhite|Add0~9 (
// Equation(s):
// \fbwhite|Add0~9_sumout  = SUM(( \fbwhite|hcount [8] ) + ( GND ) + ( \fbwhite|Add0~26  ))
// \fbwhite|Add0~10  = CARRY(( \fbwhite|hcount [8] ) + ( GND ) + ( \fbwhite|Add0~26  ))

	.dataa(gnd),
	.datab(!\fbwhite|hcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~9_sumout ),
	.cout(\fbwhite|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~9 .extended_lut = "off";
defparam \fbwhite|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \fbwhite|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N25
dffeas \fbwhite|hcount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[8] .is_wysiwyg = "true";
defparam \fbwhite|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N27
cyclonev_lcell_comb \fbwhite|Add0~5 (
// Equation(s):
// \fbwhite|Add0~5_sumout  = SUM(( \fbwhite|hcount[9]~DUPLICATE_q  ) + ( GND ) + ( \fbwhite|Add0~10  ))
// \fbwhite|Add0~6  = CARRY(( \fbwhite|hcount[9]~DUPLICATE_q  ) + ( GND ) + ( \fbwhite|Add0~10  ))

	.dataa(!\fbwhite|hcount[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~5_sumout ),
	.cout(\fbwhite|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~5 .extended_lut = "off";
defparam \fbwhite|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \fbwhite|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N29
dffeas \fbwhite|hcount[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|hcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N30
cyclonev_lcell_comb \fbwhite|Add0~21 (
// Equation(s):
// \fbwhite|Add0~21_sumout  = SUM(( \fbwhite|hcount[10]~DUPLICATE_q  ) + ( GND ) + ( \fbwhite|Add0~6  ))

	.dataa(gnd),
	.datab(!\fbwhite|hcount[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add0~21 .extended_lut = "off";
defparam \fbwhite|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \fbwhite|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N32
dffeas \fbwhite|hcount[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[10]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|hcount[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N54
cyclonev_lcell_comb \fbwhite|Equal0~1 (
// Equation(s):
// \fbwhite|Equal0~1_combout  = ( !\fbwhite|hcount [7] & ( \fbwhite|hcount [2] & ( (\fbwhite|hcount[10]~DUPLICATE_q  & (\fbwhite|hcount [3] & \fbwhite|hcount [4])) ) ) )

	.dataa(gnd),
	.datab(!\fbwhite|hcount[10]~DUPLICATE_q ),
	.datac(!\fbwhite|hcount [3]),
	.datad(!\fbwhite|hcount [4]),
	.datae(!\fbwhite|hcount [7]),
	.dataf(!\fbwhite|hcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal0~1 .extended_lut = "off";
defparam \fbwhite|Equal0~1 .lut_mask = 64'h0000000000030000;
defparam \fbwhite|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N51
cyclonev_lcell_comb \fbwhite|Equal0~0 (
// Equation(s):
// \fbwhite|Equal0~0_combout  = ( !\fbwhite|hcount [6] & ( (\fbwhite|hcount[9]~DUPLICATE_q  & (!\fbwhite|hcount [8] & \fbwhite|hcount [0])) ) )

	.dataa(!\fbwhite|hcount[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fbwhite|hcount [8]),
	.datad(!\fbwhite|hcount [0]),
	.datae(gnd),
	.dataf(!\fbwhite|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal0~0 .extended_lut = "off";
defparam \fbwhite|Equal0~0 .lut_mask = 64'h0050005000000000;
defparam \fbwhite|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N48
cyclonev_lcell_comb \fbwhite|Equal0~2 (
// Equation(s):
// \fbwhite|Equal0~2_combout  = ( \fbwhite|Equal0~0_combout  & ( (\fbwhite|hcount[5]~DUPLICATE_q  & (\fbwhite|hcount [1] & \fbwhite|Equal0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\fbwhite|hcount[5]~DUPLICATE_q ),
	.datac(!\fbwhite|hcount [1]),
	.datad(!\fbwhite|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\fbwhite|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal0~2 .extended_lut = "off";
defparam \fbwhite|Equal0~2 .lut_mask = 64'h0000000000030003;
defparam \fbwhite|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N49
dffeas \fbwhite|vcount[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|vcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N18
cyclonev_lcell_comb \fbwhite|Equal1~1 (
// Equation(s):
// \fbwhite|Equal1~1_combout  = ( \fbwhite|vcount [9] & ( (!\fbwhite|vcount [8] & (!\fbwhite|vcount[6]~DUPLICATE_q  & (!\fbwhite|vcount [7] & !\fbwhite|vcount [5]))) ) )

	.dataa(!\fbwhite|vcount [8]),
	.datab(!\fbwhite|vcount[6]~DUPLICATE_q ),
	.datac(!\fbwhite|vcount [7]),
	.datad(!\fbwhite|vcount [5]),
	.datae(gnd),
	.dataf(!\fbwhite|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal1~1 .extended_lut = "off";
defparam \fbwhite|Equal1~1 .lut_mask = 64'h0000000080008000;
defparam \fbwhite|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N12
cyclonev_lcell_comb \fbwhite|Equal1~2 (
// Equation(s):
// \fbwhite|Equal1~2_combout  = ( \fbwhite|Equal1~1_combout  & ( (\fbwhite|Equal1~0_combout  & (\fbwhite|vcount [2] & (!\fbwhite|vcount [0] & !\fbwhite|vcount [1]))) ) )

	.dataa(!\fbwhite|Equal1~0_combout ),
	.datab(!\fbwhite|vcount [2]),
	.datac(!\fbwhite|vcount [0]),
	.datad(!\fbwhite|vcount [1]),
	.datae(gnd),
	.dataf(!\fbwhite|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal1~2 .extended_lut = "off";
defparam \fbwhite|Equal1~2 .lut_mask = 64'h0000000010001000;
defparam \fbwhite|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N31
dffeas \fbwhite|vcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[0] .is_wysiwyg = "true";
defparam \fbwhite|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N33
cyclonev_lcell_comb \fbwhite|Add1~9 (
// Equation(s):
// \fbwhite|Add1~9_sumout  = SUM(( \fbwhite|vcount [1] ) + ( GND ) + ( \fbwhite|Add1~38  ))
// \fbwhite|Add1~10  = CARRY(( \fbwhite|vcount [1] ) + ( GND ) + ( \fbwhite|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~9_sumout ),
	.cout(\fbwhite|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~9 .extended_lut = "off";
defparam \fbwhite|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fbwhite|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N44
dffeas \fbwhite|vcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fbwhite|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[1] .is_wysiwyg = "true";
defparam \fbwhite|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N36
cyclonev_lcell_comb \fbwhite|Add1~5 (
// Equation(s):
// \fbwhite|Add1~5_sumout  = SUM(( \fbwhite|vcount [2] ) + ( GND ) + ( \fbwhite|Add1~10  ))
// \fbwhite|Add1~6  = CARRY(( \fbwhite|vcount [2] ) + ( GND ) + ( \fbwhite|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~5_sumout ),
	.cout(\fbwhite|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~5 .extended_lut = "off";
defparam \fbwhite|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fbwhite|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N40
dffeas \fbwhite|vcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fbwhite|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[2] .is_wysiwyg = "true";
defparam \fbwhite|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N39
cyclonev_lcell_comb \fbwhite|Add1~17 (
// Equation(s):
// \fbwhite|Add1~17_sumout  = SUM(( \fbwhite|vcount [3] ) + ( GND ) + ( \fbwhite|Add1~6  ))
// \fbwhite|Add1~18  = CARRY(( \fbwhite|vcount [3] ) + ( GND ) + ( \fbwhite|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|vcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~17_sumout ),
	.cout(\fbwhite|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~17 .extended_lut = "off";
defparam \fbwhite|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fbwhite|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N50
dffeas \fbwhite|vcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fbwhite|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[3] .is_wysiwyg = "true";
defparam \fbwhite|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N42
cyclonev_lcell_comb \fbwhite|Add1~13 (
// Equation(s):
// \fbwhite|Add1~13_sumout  = SUM(( \fbwhite|vcount [4] ) + ( GND ) + ( \fbwhite|Add1~18  ))
// \fbwhite|Add1~14  = CARRY(( \fbwhite|vcount [4] ) + ( GND ) + ( \fbwhite|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~13_sumout ),
	.cout(\fbwhite|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~13 .extended_lut = "off";
defparam \fbwhite|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \fbwhite|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N44
dffeas \fbwhite|vcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[4] .is_wysiwyg = "true";
defparam \fbwhite|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N45
cyclonev_lcell_comb \fbwhite|Add1~33 (
// Equation(s):
// \fbwhite|Add1~33_sumout  = SUM(( \fbwhite|vcount [5] ) + ( GND ) + ( \fbwhite|Add1~14  ))
// \fbwhite|Add1~34  = CARRY(( \fbwhite|vcount [5] ) + ( GND ) + ( \fbwhite|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~33_sumout ),
	.cout(\fbwhite|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~33 .extended_lut = "off";
defparam \fbwhite|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fbwhite|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N47
dffeas \fbwhite|vcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[5] .is_wysiwyg = "true";
defparam \fbwhite|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N48
cyclonev_lcell_comb \fbwhite|Add1~29 (
// Equation(s):
// \fbwhite|Add1~29_sumout  = SUM(( \fbwhite|vcount [6] ) + ( GND ) + ( \fbwhite|Add1~34  ))
// \fbwhite|Add1~30  = CARRY(( \fbwhite|vcount [6] ) + ( GND ) + ( \fbwhite|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~29_sumout ),
	.cout(\fbwhite|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~29 .extended_lut = "off";
defparam \fbwhite|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fbwhite|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N50
dffeas \fbwhite|vcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[6] .is_wysiwyg = "true";
defparam \fbwhite|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N51
cyclonev_lcell_comb \fbwhite|Add1~25 (
// Equation(s):
// \fbwhite|Add1~25_sumout  = SUM(( \fbwhite|vcount [7] ) + ( GND ) + ( \fbwhite|Add1~30  ))
// \fbwhite|Add1~26  = CARRY(( \fbwhite|vcount [7] ) + ( GND ) + ( \fbwhite|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~25_sumout ),
	.cout(\fbwhite|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~25 .extended_lut = "off";
defparam \fbwhite|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \fbwhite|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N53
dffeas \fbwhite|vcount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[7] .is_wysiwyg = "true";
defparam \fbwhite|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N54
cyclonev_lcell_comb \fbwhite|Add1~21 (
// Equation(s):
// \fbwhite|Add1~21_sumout  = SUM(( \fbwhite|vcount [8] ) + ( GND ) + ( \fbwhite|Add1~26  ))
// \fbwhite|Add1~22  = CARRY(( \fbwhite|vcount [8] ) + ( GND ) + ( \fbwhite|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~21_sumout ),
	.cout(\fbwhite|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~21 .extended_lut = "off";
defparam \fbwhite|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \fbwhite|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N56
dffeas \fbwhite|vcount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[8] .is_wysiwyg = "true";
defparam \fbwhite|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N57
cyclonev_lcell_comb \fbwhite|Add1~1 (
// Equation(s):
// \fbwhite|Add1~1_sumout  = SUM(( \fbwhite|vcount [9] ) + ( GND ) + ( \fbwhite|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add1~1 .extended_lut = "off";
defparam \fbwhite|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fbwhite|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y74_N58
dffeas \fbwhite|vcount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[9] .is_wysiwyg = "true";
defparam \fbwhite|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y74_N46
dffeas \fbwhite|vcount[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[5]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|vcount[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y74_N43
dffeas \fbwhite|vcount[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|vcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N41
dffeas \fbwhite|vcount[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fbwhite|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[2]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|vcount[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y74_N32
dffeas \fbwhite|vcount[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fbwhite|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|vcount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|vcount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|vcount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y74_N26
dffeas \fbwhite|hcount[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|hcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N0
cyclonev_lcell_comb \fbwhite|Add4~25 (
// Equation(s):
// \fbwhite|Add4~25_sumout  = SUM(( !\fbwhite|vcount[0]~DUPLICATE_q  $ (!\fbwhite|hcount[8]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \fbwhite|Add4~26  = CARRY(( !\fbwhite|vcount[0]~DUPLICATE_q  $ (!\fbwhite|hcount[8]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \fbwhite|Add4~27  = SHARE((\fbwhite|vcount[0]~DUPLICATE_q  & \fbwhite|hcount[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|vcount[0]~DUPLICATE_q ),
	.datad(!\fbwhite|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add4~25_sumout ),
	.cout(\fbwhite|Add4~26 ),
	.shareout(\fbwhite|Add4~27 ));
// synopsys translate_off
defparam \fbwhite|Add4~25 .extended_lut = "off";
defparam \fbwhite|Add4~25 .lut_mask = 64'h0000000F00000FF0;
defparam \fbwhite|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N3
cyclonev_lcell_comb \fbwhite|Add4~29 (
// Equation(s):
// \fbwhite|Add4~29_sumout  = SUM(( !\fbwhite|vcount [1] $ (!\fbwhite|hcount[9]~DUPLICATE_q ) ) + ( \fbwhite|Add4~27  ) + ( \fbwhite|Add4~26  ))
// \fbwhite|Add4~30  = CARRY(( !\fbwhite|vcount [1] $ (!\fbwhite|hcount[9]~DUPLICATE_q ) ) + ( \fbwhite|Add4~27  ) + ( \fbwhite|Add4~26  ))
// \fbwhite|Add4~31  = SHARE((\fbwhite|vcount [1] & \fbwhite|hcount[9]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fbwhite|vcount [1]),
	.datad(!\fbwhite|hcount[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~26 ),
	.sharein(\fbwhite|Add4~27 ),
	.combout(),
	.sumout(\fbwhite|Add4~29_sumout ),
	.cout(\fbwhite|Add4~30 ),
	.shareout(\fbwhite|Add4~31 ));
// synopsys translate_off
defparam \fbwhite|Add4~29 .extended_lut = "off";
defparam \fbwhite|Add4~29 .lut_mask = 64'h0000000F00000FF0;
defparam \fbwhite|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N6
cyclonev_lcell_comb \fbwhite|Add4~33 (
// Equation(s):
// \fbwhite|Add4~33_sumout  = SUM(( !\fbwhite|vcount[2]~DUPLICATE_q  $ (!\fbwhite|vcount[0]~DUPLICATE_q  $ (\fbwhite|hcount[10]~DUPLICATE_q )) ) + ( \fbwhite|Add4~31  ) + ( \fbwhite|Add4~30  ))
// \fbwhite|Add4~34  = CARRY(( !\fbwhite|vcount[2]~DUPLICATE_q  $ (!\fbwhite|vcount[0]~DUPLICATE_q  $ (\fbwhite|hcount[10]~DUPLICATE_q )) ) + ( \fbwhite|Add4~31  ) + ( \fbwhite|Add4~30  ))
// \fbwhite|Add4~35  = SHARE((!\fbwhite|vcount[2]~DUPLICATE_q  & (\fbwhite|vcount[0]~DUPLICATE_q  & \fbwhite|hcount[10]~DUPLICATE_q )) # (\fbwhite|vcount[2]~DUPLICATE_q  & ((\fbwhite|hcount[10]~DUPLICATE_q ) # (\fbwhite|vcount[0]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\fbwhite|vcount[2]~DUPLICATE_q ),
	.datac(!\fbwhite|vcount[0]~DUPLICATE_q ),
	.datad(!\fbwhite|hcount[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~30 ),
	.sharein(\fbwhite|Add4~31 ),
	.combout(),
	.sumout(\fbwhite|Add4~33_sumout ),
	.cout(\fbwhite|Add4~34 ),
	.shareout(\fbwhite|Add4~35 ));
// synopsys translate_off
defparam \fbwhite|Add4~33 .extended_lut = "off";
defparam \fbwhite|Add4~33 .lut_mask = 64'h0000033F00003CC3;
defparam \fbwhite|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N9
cyclonev_lcell_comb \fbwhite|Add4~37 (
// Equation(s):
// \fbwhite|Add4~37_sumout  = SUM(( !\fbwhite|vcount [3] $ (!\fbwhite|vcount [1]) ) + ( \fbwhite|Add4~35  ) + ( \fbwhite|Add4~34  ))
// \fbwhite|Add4~38  = CARRY(( !\fbwhite|vcount [3] $ (!\fbwhite|vcount [1]) ) + ( \fbwhite|Add4~35  ) + ( \fbwhite|Add4~34  ))
// \fbwhite|Add4~39  = SHARE((\fbwhite|vcount [3] & \fbwhite|vcount [1]))

	.dataa(!\fbwhite|vcount [3]),
	.datab(gnd),
	.datac(!\fbwhite|vcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~34 ),
	.sharein(\fbwhite|Add4~35 ),
	.combout(),
	.sumout(\fbwhite|Add4~37_sumout ),
	.cout(\fbwhite|Add4~38 ),
	.shareout(\fbwhite|Add4~39 ));
// synopsys translate_off
defparam \fbwhite|Add4~37 .extended_lut = "off";
defparam \fbwhite|Add4~37 .lut_mask = 64'h0000050500005A5A;
defparam \fbwhite|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N12
cyclonev_lcell_comb \fbwhite|Add4~41 (
// Equation(s):
// \fbwhite|Add4~41_sumout  = SUM(( !\fbwhite|vcount[2]~DUPLICATE_q  $ (!\fbwhite|vcount[4]~DUPLICATE_q ) ) + ( \fbwhite|Add4~39  ) + ( \fbwhite|Add4~38  ))
// \fbwhite|Add4~42  = CARRY(( !\fbwhite|vcount[2]~DUPLICATE_q  $ (!\fbwhite|vcount[4]~DUPLICATE_q ) ) + ( \fbwhite|Add4~39  ) + ( \fbwhite|Add4~38  ))
// \fbwhite|Add4~43  = SHARE((\fbwhite|vcount[2]~DUPLICATE_q  & \fbwhite|vcount[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\fbwhite|vcount[2]~DUPLICATE_q ),
	.datac(!\fbwhite|vcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~38 ),
	.sharein(\fbwhite|Add4~39 ),
	.combout(),
	.sumout(\fbwhite|Add4~41_sumout ),
	.cout(\fbwhite|Add4~42 ),
	.shareout(\fbwhite|Add4~43 ));
// synopsys translate_off
defparam \fbwhite|Add4~41 .extended_lut = "off";
defparam \fbwhite|Add4~41 .lut_mask = 64'h0000030300003C3C;
defparam \fbwhite|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N15
cyclonev_lcell_comb \fbwhite|Add4~45 (
// Equation(s):
// \fbwhite|Add4~45_sumout  = SUM(( !\fbwhite|vcount [3] $ (!\fbwhite|vcount[5]~DUPLICATE_q ) ) + ( \fbwhite|Add4~43  ) + ( \fbwhite|Add4~42  ))
// \fbwhite|Add4~46  = CARRY(( !\fbwhite|vcount [3] $ (!\fbwhite|vcount[5]~DUPLICATE_q ) ) + ( \fbwhite|Add4~43  ) + ( \fbwhite|Add4~42  ))
// \fbwhite|Add4~47  = SHARE((\fbwhite|vcount [3] & \fbwhite|vcount[5]~DUPLICATE_q ))

	.dataa(!\fbwhite|vcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~42 ),
	.sharein(\fbwhite|Add4~43 ),
	.combout(),
	.sumout(\fbwhite|Add4~45_sumout ),
	.cout(\fbwhite|Add4~46 ),
	.shareout(\fbwhite|Add4~47 ));
// synopsys translate_off
defparam \fbwhite|Add4~45 .extended_lut = "off";
defparam \fbwhite|Add4~45 .lut_mask = 64'h00000055000055AA;
defparam \fbwhite|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N18
cyclonev_lcell_comb \fbwhite|Add4~17 (
// Equation(s):
// \fbwhite|Add4~17_sumout  = SUM(( !\fbwhite|vcount [6] $ (!\fbwhite|vcount[4]~DUPLICATE_q ) ) + ( \fbwhite|Add4~47  ) + ( \fbwhite|Add4~46  ))
// \fbwhite|Add4~18  = CARRY(( !\fbwhite|vcount [6] $ (!\fbwhite|vcount[4]~DUPLICATE_q ) ) + ( \fbwhite|Add4~47  ) + ( \fbwhite|Add4~46  ))
// \fbwhite|Add4~19  = SHARE((\fbwhite|vcount [6] & \fbwhite|vcount[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\fbwhite|vcount [6]),
	.datac(!\fbwhite|vcount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~46 ),
	.sharein(\fbwhite|Add4~47 ),
	.combout(),
	.sumout(\fbwhite|Add4~17_sumout ),
	.cout(\fbwhite|Add4~18 ),
	.shareout(\fbwhite|Add4~19 ));
// synopsys translate_off
defparam \fbwhite|Add4~17 .extended_lut = "off";
defparam \fbwhite|Add4~17 .lut_mask = 64'h0000030300003C3C;
defparam \fbwhite|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N21
cyclonev_lcell_comb \fbwhite|Add4~21 (
// Equation(s):
// \fbwhite|Add4~21_sumout  = SUM(( !\fbwhite|vcount [7] $ (!\fbwhite|vcount[5]~DUPLICATE_q ) ) + ( \fbwhite|Add4~19  ) + ( \fbwhite|Add4~18  ))
// \fbwhite|Add4~22  = CARRY(( !\fbwhite|vcount [7] $ (!\fbwhite|vcount[5]~DUPLICATE_q ) ) + ( \fbwhite|Add4~19  ) + ( \fbwhite|Add4~18  ))
// \fbwhite|Add4~23  = SHARE((\fbwhite|vcount [7] & \fbwhite|vcount[5]~DUPLICATE_q ))

	.dataa(!\fbwhite|vcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~18 ),
	.sharein(\fbwhite|Add4~19 ),
	.combout(),
	.sumout(\fbwhite|Add4~21_sumout ),
	.cout(\fbwhite|Add4~22 ),
	.shareout(\fbwhite|Add4~23 ));
// synopsys translate_off
defparam \fbwhite|Add4~21 .extended_lut = "off";
defparam \fbwhite|Add4~21 .lut_mask = 64'h00000055000055AA;
defparam \fbwhite|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N24
cyclonev_lcell_comb \fbwhite|Add4~13 (
// Equation(s):
// \fbwhite|Add4~13_sumout  = SUM(( !\fbwhite|vcount [8] $ (!\fbwhite|vcount[6]~DUPLICATE_q ) ) + ( \fbwhite|Add4~23  ) + ( \fbwhite|Add4~22  ))
// \fbwhite|Add4~14  = CARRY(( !\fbwhite|vcount [8] $ (!\fbwhite|vcount[6]~DUPLICATE_q ) ) + ( \fbwhite|Add4~23  ) + ( \fbwhite|Add4~22  ))
// \fbwhite|Add4~15  = SHARE((\fbwhite|vcount [8] & \fbwhite|vcount[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\fbwhite|vcount [8]),
	.datac(!\fbwhite|vcount[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~22 ),
	.sharein(\fbwhite|Add4~23 ),
	.combout(),
	.sumout(\fbwhite|Add4~13_sumout ),
	.cout(\fbwhite|Add4~14 ),
	.shareout(\fbwhite|Add4~15 ));
// synopsys translate_off
defparam \fbwhite|Add4~13 .extended_lut = "off";
defparam \fbwhite|Add4~13 .lut_mask = 64'h0000030300003C3C;
defparam \fbwhite|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N27
cyclonev_lcell_comb \fbwhite|Add4~9 (
// Equation(s):
// \fbwhite|Add4~9_sumout  = SUM(( !\fbwhite|vcount [7] $ (!\fbwhite|vcount [9]) ) + ( \fbwhite|Add4~15  ) + ( \fbwhite|Add4~14  ))
// \fbwhite|Add4~10  = CARRY(( !\fbwhite|vcount [7] $ (!\fbwhite|vcount [9]) ) + ( \fbwhite|Add4~15  ) + ( \fbwhite|Add4~14  ))
// \fbwhite|Add4~11  = SHARE((\fbwhite|vcount [7] & \fbwhite|vcount [9]))

	.dataa(!\fbwhite|vcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~14 ),
	.sharein(\fbwhite|Add4~15 ),
	.combout(),
	.sumout(\fbwhite|Add4~9_sumout ),
	.cout(\fbwhite|Add4~10 ),
	.shareout(\fbwhite|Add4~11 ));
// synopsys translate_off
defparam \fbwhite|Add4~9 .extended_lut = "off";
defparam \fbwhite|Add4~9 .lut_mask = 64'h00000055000055AA;
defparam \fbwhite|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N30
cyclonev_lcell_comb \fbwhite|Add4~5 (
// Equation(s):
// \fbwhite|Add4~5_sumout  = SUM(( \fbwhite|vcount [8] ) + ( \fbwhite|Add4~11  ) + ( \fbwhite|Add4~10  ))
// \fbwhite|Add4~6  = CARRY(( \fbwhite|vcount [8] ) + ( \fbwhite|Add4~11  ) + ( \fbwhite|Add4~10  ))
// \fbwhite|Add4~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\fbwhite|vcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~10 ),
	.sharein(\fbwhite|Add4~11 ),
	.combout(),
	.sumout(\fbwhite|Add4~5_sumout ),
	.cout(\fbwhite|Add4~6 ),
	.shareout(\fbwhite|Add4~7 ));
// synopsys translate_off
defparam \fbwhite|Add4~5 .extended_lut = "off";
defparam \fbwhite|Add4~5 .lut_mask = 64'h0000000000003333;
defparam \fbwhite|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N33
cyclonev_lcell_comb \fbwhite|Add4~1 (
// Equation(s):
// \fbwhite|Add4~1_sumout  = SUM(( \fbwhite|vcount [9] ) + ( \fbwhite|Add4~7  ) + ( \fbwhite|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fbwhite|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add4~6 ),
	.sharein(\fbwhite|Add4~7 ),
	.combout(),
	.sumout(\fbwhite|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add4~1 .extended_lut = "off";
defparam \fbwhite|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \fbwhite|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y74_N35
dffeas \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbwhite|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N28
dffeas \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbwhite|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N0
cyclonev_lcell_comb \lineswhite|Add4~1 (
// Equation(s):
// \lineswhite|Add4~1_sumout  = SUM(( \lineswhite|a [0] ) + ( VCC ) + ( !VCC ))
// \lineswhite|Add4~2  = CARRY(( \lineswhite|a [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~1_sumout ),
	.cout(\lineswhite|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~1 .extended_lut = "off";
defparam \lineswhite|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \lineswhite|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N27
cyclonev_lcell_comb \cdiv|divided_clocks[0]~0 (
// Equation(s):
// \cdiv|divided_clocks[0]~0_combout  = ( !\cdiv|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cdiv|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[0]~0 .extended_lut = "off";
defparam \cdiv|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cdiv|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N29
dffeas \cdiv|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[0] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N30
cyclonev_lcell_comb \cdiv|Add0~81 (
// Equation(s):
// \cdiv|Add0~81_sumout  = SUM(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))
// \cdiv|Add0~82  = CARRY(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [0]),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~81_sumout ),
	.cout(\cdiv|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~81 .extended_lut = "off";
defparam \cdiv|Add0~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \cdiv|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N0
cyclonev_lcell_comb \cdiv|divided_clocks[1]~feeder (
// Equation(s):
// \cdiv|divided_clocks[1]~feeder_combout  = ( \cdiv|Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cdiv|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[1]~feeder .extended_lut = "off";
defparam \cdiv|divided_clocks[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cdiv|divided_clocks[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N1
dffeas \cdiv|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|divided_clocks[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[1] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N33
cyclonev_lcell_comb \cdiv|Add0~77 (
// Equation(s):
// \cdiv|Add0~77_sumout  = SUM(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~82  ))
// \cdiv|Add0~78  = CARRY(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~77_sumout ),
	.cout(\cdiv|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~77 .extended_lut = "off";
defparam \cdiv|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N35
dffeas \cdiv|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[2] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N36
cyclonev_lcell_comb \cdiv|Add0~73 (
// Equation(s):
// \cdiv|Add0~73_sumout  = SUM(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~78  ))
// \cdiv|Add0~74  = CARRY(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~78  ))

	.dataa(!\cdiv|divided_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~73_sumout ),
	.cout(\cdiv|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~73 .extended_lut = "off";
defparam \cdiv|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N37
dffeas \cdiv|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[3] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N39
cyclonev_lcell_comb \cdiv|Add0~69 (
// Equation(s):
// \cdiv|Add0~69_sumout  = SUM(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~74  ))
// \cdiv|Add0~70  = CARRY(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~69_sumout ),
	.cout(\cdiv|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~69 .extended_lut = "off";
defparam \cdiv|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N41
dffeas \cdiv|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[4] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N42
cyclonev_lcell_comb \cdiv|Add0~65 (
// Equation(s):
// \cdiv|Add0~65_sumout  = SUM(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~70  ))
// \cdiv|Add0~66  = CARRY(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~65_sumout ),
	.cout(\cdiv|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~65 .extended_lut = "off";
defparam \cdiv|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N44
dffeas \cdiv|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[5] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N45
cyclonev_lcell_comb \cdiv|Add0~61 (
// Equation(s):
// \cdiv|Add0~61_sumout  = SUM(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~66  ))
// \cdiv|Add0~62  = CARRY(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~66  ))

	.dataa(!\cdiv|divided_clocks [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~61_sumout ),
	.cout(\cdiv|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~61 .extended_lut = "off";
defparam \cdiv|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N47
dffeas \cdiv|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[6] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N48
cyclonev_lcell_comb \cdiv|Add0~57 (
// Equation(s):
// \cdiv|Add0~57_sumout  = SUM(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~62  ))
// \cdiv|Add0~58  = CARRY(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~57_sumout ),
	.cout(\cdiv|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~57 .extended_lut = "off";
defparam \cdiv|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N50
dffeas \cdiv|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[7] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N51
cyclonev_lcell_comb \cdiv|Add0~53 (
// Equation(s):
// \cdiv|Add0~53_sumout  = SUM(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~58  ))
// \cdiv|Add0~54  = CARRY(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~53_sumout ),
	.cout(\cdiv|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~53 .extended_lut = "off";
defparam \cdiv|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N53
dffeas \cdiv|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[8] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N54
cyclonev_lcell_comb \cdiv|Add0~49 (
// Equation(s):
// \cdiv|Add0~49_sumout  = SUM(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~54  ))
// \cdiv|Add0~50  = CARRY(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~49_sumout ),
	.cout(\cdiv|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~49 .extended_lut = "off";
defparam \cdiv|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N56
dffeas \cdiv|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[9] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N57
cyclonev_lcell_comb \cdiv|Add0~45 (
// Equation(s):
// \cdiv|Add0~45_sumout  = SUM(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~50  ))
// \cdiv|Add0~46  = CARRY(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~50  ))

	.dataa(!\cdiv|divided_clocks [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~45_sumout ),
	.cout(\cdiv|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~45 .extended_lut = "off";
defparam \cdiv|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N58
dffeas \cdiv|divided_clocks[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[10] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N0
cyclonev_lcell_comb \cdiv|Add0~41 (
// Equation(s):
// \cdiv|Add0~41_sumout  = SUM(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~46  ))
// \cdiv|Add0~42  = CARRY(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~41_sumout ),
	.cout(\cdiv|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~41 .extended_lut = "off";
defparam \cdiv|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N1
dffeas \cdiv|divided_clocks[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[11] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N3
cyclonev_lcell_comb \cdiv|Add0~37 (
// Equation(s):
// \cdiv|Add0~37_sumout  = SUM(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~42  ))
// \cdiv|Add0~38  = CARRY(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~37_sumout ),
	.cout(\cdiv|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~37 .extended_lut = "off";
defparam \cdiv|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N5
dffeas \cdiv|divided_clocks[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[12] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N6
cyclonev_lcell_comb \cdiv|Add0~33 (
// Equation(s):
// \cdiv|Add0~33_sumout  = SUM(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~38  ))
// \cdiv|Add0~34  = CARRY(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~33_sumout ),
	.cout(\cdiv|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~33 .extended_lut = "off";
defparam \cdiv|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N7
dffeas \cdiv|divided_clocks[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[13] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N9
cyclonev_lcell_comb \cdiv|Add0~29 (
// Equation(s):
// \cdiv|Add0~29_sumout  = SUM(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~34  ))
// \cdiv|Add0~30  = CARRY(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~29_sumout ),
	.cout(\cdiv|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~29 .extended_lut = "off";
defparam \cdiv|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N10
dffeas \cdiv|divided_clocks[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[14] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N12
cyclonev_lcell_comb \cdiv|Add0~25 (
// Equation(s):
// \cdiv|Add0~25_sumout  = SUM(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~30  ))
// \cdiv|Add0~26  = CARRY(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~25_sumout ),
	.cout(\cdiv|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~25 .extended_lut = "off";
defparam \cdiv|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N13
dffeas \cdiv|divided_clocks[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[15] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N15
cyclonev_lcell_comb \cdiv|Add0~21 (
// Equation(s):
// \cdiv|Add0~21_sumout  = SUM(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~26  ))
// \cdiv|Add0~22  = CARRY(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~21_sumout ),
	.cout(\cdiv|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~21 .extended_lut = "off";
defparam \cdiv|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N16
dffeas \cdiv|divided_clocks[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[16] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N18
cyclonev_lcell_comb \cdiv|Add0~17 (
// Equation(s):
// \cdiv|Add0~17_sumout  = SUM(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~22  ))
// \cdiv|Add0~18  = CARRY(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~17_sumout ),
	.cout(\cdiv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~17 .extended_lut = "off";
defparam \cdiv|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N19
dffeas \cdiv|divided_clocks[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[17] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N21
cyclonev_lcell_comb \cdiv|Add0~13 (
// Equation(s):
// \cdiv|Add0~13_sumout  = SUM(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~18  ))
// \cdiv|Add0~14  = CARRY(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~13_sumout ),
	.cout(\cdiv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~13 .extended_lut = "off";
defparam \cdiv|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N22
dffeas \cdiv|divided_clocks[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[18] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N24
cyclonev_lcell_comb \cdiv|Add0~9 (
// Equation(s):
// \cdiv|Add0~9_sumout  = SUM(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~14  ))
// \cdiv|Add0~10  = CARRY(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~9_sumout ),
	.cout(\cdiv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~9 .extended_lut = "off";
defparam \cdiv|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N25
dffeas \cdiv|divided_clocks[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[19] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N27
cyclonev_lcell_comb \cdiv|Add0~5 (
// Equation(s):
// \cdiv|Add0~5_sumout  = SUM(( \cdiv|divided_clocks [20] ) + ( GND ) + ( \cdiv|Add0~10  ))
// \cdiv|Add0~6  = CARRY(( \cdiv|divided_clocks [20] ) + ( GND ) + ( \cdiv|Add0~10  ))

	.dataa(!\cdiv|divided_clocks [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~5_sumout ),
	.cout(\cdiv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~5 .extended_lut = "off";
defparam \cdiv|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \cdiv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N28
dffeas \cdiv|divided_clocks[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[20] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N30
cyclonev_lcell_comb \cdiv|Add0~1 (
// Equation(s):
// \cdiv|Add0~1_sumout  = SUM(( \cdiv|divided_clocks [21] ) + ( GND ) + ( \cdiv|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~1 .extended_lut = "off";
defparam \cdiv|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N32
dffeas \cdiv|divided_clocks[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\cdiv|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[21] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N46
dffeas \c[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\c[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[0]),
	.prn(vcc));
// synopsys translate_off
defparam \c[0] .is_wysiwyg = "true";
defparam \c[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N48
cyclonev_lcell_comb \c[0]~0 (
// Equation(s):
// \c[0]~0_combout  = ( !c[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c[0]~0 .extended_lut = "off";
defparam \c[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \c[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N47
dffeas \c[0]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\c[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[0]~DUPLICATE .is_wysiwyg = "true";
defparam \c[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y72_N55
dffeas \direction~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\direction~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\direction~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \direction~DUPLICATE .is_wysiwyg = "true";
defparam \direction~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N51
cyclonev_lcell_comb \counter[1]~3 (
// Equation(s):
// \counter[1]~3_combout  = ( !\c[0]~DUPLICATE_q  & ( counter[1] ) ) # ( \c[0]~DUPLICATE_q  & ( !counter[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c[0]~DUPLICATE_q ),
	.dataf(!counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[1]~3 .extended_lut = "off";
defparam \counter[1]~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \counter[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N44
dffeas \counter[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\counter[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N36
cyclonev_lcell_comb \counter[2]~2 (
// Equation(s):
// \counter[2]~2_combout  = ( counter[1] & ( !\counter[2]~DUPLICATE_q  $ (!\c[0]~DUPLICATE_q ) ) ) # ( !counter[1] & ( \counter[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counter[2]~DUPLICATE_q ),
	.datad(!\c[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[2]~2 .extended_lut = "off";
defparam \counter[2]~2 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N24
cyclonev_lcell_comb \counter[2]~feeder (
// Equation(s):
// \counter[2]~feeder_combout  = ( \counter[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[2]~feeder .extended_lut = "off";
defparam \counter[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N26
dffeas \counter[2]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y72_N43
dffeas \counter[1]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\counter[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y72_N25
dffeas \counter[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N33
cyclonev_lcell_comb \counter[3]~1 (
// Equation(s):
// \counter[3]~1_combout  = ( \counter[1]~DUPLICATE_q  & ( counter[2] & ( !counter[3] $ (!\c[0]~DUPLICATE_q ) ) ) ) # ( !\counter[1]~DUPLICATE_q  & ( counter[2] & ( counter[3] ) ) ) # ( \counter[1]~DUPLICATE_q  & ( !counter[2] & ( counter[3] ) ) ) # ( 
// !\counter[1]~DUPLICATE_q  & ( !counter[2] & ( counter[3] ) ) )

	.dataa(gnd),
	.datab(!counter[3]),
	.datac(!\c[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\counter[1]~DUPLICATE_q ),
	.dataf(!counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[3]~1 .extended_lut = "off";
defparam \counter[3]~1 .lut_mask = 64'h3333333333333C3C;
defparam \counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N32
dffeas \counter[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\counter[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N0
cyclonev_lcell_comb \counter[4]~0 (
// Equation(s):
// \counter[4]~0_combout  = ( \c[0]~DUPLICATE_q  & ( counter[2] & ( !counter[4] $ (((!counter[1]) # (!counter[3]))) ) ) ) # ( !\c[0]~DUPLICATE_q  & ( counter[2] & ( counter[4] ) ) ) # ( \c[0]~DUPLICATE_q  & ( !counter[2] & ( counter[4] ) ) ) # ( 
// !\c[0]~DUPLICATE_q  & ( !counter[2] & ( counter[4] ) ) )

	.dataa(gnd),
	.datab(!counter[1]),
	.datac(!counter[4]),
	.datad(!counter[3]),
	.datae(!\c[0]~DUPLICATE_q ),
	.dataf(!counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[4]~0 .extended_lut = "off";
defparam \counter[4]~0 .lut_mask = 64'h0F0F0F0F0F0F0F3C;
defparam \counter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N5
dffeas \counter[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\counter[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N45
cyclonev_lcell_comb \direction~0 (
// Equation(s):
// \direction~0_combout  = ( counter[4] & ( counter[3] & ( !\direction~DUPLICATE_q  $ (((!c[0]) # ((!counter[1]) # (!\counter[2]~DUPLICATE_q )))) ) ) ) # ( !counter[4] & ( counter[3] & ( \direction~DUPLICATE_q  ) ) ) # ( counter[4] & ( !counter[3] & ( 
// \direction~DUPLICATE_q  ) ) ) # ( !counter[4] & ( !counter[3] & ( \direction~DUPLICATE_q  ) ) )

	.dataa(!c[0]),
	.datab(!\direction~DUPLICATE_q ),
	.datac(!counter[1]),
	.datad(!\counter[2]~DUPLICATE_q ),
	.datae(!counter[4]),
	.dataf(!counter[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\direction~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \direction~0 .extended_lut = "off";
defparam \direction~0 .lut_mask = 64'h3333333333333336;
defparam \direction~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N56
dffeas direction(
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\direction~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\direction~q ),
	.prn(vcc));
// synopsys translate_off
defparam direction.is_wysiwyg = "true";
defparam direction.power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y72_N14
dffeas \d[4]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[4]~DUPLICATE .is_wysiwyg = "true";
defparam \d[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N0
cyclonev_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_cout  = CARRY(( c[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!c[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~42 .extended_lut = "off";
defparam \Add1~42 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N3
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \d[1]~DUPLICATE_q  ) + ( \direction~DUPLICATE_q  ) + ( \Add1~42_cout  ))
// \Add1~38  = CARRY(( \d[1]~DUPLICATE_q  ) + ( \direction~DUPLICATE_q  ) + ( \Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\direction~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\d[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N5
dffeas \d[1]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[1]~DUPLICATE .is_wysiwyg = "true";
defparam \d[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N6
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\direction~DUPLICATE_q  ) + ( !\d[2]~DUPLICATE_q  ) + ( \Add1~38  ))
// \Add1~26  = CARRY(( !\direction~DUPLICATE_q  ) + ( !\d[2]~DUPLICATE_q  ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!\d[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\direction~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h000033330000FF00;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N45
cyclonev_lcell_comb \d[2]~2 (
// Equation(s):
// \d[2]~2_combout  = !\Add1~25_sumout 

	.dataa(gnd),
	.datab(!\Add1~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d[2]~2 .extended_lut = "off";
defparam \d[2]~2 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \d[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N47
dffeas \d[2]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[2]~DUPLICATE .is_wysiwyg = "true";
defparam \d[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N9
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\d[3]~DUPLICATE_q  ) + ( \direction~DUPLICATE_q  ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( !\d[3]~DUPLICATE_q  ) + ( \direction~DUPLICATE_q  ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\direction~DUPLICATE_q ),
	.datad(!\d[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N33
cyclonev_lcell_comb \d[3]~1 (
// Equation(s):
// \d[3]~1_combout  = ( !\Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d[3]~1 .extended_lut = "off";
defparam \d[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \d[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N34
dffeas \d[3]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[3]~DUPLICATE .is_wysiwyg = "true";
defparam \d[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N12
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \direction~q  ) + ( \d[4]~DUPLICATE_q  ) + ( \Add1~22  ))
// \Add1~34  = CARRY(( \direction~q  ) + ( \d[4]~DUPLICATE_q  ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\direction~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N13
dffeas \d[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[4]),
	.prn(vcc));
// synopsys translate_off
defparam \d[4] .is_wysiwyg = "true";
defparam \d[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N15
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\d[5]~DUPLICATE_q  ) + ( \direction~DUPLICATE_q  ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( !\d[5]~DUPLICATE_q  ) + ( \direction~DUPLICATE_q  ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\direction~DUPLICATE_q ),
	.datad(!\d[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N48
cyclonev_lcell_comb \d[5]~3 (
// Equation(s):
// \d[5]~3_combout  = ( !\Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d[5]~3 .extended_lut = "off";
defparam \d[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \d[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N50
dffeas \d[5]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[5]~DUPLICATE .is_wysiwyg = "true";
defparam \d[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y72_N46
dffeas \d[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[2]),
	.prn(vcc));
// synopsys translate_off
defparam \d[2] .is_wysiwyg = "true";
defparam \d[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N33
cyclonev_lcell_comb \lineswhite|a0[9]~3 (
// Equation(s):
// \lineswhite|a0[9]~3_combout  = ( \d[3]~DUPLICATE_q  & ( (d[4] & !\d[5]~DUPLICATE_q ) ) ) # ( !\d[3]~DUPLICATE_q  & ( (!\d[5]~DUPLICATE_q  & ((!d[2]) # (d[4]))) ) )

	.dataa(!d[4]),
	.datab(!\d[5]~DUPLICATE_q ),
	.datac(!d[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0[9]~3 .extended_lut = "off";
defparam \lineswhite|a0[9]~3 .lut_mask = 64'hC4C4C4C444444444;
defparam \lineswhite|a0[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N32
dffeas \d[10]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[10]~DUPLICATE .is_wysiwyg = "true";
defparam \d[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N18
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( d[6] ) + ( \direction~q  ) + ( \Add1~30  ))
// \Add1~10  = CARRY(( d[6] ) + ( \direction~q  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\direction~q ),
	.datad(!d[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N20
dffeas \d[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[6]),
	.prn(vcc));
// synopsys translate_off
defparam \d[6] .is_wysiwyg = "true";
defparam \d[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N21
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \direction~q  ) + ( d[7] ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( \direction~q  ) + ( d[7] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!d[7]),
	.datad(!\direction~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N22
dffeas \d[7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[7]),
	.prn(vcc));
// synopsys translate_off
defparam \d[7] .is_wysiwyg = "true";
defparam \d[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N24
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \direction~q  ) + ( !\d[8]~DUPLICATE_q  ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( \direction~q  ) + ( !\d[8]~DUPLICATE_q  ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\d[8]~DUPLICATE_q ),
	.datac(!\direction~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000333300000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N51
cyclonev_lcell_comb \d[8]~0 (
// Equation(s):
// \d[8]~0_combout  = ( !\Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d[8]~0 .extended_lut = "off";
defparam \d[8]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \d[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N53
dffeas \d[8]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[8]~DUPLICATE .is_wysiwyg = "true";
defparam \d[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N27
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \direction~q  ) + ( \d[9]~DUPLICATE_q  ) + ( \Add1~2  ))
// \Add1~18  = CARRY(( \direction~q  ) + ( \d[9]~DUPLICATE_q  ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d[9]~DUPLICATE_q ),
	.datad(!\direction~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N28
dffeas \d[9]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[9]~DUPLICATE .is_wysiwyg = "true";
defparam \d[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N30
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \direction~q  ) + ( \d[10]~DUPLICATE_q  ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!\d[10]~DUPLICATE_q ),
	.datac(!\direction~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N31
dffeas \d[10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[10]),
	.prn(vcc));
// synopsys translate_off
defparam \d[10] .is_wysiwyg = "true";
defparam \d[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N54
cyclonev_lcell_comb \lineswhite|a0~2 (
// Equation(s):
// \lineswhite|a0~2_combout  = ( !\d[9]~DUPLICATE_q  & ( !d[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!d[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~2 .extended_lut = "off";
defparam \lineswhite|a0~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \lineswhite|a0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N23
dffeas \d[7]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[7]~DUPLICATE .is_wysiwyg = "true";
defparam \d[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N24
cyclonev_lcell_comb \lineswhite|a0[9]~4 (
// Equation(s):
// \lineswhite|a0[9]~4_combout  = ( \d[7]~DUPLICATE_q  & ( \d[8]~DUPLICATE_q  & ( \lineswhite|a0~2_combout  ) ) ) # ( !\d[7]~DUPLICATE_q  & ( \d[8]~DUPLICATE_q  & ( \lineswhite|a0~2_combout  ) ) ) # ( !\d[7]~DUPLICATE_q  & ( !\d[8]~DUPLICATE_q  & ( 
// (!\lineswhite|a0[9]~3_combout  & (\lineswhite|a0~2_combout  & !d[6])) ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|a0[9]~3_combout ),
	.datac(!\lineswhite|a0~2_combout ),
	.datad(!d[6]),
	.datae(!\d[7]~DUPLICATE_q ),
	.dataf(!\d[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0[9]~4 .extended_lut = "off";
defparam \lineswhite|a0[9]~4 .lut_mask = 64'h0C0000000F0F0F0F;
defparam \lineswhite|a0[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N44
dffeas \c[8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\c[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[8]),
	.prn(vcc));
// synopsys translate_off
defparam \c[8] .is_wysiwyg = "true";
defparam \c[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N0
cyclonev_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_cout  = CARRY(( \c[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~42 .extended_lut = "off";
defparam \Add0~42 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N3
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \direction~DUPLICATE_q  ) + ( c[1] ) + ( \Add0~42_cout  ))
// \Add0~38  = CARRY(( \direction~DUPLICATE_q  ) + ( c[1] ) + ( \Add0~42_cout  ))

	.dataa(!c[1]),
	.datab(!\direction~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000AAAA00003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N5
dffeas \c[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[1]),
	.prn(vcc));
// synopsys translate_off
defparam \c[1] .is_wysiwyg = "true";
defparam \c[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N6
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( c[2] ) + ( !\direction~DUPLICATE_q  ) + ( \Add0~38  ))
// \Add0~18  = CARRY(( c[2] ) + ( !\direction~DUPLICATE_q  ) + ( \Add0~38  ))

	.dataa(!\direction~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!c[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00005555000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N8
dffeas \c[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[2]),
	.prn(vcc));
// synopsys translate_off
defparam \c[2] .is_wysiwyg = "true";
defparam \c[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N9
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( c[3] ) + ( \direction~DUPLICATE_q  ) + ( \Add0~18  ))
// \Add0~26  = CARRY(( c[3] ) + ( \direction~DUPLICATE_q  ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!\direction~DUPLICATE_q ),
	.datac(gnd),
	.datad(!c[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N10
dffeas \c[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[3]),
	.prn(vcc));
// synopsys translate_off
defparam \c[3] .is_wysiwyg = "true";
defparam \c[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N12
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !c[4] ) + ( \direction~DUPLICATE_q  ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( !c[4] ) + ( \direction~DUPLICATE_q  ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\direction~DUPLICATE_q ),
	.datac(gnd),
	.datad(!c[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000CCCC0000FF00;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N42
cyclonev_lcell_comb \c[4]~3 (
// Equation(s):
// \c[4]~3_combout  = ( !\Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c[4]~3 .extended_lut = "off";
defparam \c[4]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \c[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N43
dffeas \c[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\c[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[4]),
	.prn(vcc));
// synopsys translate_off
defparam \c[4] .is_wysiwyg = "true";
defparam \c[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N15
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \direction~q  ) + ( \c[5]~DUPLICATE_q  ) + ( \Add0~22  ))
// \Add0~34  = CARRY(( \direction~q  ) + ( \c[5]~DUPLICATE_q  ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c[5]~DUPLICATE_q ),
	.datad(!\direction~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N16
dffeas \c[5]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[5]~DUPLICATE .is_wysiwyg = "true";
defparam \c[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \direction~q  ) + ( c[6] ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( \direction~q  ) + ( c[6] ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!c[6]),
	.datad(!\direction~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N20
dffeas \c[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[6]),
	.prn(vcc));
// synopsys translate_off
defparam \c[6] .is_wysiwyg = "true";
defparam \c[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N21
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !c[7] ) + ( \direction~DUPLICATE_q  ) + ( \Add0~30  ))
// \Add0~6  = CARRY(( !c[7] ) + ( \direction~DUPLICATE_q  ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\direction~DUPLICATE_q ),
	.datad(!c[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N51
cyclonev_lcell_comb \c[7]~1 (
// Equation(s):
// \c[7]~1_combout  = ( !\Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c[7]~1 .extended_lut = "off";
defparam \c[7]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \c[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N53
dffeas \c[7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\c[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[7]),
	.prn(vcc));
// synopsys translate_off
defparam \c[7] .is_wysiwyg = "true";
defparam \c[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N24
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \direction~q  ) + ( !c[8] ) + ( \Add0~6  ))
// \Add0~14  = CARRY(( \direction~q  ) + ( !c[8] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!c[8]),
	.datac(gnd),
	.datad(!\direction~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h00003333000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N42
cyclonev_lcell_comb \c[8]~2 (
// Equation(s):
// \c[8]~2_combout  = ( !\Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c[8]~2 .extended_lut = "off";
defparam \c[8]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \c[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N43
dffeas \c[8]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\c[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[8]~DUPLICATE .is_wysiwyg = "true";
defparam \c[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N52
dffeas \c[7]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\c[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[7]~DUPLICATE .is_wysiwyg = "true";
defparam \c[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N19
dffeas \c[6]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[6]~DUPLICATE .is_wysiwyg = "true";
defparam \c[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N11
dffeas \c[3]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N17
dffeas \c[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[5]),
	.prn(vcc));
// synopsys translate_off
defparam \c[5] .is_wysiwyg = "true";
defparam \c[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N44
dffeas \c[4]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\c[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[4]~DUPLICATE .is_wysiwyg = "true";
defparam \c[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N48
cyclonev_lcell_comb \lineswhite|a0[9]~0 (
// Equation(s):
// \lineswhite|a0[9]~0_combout  = ( \c[4]~DUPLICATE_q  & ( (\c[6]~DUPLICATE_q  & (c[5] & ((c[2]) # (\c[3]~DUPLICATE_q )))) ) ) # ( !\c[4]~DUPLICATE_q  & ( (\c[6]~DUPLICATE_q  & c[5]) ) )

	.dataa(!\c[6]~DUPLICATE_q ),
	.datab(!\c[3]~DUPLICATE_q ),
	.datac(!c[2]),
	.datad(!c[5]),
	.datae(gnd),
	.dataf(!\c[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0[9]~0 .extended_lut = "off";
defparam \lineswhite|a0[9]~0 .lut_mask = 64'h0055005500150015;
defparam \lineswhite|a0[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N32
dffeas \c[10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[10]),
	.prn(vcc));
// synopsys translate_off
defparam \c[10] .is_wysiwyg = "true";
defparam \c[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N27
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \direction~q  ) + ( \c[9]~DUPLICATE_q  ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \direction~q  ) + ( \c[9]~DUPLICATE_q  ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c[9]~DUPLICATE_q ),
	.datad(!\direction~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N28
dffeas \c[9]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[9]~DUPLICATE .is_wysiwyg = "true";
defparam \c[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \direction~q  ) + ( c[10] ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!c[10]),
	.datac(gnd),
	.datad(!\direction~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N31
dffeas \c[10]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[10]~DUPLICATE .is_wysiwyg = "true";
defparam \c[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N39
cyclonev_lcell_comb \lineswhite|a0[9]~1 (
// Equation(s):
// \lineswhite|a0[9]~1_combout  = ( !\c[10]~DUPLICATE_q  & ( !\c[9]~DUPLICATE_q  & ( (\c[8]~DUPLICATE_q  & (\c[7]~DUPLICATE_q  & !\lineswhite|a0[9]~0_combout )) ) ) )

	.dataa(!\c[8]~DUPLICATE_q ),
	.datab(!\c[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\lineswhite|a0[9]~0_combout ),
	.datae(!\c[10]~DUPLICATE_q ),
	.dataf(!\c[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0[9]~1 .extended_lut = "off";
defparam \lineswhite|a0[9]~1 .lut_mask = 64'h1100000000000000;
defparam \lineswhite|a0[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N45
cyclonev_lcell_comb \lineswhite|LessThan1~0 (
// Equation(s):
// \lineswhite|LessThan1~0_combout  = ( \c[0]~DUPLICATE_q  & ( (!\c[3]~DUPLICATE_q  & (c[4] & !c[2])) ) ) # ( !\c[0]~DUPLICATE_q  & ( (!\c[3]~DUPLICATE_q  & (c[4] & ((!c[1]) # (!c[2])))) ) )

	.dataa(!c[1]),
	.datab(!\c[3]~DUPLICATE_q ),
	.datac(!c[4]),
	.datad(!c[2]),
	.datae(gnd),
	.dataf(!\c[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan1~0 .extended_lut = "off";
defparam \lineswhite|LessThan1~0 .lut_mask = 64'h0C080C080C000C00;
defparam \lineswhite|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N29
dffeas \c[9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c[9]),
	.prn(vcc));
// synopsys translate_off
defparam \c[9] .is_wysiwyg = "true";
defparam \c[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N36
cyclonev_lcell_comb \lineswhite|LessThan1~1 (
// Equation(s):
// \lineswhite|LessThan1~1_combout  = ( \c[6]~DUPLICATE_q  & ( c[7] & ( ((!\c[8]~DUPLICATE_q ) # ((c[5] & !\lineswhite|LessThan1~0_combout ))) # (c[9]) ) ) ) # ( !\c[6]~DUPLICATE_q  & ( c[7] & ( (!\c[8]~DUPLICATE_q ) # (c[9]) ) ) ) # ( \c[6]~DUPLICATE_q  & ( 
// !c[7] ) ) # ( !\c[6]~DUPLICATE_q  & ( !c[7] ) )

	.dataa(!c[5]),
	.datab(!\lineswhite|LessThan1~0_combout ),
	.datac(!c[9]),
	.datad(!\c[8]~DUPLICATE_q ),
	.datae(!\c[6]~DUPLICATE_q ),
	.dataf(!c[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan1~1 .extended_lut = "off";
defparam \lineswhite|LessThan1~1 .lut_mask = 64'hFFFFFFFFFF0FFF4F;
defparam \lineswhite|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N7
dffeas \c[2]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N0
cyclonev_lcell_comb \lineswhite|Add2~38 (
// Equation(s):
// \lineswhite|Add2~38_cout  = CARRY(( \c[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\c[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~38 .extended_lut = "off";
defparam \lineswhite|Add2~38 .lut_mask = 64'h0000000000003333;
defparam \lineswhite|Add2~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N3
cyclonev_lcell_comb \lineswhite|Add2~33 (
// Equation(s):
// \lineswhite|Add2~33_sumout  = SUM(( \c[3]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~38_cout  ))
// \lineswhite|Add2~34  = CARRY(( \c[3]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~33_sumout ),
	.cout(\lineswhite|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~33 .extended_lut = "off";
defparam \lineswhite|Add2~33 .lut_mask = 64'h0000000000000F0F;
defparam \lineswhite|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N6
cyclonev_lcell_comb \lineswhite|Add2~29 (
// Equation(s):
// \lineswhite|Add2~29_sumout  = SUM(( !\c[4]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~34  ))
// \lineswhite|Add2~30  = CARRY(( !\c[4]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~29_sumout ),
	.cout(\lineswhite|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~29 .extended_lut = "off";
defparam \lineswhite|Add2~29 .lut_mask = 64'h000000000000FF00;
defparam \lineswhite|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N9
cyclonev_lcell_comb \lineswhite|Add2~25 (
// Equation(s):
// \lineswhite|Add2~25_sumout  = SUM(( \c[5]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add2~30  ))
// \lineswhite|Add2~26  = CARRY(( \c[5]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~25_sumout ),
	.cout(\lineswhite|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~25 .extended_lut = "off";
defparam \lineswhite|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \lineswhite|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N12
cyclonev_lcell_comb \lineswhite|Add2~21 (
// Equation(s):
// \lineswhite|Add2~21_sumout  = SUM(( c[6] ) + ( GND ) + ( \lineswhite|Add2~26  ))
// \lineswhite|Add2~22  = CARRY(( c[6] ) + ( GND ) + ( \lineswhite|Add2~26  ))

	.dataa(gnd),
	.datab(!c[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~21_sumout ),
	.cout(\lineswhite|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~21 .extended_lut = "off";
defparam \lineswhite|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N15
cyclonev_lcell_comb \lineswhite|Add2~17 (
// Equation(s):
// \lineswhite|Add2~17_sumout  = SUM(( !\c[7]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~22  ))
// \lineswhite|Add2~18  = CARRY(( !\c[7]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~17_sumout ),
	.cout(\lineswhite|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~17 .extended_lut = "off";
defparam \lineswhite|Add2~17 .lut_mask = 64'h000000000000FF00;
defparam \lineswhite|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N18
cyclonev_lcell_comb \lineswhite|Add2~13 (
// Equation(s):
// \lineswhite|Add2~13_sumout  = SUM(( !\c[8]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~18  ))
// \lineswhite|Add2~14  = CARRY(( !\c[8]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~13_sumout ),
	.cout(\lineswhite|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~13 .extended_lut = "off";
defparam \lineswhite|Add2~13 .lut_mask = 64'h000000000000F0F0;
defparam \lineswhite|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N21
cyclonev_lcell_comb \lineswhite|Add2~9 (
// Equation(s):
// \lineswhite|Add2~9_sumout  = SUM(( \c[9]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~14  ))
// \lineswhite|Add2~10  = CARRY(( \c[9]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~9_sumout ),
	.cout(\lineswhite|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~9 .extended_lut = "off";
defparam \lineswhite|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \lineswhite|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N24
cyclonev_lcell_comb \lineswhite|Add2~1 (
// Equation(s):
// \lineswhite|Add2~1_sumout  = SUM(( \c[10]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~10  ))
// \lineswhite|Add2~2  = CARRY(( \c[10]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add2~10  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~1_sumout ),
	.cout(\lineswhite|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~1 .extended_lut = "off";
defparam \lineswhite|Add2~1 .lut_mask = 64'h0000000000005555;
defparam \lineswhite|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N4
dffeas \c[1]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N0
cyclonev_lcell_comb \lineswhite|Add3~45 (
// Equation(s):
// \lineswhite|Add3~45_sumout  = SUM(( !c[0] ) + ( VCC ) + ( !VCC ))
// \lineswhite|Add3~46  = CARRY(( !c[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!c[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~45_sumout ),
	.cout(\lineswhite|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~45 .extended_lut = "off";
defparam \lineswhite|Add3~45 .lut_mask = 64'h000000000000CCCC;
defparam \lineswhite|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N3
cyclonev_lcell_comb \lineswhite|Add3~41 (
// Equation(s):
// \lineswhite|Add3~41_sumout  = SUM(( !\c[1]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~46  ))
// \lineswhite|Add3~42  = CARRY(( !\c[1]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~46  ))

	.dataa(!\c[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~41_sumout ),
	.cout(\lineswhite|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~41 .extended_lut = "off";
defparam \lineswhite|Add3~41 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \lineswhite|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N6
cyclonev_lcell_comb \lineswhite|Add3~37 (
// Equation(s):
// \lineswhite|Add3~37_sumout  = SUM(( !\c[2]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add3~42  ))
// \lineswhite|Add3~38  = CARRY(( !\c[2]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add3~42  ))

	.dataa(gnd),
	.datab(!\c[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~37_sumout ),
	.cout(\lineswhite|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~37 .extended_lut = "off";
defparam \lineswhite|Add3~37 .lut_mask = 64'h000000000000CCCC;
defparam \lineswhite|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N9
cyclonev_lcell_comb \lineswhite|Add3~33 (
// Equation(s):
// \lineswhite|Add3~33_sumout  = SUM(( !\c[3]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~38  ))
// \lineswhite|Add3~34  = CARRY(( !\c[3]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~38  ))

	.dataa(!\c[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~33_sumout ),
	.cout(\lineswhite|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~33 .extended_lut = "off";
defparam \lineswhite|Add3~33 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \lineswhite|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N12
cyclonev_lcell_comb \lineswhite|Add3~29 (
// Equation(s):
// \lineswhite|Add3~29_sumout  = SUM(( c[4] ) + ( GND ) + ( \lineswhite|Add3~34  ))
// \lineswhite|Add3~30  = CARRY(( c[4] ) + ( GND ) + ( \lineswhite|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!c[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~29_sumout ),
	.cout(\lineswhite|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~29 .extended_lut = "off";
defparam \lineswhite|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \lineswhite|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N15
cyclonev_lcell_comb \lineswhite|Add3~25 (
// Equation(s):
// \lineswhite|Add3~25_sumout  = SUM(( !\c[5]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add3~30  ))
// \lineswhite|Add3~26  = CARRY(( !\c[5]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~25_sumout ),
	.cout(\lineswhite|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~25 .extended_lut = "off";
defparam \lineswhite|Add3~25 .lut_mask = 64'h000000000000FF00;
defparam \lineswhite|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N18
cyclonev_lcell_comb \lineswhite|Add3~21 (
// Equation(s):
// \lineswhite|Add3~21_sumout  = SUM(( !\c[6]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add3~26  ))
// \lineswhite|Add3~22  = CARRY(( !\c[6]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~21_sumout ),
	.cout(\lineswhite|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~21 .extended_lut = "off";
defparam \lineswhite|Add3~21 .lut_mask = 64'h000000000000F0F0;
defparam \lineswhite|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N21
cyclonev_lcell_comb \lineswhite|Add3~17 (
// Equation(s):
// \lineswhite|Add3~17_sumout  = SUM(( \c[7]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~22  ))
// \lineswhite|Add3~18  = CARRY(( \c[7]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~17_sumout ),
	.cout(\lineswhite|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~17 .extended_lut = "off";
defparam \lineswhite|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \lineswhite|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N24
cyclonev_lcell_comb \lineswhite|Add3~13 (
// Equation(s):
// \lineswhite|Add3~13_sumout  = SUM(( \c[8]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~18  ))
// \lineswhite|Add3~14  = CARRY(( \c[8]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~13_sumout ),
	.cout(\lineswhite|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~13 .extended_lut = "off";
defparam \lineswhite|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \lineswhite|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N27
cyclonev_lcell_comb \lineswhite|Add3~9 (
// Equation(s):
// \lineswhite|Add3~9_sumout  = SUM(( !\c[9]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~14  ))
// \lineswhite|Add3~10  = CARRY(( !\c[9]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~9_sumout ),
	.cout(\lineswhite|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~9 .extended_lut = "off";
defparam \lineswhite|Add3~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \lineswhite|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N30
cyclonev_lcell_comb \lineswhite|Add3~1 (
// Equation(s):
// \lineswhite|Add3~1_sumout  = SUM(( !\c[10]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~10  ))
// \lineswhite|Add3~2  = CARRY(( !\c[10]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add3~10  ))

	.dataa(gnd),
	.datab(!\c[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~1_sumout ),
	.cout(\lineswhite|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~1 .extended_lut = "off";
defparam \lineswhite|Add3~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \lineswhite|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N29
dffeas \d[9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[9]),
	.prn(vcc));
// synopsys translate_off
defparam \d[9] .is_wysiwyg = "true";
defparam \d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y72_N52
dffeas \d[8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[8]),
	.prn(vcc));
// synopsys translate_off
defparam \d[8] .is_wysiwyg = "true";
defparam \d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y72_N19
dffeas \d[6]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d[6]~DUPLICATE .is_wysiwyg = "true";
defparam \d[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y72_N49
dffeas \d[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[5]),
	.prn(vcc));
// synopsys translate_off
defparam \d[5] .is_wysiwyg = "true";
defparam \d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y71_N35
dffeas \d[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\d[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[3]),
	.prn(vcc));
// synopsys translate_off
defparam \d[3] .is_wysiwyg = "true";
defparam \d[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N0
cyclonev_lcell_comb \lineswhite|Add0~33 (
// Equation(s):
// \lineswhite|Add0~33_sumout  = SUM(( !d[2] ) + ( !d[3] ) + ( !VCC ))
// \lineswhite|Add0~34  = CARRY(( !d[2] ) + ( !d[3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!d[3]),
	.datad(!d[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~33_sumout ),
	.cout(\lineswhite|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~33 .extended_lut = "off";
defparam \lineswhite|Add0~33 .lut_mask = 64'h00000F0F0000FF00;
defparam \lineswhite|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N3
cyclonev_lcell_comb \lineswhite|Add0~29 (
// Equation(s):
// \lineswhite|Add0~29_sumout  = SUM(( \d[4]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add0~34  ))
// \lineswhite|Add0~30  = CARRY(( \d[4]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~29_sumout ),
	.cout(\lineswhite|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~29 .extended_lut = "off";
defparam \lineswhite|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \lineswhite|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N6
cyclonev_lcell_comb \lineswhite|Add0~25 (
// Equation(s):
// \lineswhite|Add0~25_sumout  = SUM(( !d[5] ) + ( GND ) + ( \lineswhite|Add0~30  ))
// \lineswhite|Add0~26  = CARRY(( !d[5] ) + ( GND ) + ( \lineswhite|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!d[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~25_sumout ),
	.cout(\lineswhite|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~25 .extended_lut = "off";
defparam \lineswhite|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \lineswhite|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N9
cyclonev_lcell_comb \lineswhite|Add0~21 (
// Equation(s):
// \lineswhite|Add0~21_sumout  = SUM(( \d[6]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add0~26  ))
// \lineswhite|Add0~22  = CARRY(( \d[6]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add0~26  ))

	.dataa(!\d[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~21_sumout ),
	.cout(\lineswhite|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~21 .extended_lut = "off";
defparam \lineswhite|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \lineswhite|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N12
cyclonev_lcell_comb \lineswhite|Add0~17 (
// Equation(s):
// \lineswhite|Add0~17_sumout  = SUM(( d[7] ) + ( VCC ) + ( \lineswhite|Add0~22  ))
// \lineswhite|Add0~18  = CARRY(( d[7] ) + ( VCC ) + ( \lineswhite|Add0~22  ))

	.dataa(gnd),
	.datab(!d[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~17_sumout ),
	.cout(\lineswhite|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~17 .extended_lut = "off";
defparam \lineswhite|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \lineswhite|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N15
cyclonev_lcell_comb \lineswhite|Add0~13 (
// Equation(s):
// \lineswhite|Add0~13_sumout  = SUM(( !d[8] ) + ( GND ) + ( \lineswhite|Add0~18  ))
// \lineswhite|Add0~14  = CARRY(( !d[8] ) + ( GND ) + ( \lineswhite|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!d[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~13_sumout ),
	.cout(\lineswhite|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~13 .extended_lut = "off";
defparam \lineswhite|Add0~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \lineswhite|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N18
cyclonev_lcell_comb \lineswhite|Add0~9 (
// Equation(s):
// \lineswhite|Add0~9_sumout  = SUM(( d[9] ) + ( VCC ) + ( \lineswhite|Add0~14  ))
// \lineswhite|Add0~10  = CARRY(( d[9] ) + ( VCC ) + ( \lineswhite|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!d[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~9_sumout ),
	.cout(\lineswhite|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~9 .extended_lut = "off";
defparam \lineswhite|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \lineswhite|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N21
cyclonev_lcell_comb \lineswhite|Add0~1 (
// Equation(s):
// \lineswhite|Add0~1_sumout  = SUM(( \d[10]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add0~10  ))
// \lineswhite|Add0~2  = CARRY(( \d[10]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~1_sumout ),
	.cout(\lineswhite|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~1 .extended_lut = "off";
defparam \lineswhite|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \lineswhite|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N0
cyclonev_lcell_comb \lineswhite|Add1~45 (
// Equation(s):
// \lineswhite|Add1~45_sumout  = SUM(( !c[0] ) + ( VCC ) + ( !VCC ))
// \lineswhite|Add1~46  = CARRY(( !c[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!c[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~45_sumout ),
	.cout(\lineswhite|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~45 .extended_lut = "off";
defparam \lineswhite|Add1~45 .lut_mask = 64'h000000000000FF00;
defparam \lineswhite|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N3
cyclonev_lcell_comb \lineswhite|Add1~41 (
// Equation(s):
// \lineswhite|Add1~41_sumout  = SUM(( !\d[1]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~46  ))
// \lineswhite|Add1~42  = CARRY(( !\d[1]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~41_sumout ),
	.cout(\lineswhite|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~41 .extended_lut = "off";
defparam \lineswhite|Add1~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \lineswhite|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N6
cyclonev_lcell_comb \lineswhite|Add1~37 (
// Equation(s):
// \lineswhite|Add1~37_sumout  = SUM(( d[2] ) + ( VCC ) + ( \lineswhite|Add1~42  ))
// \lineswhite|Add1~38  = CARRY(( d[2] ) + ( VCC ) + ( \lineswhite|Add1~42  ))

	.dataa(gnd),
	.datab(!d[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~37_sumout ),
	.cout(\lineswhite|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~37 .extended_lut = "off";
defparam \lineswhite|Add1~37 .lut_mask = 64'h0000000000003333;
defparam \lineswhite|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N9
cyclonev_lcell_comb \lineswhite|Add1~33 (
// Equation(s):
// \lineswhite|Add1~33_sumout  = SUM(( \d[3]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add1~38  ))
// \lineswhite|Add1~34  = CARRY(( \d[3]~DUPLICATE_q  ) + ( VCC ) + ( \lineswhite|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~33_sumout ),
	.cout(\lineswhite|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~33 .extended_lut = "off";
defparam \lineswhite|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \lineswhite|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N12
cyclonev_lcell_comb \lineswhite|Add1~29 (
// Equation(s):
// \lineswhite|Add1~29_sumout  = SUM(( !d[4] ) + ( GND ) + ( \lineswhite|Add1~34  ))
// \lineswhite|Add1~30  = CARRY(( !d[4] ) + ( GND ) + ( \lineswhite|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!d[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~29_sumout ),
	.cout(\lineswhite|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~29 .extended_lut = "off";
defparam \lineswhite|Add1~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \lineswhite|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N15
cyclonev_lcell_comb \lineswhite|Add1~25 (
// Equation(s):
// \lineswhite|Add1~25_sumout  = SUM(( d[5] ) + ( VCC ) + ( \lineswhite|Add1~30  ))
// \lineswhite|Add1~26  = CARRY(( d[5] ) + ( VCC ) + ( \lineswhite|Add1~30  ))

	.dataa(!d[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~25_sumout ),
	.cout(\lineswhite|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~25 .extended_lut = "off";
defparam \lineswhite|Add1~25 .lut_mask = 64'h0000000000005555;
defparam \lineswhite|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N18
cyclonev_lcell_comb \lineswhite|Add1~21 (
// Equation(s):
// \lineswhite|Add1~21_sumout  = SUM(( !\d[6]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~26  ))
// \lineswhite|Add1~22  = CARRY(( !\d[6]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~21_sumout ),
	.cout(\lineswhite|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~21 .extended_lut = "off";
defparam \lineswhite|Add1~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \lineswhite|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N21
cyclonev_lcell_comb \lineswhite|Add1~17 (
// Equation(s):
// \lineswhite|Add1~17_sumout  = SUM(( !d[7] ) + ( GND ) + ( \lineswhite|Add1~22  ))
// \lineswhite|Add1~18  = CARRY(( !d[7] ) + ( GND ) + ( \lineswhite|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!d[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~17_sumout ),
	.cout(\lineswhite|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~17 .extended_lut = "off";
defparam \lineswhite|Add1~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \lineswhite|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N24
cyclonev_lcell_comb \lineswhite|Add1~13 (
// Equation(s):
// \lineswhite|Add1~13_sumout  = SUM(( d[8] ) + ( VCC ) + ( \lineswhite|Add1~18  ))
// \lineswhite|Add1~14  = CARRY(( d[8] ) + ( VCC ) + ( \lineswhite|Add1~18  ))

	.dataa(!d[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~13_sumout ),
	.cout(\lineswhite|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~13 .extended_lut = "off";
defparam \lineswhite|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \lineswhite|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N27
cyclonev_lcell_comb \lineswhite|Add1~9 (
// Equation(s):
// \lineswhite|Add1~9_sumout  = SUM(( !\d[9]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~14  ))
// \lineswhite|Add1~10  = CARRY(( !\d[9]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~9_sumout ),
	.cout(\lineswhite|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~9 .extended_lut = "off";
defparam \lineswhite|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \lineswhite|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N30
cyclonev_lcell_comb \lineswhite|Add1~1 (
// Equation(s):
// \lineswhite|Add1~1_sumout  = SUM(( !\d[10]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~10  ))
// \lineswhite|Add1~2  = CARRY(( !\d[10]~DUPLICATE_q  ) + ( GND ) + ( \lineswhite|Add1~10  ))

	.dataa(gnd),
	.datab(!\d[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~1_sumout ),
	.cout(\lineswhite|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~1 .extended_lut = "off";
defparam \lineswhite|Add1~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \lineswhite|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N57
cyclonev_lcell_comb \lineswhite|LessThan0~0 (
// Equation(s):
// \lineswhite|LessThan0~0_combout  = ( !\d[3]~DUPLICATE_q  & ( !d[5] & ( (!\d[2]~DUPLICATE_q  & ((\c[0]~DUPLICATE_q ) # (\d[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\d[1]~DUPLICATE_q ),
	.datab(!\d[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\c[0]~DUPLICATE_q ),
	.datae(!\d[3]~DUPLICATE_q ),
	.dataf(!d[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan0~0 .extended_lut = "off";
defparam \lineswhite|LessThan0~0 .lut_mask = 64'h44CC000000000000;
defparam \lineswhite|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N39
cyclonev_lcell_comb \lineswhite|LessThan0~1 (
// Equation(s):
// \lineswhite|LessThan0~1_combout  = ( !d[7] & ( (!d[6] & ((!d[4]) # (\d[5]~DUPLICATE_q ))) ) )

	.dataa(!d[4]),
	.datab(!\d[5]~DUPLICATE_q ),
	.datac(!d[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!d[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan0~1 .extended_lut = "off";
defparam \lineswhite|LessThan0~1 .lut_mask = 64'hB0B0B0B000000000;
defparam \lineswhite|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N51
cyclonev_lcell_comb \lineswhite|LessThan0~2 (
// Equation(s):
// \lineswhite|LessThan0~2_combout  = ( \lineswhite|LessThan0~1_combout  & ( \lineswhite|LessThan0~0_combout  ) ) # ( !\lineswhite|LessThan0~1_combout  )

	.dataa(gnd),
	.datab(!\lineswhite|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan0~2 .extended_lut = "off";
defparam \lineswhite|LessThan0~2 .lut_mask = 64'hFFFFFFFF33333333;
defparam \lineswhite|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N30
cyclonev_lcell_comb \lineswhite|steep~0 (
// Equation(s):
// \lineswhite|steep~0_combout  = ( \d[8]~DUPLICATE_q  & ( (!\lineswhite|a0~2_combout  & (\lineswhite|Add0~1_sumout )) # (\lineswhite|a0~2_combout  & ((\lineswhite|Add1~1_sumout ))) ) ) # ( !\d[8]~DUPLICATE_q  & ( (!\lineswhite|a0~2_combout  & 
// (\lineswhite|Add0~1_sumout )) # (\lineswhite|a0~2_combout  & ((!\lineswhite|LessThan0~2_combout  & ((\lineswhite|Add1~1_sumout ))) # (\lineswhite|LessThan0~2_combout  & (\lineswhite|Add0~1_sumout )))) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|Add0~1_sumout ),
	.datac(!\lineswhite|Add1~1_sumout ),
	.datad(!\lineswhite|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\d[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~0 .extended_lut = "off";
defparam \lineswhite|steep~0 .lut_mask = 64'h2733273327272727;
defparam \lineswhite|steep~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N51
cyclonev_lcell_comb \lineswhite|steep~1 (
// Equation(s):
// \lineswhite|steep~1_combout  = ( \lineswhite|Add0~9_sumout  & ( \lineswhite|Add1~9_sumout  ) ) # ( !\lineswhite|Add0~9_sumout  & ( \lineswhite|Add1~9_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & 
// !\lineswhite|LessThan0~0_combout )) # (\d[8]~DUPLICATE_q ))) ) ) ) # ( \lineswhite|Add0~9_sumout  & ( !\lineswhite|Add1~9_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!\d[8]~DUPLICATE_q  & ((!\lineswhite|LessThan0~1_combout ) # 
// (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!\lineswhite|LessThan0~0_combout ),
	.datad(!\d[8]~DUPLICATE_q ),
	.datae(!\lineswhite|Add0~9_sumout ),
	.dataf(!\lineswhite|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~1 .extended_lut = "off";
defparam \lineswhite|steep~1 .lut_mask = 64'h0000EFAA1055FFFF;
defparam \lineswhite|steep~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N42
cyclonev_lcell_comb \lineswhite|steep~2 (
// Equation(s):
// \lineswhite|steep~2_combout  = ( \lineswhite|Add0~13_sumout  & ( \lineswhite|Add1~13_sumout  ) ) # ( !\lineswhite|Add0~13_sumout  & ( \lineswhite|Add1~13_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & 
// !\lineswhite|LessThan0~0_combout )) # (\d[8]~DUPLICATE_q ))) ) ) ) # ( \lineswhite|Add0~13_sumout  & ( !\lineswhite|Add1~13_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!\d[8]~DUPLICATE_q  & ((!\lineswhite|LessThan0~1_combout ) # 
// (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!\d[8]~DUPLICATE_q ),
	.datad(!\lineswhite|LessThan0~0_combout ),
	.datae(!\lineswhite|Add0~13_sumout ),
	.dataf(!\lineswhite|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~2 .extended_lut = "off";
defparam \lineswhite|steep~2 .lut_mask = 64'h0000EAFA1505FFFF;
defparam \lineswhite|steep~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N39
cyclonev_lcell_comb \lineswhite|steep~3 (
// Equation(s):
// \lineswhite|steep~3_combout  = ( \lineswhite|Add0~17_sumout  & ( \lineswhite|Add1~17_sumout  ) ) # ( !\lineswhite|Add0~17_sumout  & ( \lineswhite|Add1~17_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & 
// !\lineswhite|LessThan0~0_combout )) # (d[8]))) ) ) ) # ( \lineswhite|Add0~17_sumout  & ( !\lineswhite|Add1~17_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!d[8] & ((!\lineswhite|LessThan0~1_combout ) # (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!\lineswhite|LessThan0~0_combout ),
	.datad(!d[8]),
	.datae(!\lineswhite|Add0~17_sumout ),
	.dataf(!\lineswhite|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~3 .extended_lut = "off";
defparam \lineswhite|steep~3 .lut_mask = 64'h0000EFAA1055FFFF;
defparam \lineswhite|steep~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N45
cyclonev_lcell_comb \lineswhite|steep~4 (
// Equation(s):
// \lineswhite|steep~4_combout  = ( \lineswhite|Add0~21_sumout  & ( \lineswhite|Add1~21_sumout  ) ) # ( !\lineswhite|Add0~21_sumout  & ( \lineswhite|Add1~21_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & 
// !\lineswhite|LessThan0~0_combout )) # (\d[8]~DUPLICATE_q ))) ) ) ) # ( \lineswhite|Add0~21_sumout  & ( !\lineswhite|Add1~21_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!\d[8]~DUPLICATE_q  & ((!\lineswhite|LessThan0~1_combout ) # 
// (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!\lineswhite|LessThan0~0_combout ),
	.datad(!\d[8]~DUPLICATE_q ),
	.datae(!\lineswhite|Add0~21_sumout ),
	.dataf(!\lineswhite|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~4 .extended_lut = "off";
defparam \lineswhite|steep~4 .lut_mask = 64'h0000EFAA1055FFFF;
defparam \lineswhite|steep~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N54
cyclonev_lcell_comb \lineswhite|steep~5 (
// Equation(s):
// \lineswhite|steep~5_combout  = ( \lineswhite|Add0~25_sumout  & ( \lineswhite|Add1~25_sumout  ) ) # ( !\lineswhite|Add0~25_sumout  & ( \lineswhite|Add1~25_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & 
// !\lineswhite|LessThan0~0_combout )) # (\d[8]~DUPLICATE_q ))) ) ) ) # ( \lineswhite|Add0~25_sumout  & ( !\lineswhite|Add1~25_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!\d[8]~DUPLICATE_q  & ((!\lineswhite|LessThan0~1_combout ) # 
// (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!\d[8]~DUPLICATE_q ),
	.datad(!\lineswhite|LessThan0~0_combout ),
	.datae(!\lineswhite|Add0~25_sumout ),
	.dataf(!\lineswhite|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~5 .extended_lut = "off";
defparam \lineswhite|steep~5 .lut_mask = 64'h0000EAFA1505FFFF;
defparam \lineswhite|steep~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N57
cyclonev_lcell_comb \lineswhite|steep~6 (
// Equation(s):
// \lineswhite|steep~6_combout  = ( \lineswhite|Add0~29_sumout  & ( \lineswhite|Add1~29_sumout  ) ) # ( !\lineswhite|Add0~29_sumout  & ( \lineswhite|Add1~29_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & 
// !\lineswhite|LessThan0~0_combout )) # (\d[8]~DUPLICATE_q ))) ) ) ) # ( \lineswhite|Add0~29_sumout  & ( !\lineswhite|Add1~29_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!\d[8]~DUPLICATE_q  & ((!\lineswhite|LessThan0~1_combout ) # 
// (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!\lineswhite|LessThan0~0_combout ),
	.datad(!\d[8]~DUPLICATE_q ),
	.datae(!\lineswhite|Add0~29_sumout ),
	.dataf(!\lineswhite|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~6 .extended_lut = "off";
defparam \lineswhite|steep~6 .lut_mask = 64'h0000EFAA1055FFFF;
defparam \lineswhite|steep~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N48
cyclonev_lcell_comb \lineswhite|steep~7 (
// Equation(s):
// \lineswhite|steep~7_combout  = ( \lineswhite|Add0~33_sumout  & ( \lineswhite|Add1~33_sumout  ) ) # ( !\lineswhite|Add0~33_sumout  & ( \lineswhite|Add1~33_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & 
// !\lineswhite|LessThan0~0_combout )) # (\d[8]~DUPLICATE_q ))) ) ) ) # ( \lineswhite|Add0~33_sumout  & ( !\lineswhite|Add1~33_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!\d[8]~DUPLICATE_q  & ((!\lineswhite|LessThan0~1_combout ) # 
// (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!\d[8]~DUPLICATE_q ),
	.datad(!\lineswhite|LessThan0~0_combout ),
	.datae(!\lineswhite|Add0~33_sumout ),
	.dataf(!\lineswhite|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~7 .extended_lut = "off";
defparam \lineswhite|steep~7 .lut_mask = 64'h0000EAFA1505FFFF;
defparam \lineswhite|steep~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N36
cyclonev_lcell_comb \lineswhite|steep~8 (
// Equation(s):
// \lineswhite|steep~8_combout  = ( \d[2]~DUPLICATE_q  & ( \lineswhite|Add1~37_sumout  ) ) # ( !\d[2]~DUPLICATE_q  & ( \lineswhite|Add1~37_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & !\lineswhite|LessThan0~0_combout )) # 
// (d[8]))) ) ) ) # ( \d[2]~DUPLICATE_q  & ( !\lineswhite|Add1~37_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!d[8] & ((!\lineswhite|LessThan0~1_combout ) # (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|a0~2_combout ),
	.datab(!\lineswhite|LessThan0~1_combout ),
	.datac(!d[8]),
	.datad(!\lineswhite|LessThan0~0_combout ),
	.datae(!\d[2]~DUPLICATE_q ),
	.dataf(!\lineswhite|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~8 .extended_lut = "off";
defparam \lineswhite|steep~8 .lut_mask = 64'h0000EAFA1505FFFF;
defparam \lineswhite|steep~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N4
dffeas \d[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(d[1]),
	.prn(vcc));
// synopsys translate_off
defparam \d[1] .is_wysiwyg = "true";
defparam \d[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N42
cyclonev_lcell_comb \lineswhite|steep~9 (
// Equation(s):
// \lineswhite|steep~9_combout  = ( d[1] & ( \lineswhite|Add1~41_sumout  ) ) # ( !d[1] & ( \lineswhite|Add1~41_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & !\lineswhite|LessThan0~0_combout )) # (d[8]))) ) ) ) # ( d[1] & ( 
// !\lineswhite|Add1~41_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!d[8] & ((!\lineswhite|LessThan0~1_combout ) # (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|LessThan0~1_combout ),
	.datab(!\lineswhite|a0~2_combout ),
	.datac(!d[8]),
	.datad(!\lineswhite|LessThan0~0_combout ),
	.datae(!d[1]),
	.dataf(!\lineswhite|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~9 .extended_lut = "off";
defparam \lineswhite|steep~9 .lut_mask = 64'h0000ECFC1303FFFF;
defparam \lineswhite|steep~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N45
cyclonev_lcell_comb \lineswhite|steep~10 (
// Equation(s):
// \lineswhite|steep~10_combout  = ( \c[0]~DUPLICATE_q  & ( \lineswhite|Add1~45_sumout  ) ) # ( !\c[0]~DUPLICATE_q  & ( \lineswhite|Add1~45_sumout  & ( (\lineswhite|a0~2_combout  & (((\lineswhite|LessThan0~1_combout  & !\lineswhite|LessThan0~0_combout )) # 
// (d[8]))) ) ) ) # ( \c[0]~DUPLICATE_q  & ( !\lineswhite|Add1~45_sumout  & ( (!\lineswhite|a0~2_combout ) # ((!d[8] & ((!\lineswhite|LessThan0~1_combout ) # (\lineswhite|LessThan0~0_combout )))) ) ) )

	.dataa(!\lineswhite|LessThan0~1_combout ),
	.datab(!\lineswhite|a0~2_combout ),
	.datac(!\lineswhite|LessThan0~0_combout ),
	.datad(!d[8]),
	.datae(!\c[0]~DUPLICATE_q ),
	.dataf(!\lineswhite|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|steep~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|steep~10 .extended_lut = "off";
defparam \lineswhite|steep~10 .lut_mask = 64'h0000EFCC1033FFFF;
defparam \lineswhite|steep~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N0
cyclonev_lcell_comb \lineswhite|LessThan2~46 (
// Equation(s):
// \lineswhite|LessThan2~46_cout  = CARRY(( \lineswhite|steep~10_combout  ) + ( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~45_sumout ))) # (\lineswhite|LessThan1~1_combout  & (!\c[0]~DUPLICATE_q )))) # 
// (\c[10]~DUPLICATE_q  & (((!\c[0]~DUPLICATE_q )))) ) + ( !VCC ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!\c[0]~DUPLICATE_q ),
	.datad(!\lineswhite|steep~10_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~46_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~46 .extended_lut = "off";
defparam \lineswhite|LessThan2~46 .lut_mask = 64'h0000078F000000FF;
defparam \lineswhite|LessThan2~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N3
cyclonev_lcell_comb \lineswhite|LessThan2~42 (
// Equation(s):
// \lineswhite|LessThan2~42_cout  = CARRY(( \lineswhite|steep~9_combout  ) + ( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~41_sumout ))) # (\lineswhite|LessThan1~1_combout  & (!c[1])))) # (\c[10]~DUPLICATE_q  & 
// (((!c[1])))) ) + ( \lineswhite|LessThan2~46_cout  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!c[1]),
	.datad(!\lineswhite|steep~9_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~41_sumout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~42_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~42 .extended_lut = "off";
defparam \lineswhite|LessThan2~42 .lut_mask = 64'h0000078F000000FF;
defparam \lineswhite|LessThan2~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N6
cyclonev_lcell_comb \lineswhite|LessThan2~38 (
// Equation(s):
// \lineswhite|LessThan2~38_cout  = CARRY(( \lineswhite|steep~8_combout  ) + ( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~37_sumout ))) # (\lineswhite|LessThan1~1_combout  & (\c[2]~DUPLICATE_q )))) # (\c[10]~DUPLICATE_q 
//  & (((\c[2]~DUPLICATE_q )))) ) + ( \lineswhite|LessThan2~42_cout  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!\c[2]~DUPLICATE_q ),
	.datad(!\lineswhite|steep~8_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~37_sumout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~38 .extended_lut = "off";
defparam \lineswhite|LessThan2~38 .lut_mask = 64'h000070F8000000FF;
defparam \lineswhite|LessThan2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N9
cyclonev_lcell_comb \lineswhite|LessThan2~34 (
// Equation(s):
// \lineswhite|LessThan2~34_cout  = CARRY(( \lineswhite|steep~7_combout  ) + ( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~33_sumout ))) # (\lineswhite|LessThan1~1_combout  & (!\lineswhite|Add2~33_sumout )))) # 
// (\c[10]~DUPLICATE_q  & (((!\lineswhite|Add2~33_sumout )))) ) + ( \lineswhite|LessThan2~38_cout  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!\lineswhite|Add2~33_sumout ),
	.datad(!\lineswhite|steep~7_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~33_sumout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~34_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~34 .extended_lut = "off";
defparam \lineswhite|LessThan2~34 .lut_mask = 64'h0000078F000000FF;
defparam \lineswhite|LessThan2~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N12
cyclonev_lcell_comb \lineswhite|LessThan2~30 (
// Equation(s):
// \lineswhite|LessThan2~30_cout  = CARRY(( \lineswhite|steep~6_combout  ) + ( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~29_sumout ))) # (\lineswhite|LessThan1~1_combout  & (!\lineswhite|Add2~29_sumout )))) # 
// (\c[10]~DUPLICATE_q  & (((!\lineswhite|Add2~29_sumout )))) ) + ( \lineswhite|LessThan2~34_cout  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!\lineswhite|Add2~29_sumout ),
	.datad(!\lineswhite|steep~6_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~29_sumout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~30_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~30 .extended_lut = "off";
defparam \lineswhite|LessThan2~30 .lut_mask = 64'h0000078F000000FF;
defparam \lineswhite|LessThan2~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N15
cyclonev_lcell_comb \lineswhite|LessThan2~26 (
// Equation(s):
// \lineswhite|LessThan2~26_cout  = CARRY(( \lineswhite|steep~5_combout  ) + ( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~25_sumout ))) # (\lineswhite|LessThan1~1_combout  & (!\lineswhite|Add2~25_sumout )))) # 
// (\c[10]~DUPLICATE_q  & (((!\lineswhite|Add2~25_sumout )))) ) + ( \lineswhite|LessThan2~30_cout  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!\lineswhite|Add2~25_sumout ),
	.datad(!\lineswhite|steep~5_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~25_sumout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~26_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~26 .extended_lut = "off";
defparam \lineswhite|LessThan2~26 .lut_mask = 64'h0000078F000000FF;
defparam \lineswhite|LessThan2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N18
cyclonev_lcell_comb \lineswhite|LessThan2~22 (
// Equation(s):
// \lineswhite|LessThan2~22_cout  = CARRY(( \lineswhite|steep~4_combout  ) + ( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~21_sumout ))) # (\lineswhite|LessThan1~1_combout  & (!\lineswhite|Add2~21_sumout )))) # 
// (\c[10]~DUPLICATE_q  & (((!\lineswhite|Add2~21_sumout )))) ) + ( \lineswhite|LessThan2~26_cout  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!\lineswhite|Add2~21_sumout ),
	.datad(!\lineswhite|steep~4_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~21_sumout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~22_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~22 .extended_lut = "off";
defparam \lineswhite|LessThan2~22 .lut_mask = 64'h0000078F000000FF;
defparam \lineswhite|LessThan2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N21
cyclonev_lcell_comb \lineswhite|LessThan2~18 (
// Equation(s):
// \lineswhite|LessThan2~18_cout  = CARRY(( (!\c[10]~DUPLICATE_q  & ((!\lineswhite|LessThan1~1_combout  & ((!\lineswhite|Add3~17_sumout ))) # (\lineswhite|LessThan1~1_combout  & (!\lineswhite|Add2~17_sumout )))) # (\c[10]~DUPLICATE_q  & 
// (((!\lineswhite|Add2~17_sumout )))) ) + ( \lineswhite|steep~3_combout  ) + ( \lineswhite|LessThan2~22_cout  ))

	.dataa(!\c[10]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan1~1_combout ),
	.datac(!\lineswhite|Add2~17_sumout ),
	.datad(!\lineswhite|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|steep~3_combout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~18_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~18 .extended_lut = "off";
defparam \lineswhite|LessThan2~18 .lut_mask = 64'h0000FF000000F870;
defparam \lineswhite|LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N24
cyclonev_lcell_comb \lineswhite|LessThan2~14 (
// Equation(s):
// \lineswhite|LessThan2~14_cout  = CARRY(( \lineswhite|steep~2_combout  ) + ( (!\lineswhite|LessThan1~1_combout  & ((!\c[10]~DUPLICATE_q  & ((!\lineswhite|Add3~13_sumout ))) # (\c[10]~DUPLICATE_q  & (!\lineswhite|Add2~13_sumout )))) # 
// (\lineswhite|LessThan1~1_combout  & (((!\lineswhite|Add2~13_sumout )))) ) + ( \lineswhite|LessThan2~18_cout  ))

	.dataa(!\lineswhite|LessThan1~1_combout ),
	.datab(!\c[10]~DUPLICATE_q ),
	.datac(!\lineswhite|Add2~13_sumout ),
	.datad(!\lineswhite|steep~2_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~13_sumout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~14_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~14 .extended_lut = "off";
defparam \lineswhite|LessThan2~14 .lut_mask = 64'h0000078F000000FF;
defparam \lineswhite|LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N27
cyclonev_lcell_comb \lineswhite|LessThan2~10 (
// Equation(s):
// \lineswhite|LessThan2~10_cout  = CARRY(( (!\lineswhite|LessThan1~1_combout  & ((!\c[10]~DUPLICATE_q  & ((!\lineswhite|Add3~9_sumout ))) # (\c[10]~DUPLICATE_q  & (!\lineswhite|Add2~9_sumout )))) # (\lineswhite|LessThan1~1_combout  & 
// (((!\lineswhite|Add2~9_sumout )))) ) + ( \lineswhite|steep~1_combout  ) + ( \lineswhite|LessThan2~14_cout  ))

	.dataa(!\lineswhite|LessThan1~1_combout ),
	.datab(!\c[10]~DUPLICATE_q ),
	.datac(!\lineswhite|Add2~9_sumout ),
	.datad(!\lineswhite|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|steep~1_combout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~10_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~10 .extended_lut = "off";
defparam \lineswhite|LessThan2~10 .lut_mask = 64'h0000FF000000F870;
defparam \lineswhite|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N30
cyclonev_lcell_comb \lineswhite|LessThan2~6 (
// Equation(s):
// \lineswhite|LessThan2~6_cout  = CARRY(( (!\lineswhite|LessThan1~1_combout  & ((!\c[10]~DUPLICATE_q  & ((!\lineswhite|Add3~1_sumout ))) # (\c[10]~DUPLICATE_q  & (!\lineswhite|Add2~1_sumout )))) # (\lineswhite|LessThan1~1_combout  & 
// (!\lineswhite|Add2~1_sumout )) ) + ( \lineswhite|steep~0_combout  ) + ( \lineswhite|LessThan2~10_cout  ))

	.dataa(!\lineswhite|LessThan1~1_combout ),
	.datab(!\lineswhite|Add2~1_sumout ),
	.datac(!\c[10]~DUPLICATE_q ),
	.datad(!\lineswhite|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|steep~0_combout ),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|LessThan2~6_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~6 .extended_lut = "off";
defparam \lineswhite|LessThan2~6 .lut_mask = 64'h0000FF000000EC4C;
defparam \lineswhite|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N33
cyclonev_lcell_comb \lineswhite|LessThan2~1 (
// Equation(s):
// \lineswhite|LessThan2~1_sumout  = SUM(( VCC ) + ( GND ) + ( \lineswhite|LessThan2~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|LessThan2~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|LessThan2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan2~1 .extended_lut = "off";
defparam \lineswhite|LessThan2~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \lineswhite|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N36
cyclonev_lcell_comb \lineswhite|a0~5 (
// Equation(s):
// \lineswhite|a0~5_combout  = ( \lineswhite|a0[9]~1_combout  & ( \lineswhite|LessThan2~1_sumout  & ( \c[0]~DUPLICATE_q  ) ) ) # ( \lineswhite|a0[9]~1_combout  & ( !\lineswhite|LessThan2~1_sumout  & ( (\c[0]~DUPLICATE_q  & \lineswhite|a0[9]~4_combout ) ) ) ) 
// # ( !\lineswhite|a0[9]~1_combout  & ( !\lineswhite|LessThan2~1_sumout  & ( (\c[0]~DUPLICATE_q  & \lineswhite|a0[9]~4_combout ) ) ) )

	.dataa(!\c[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\lineswhite|a0[9]~4_combout ),
	.datad(gnd),
	.datae(!\lineswhite|a0[9]~1_combout ),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~5 .extended_lut = "off";
defparam \lineswhite|a0~5 .lut_mask = 64'h0505050500005555;
defparam \lineswhite|a0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N42
cyclonev_lcell_comb \lineswhite|a1~5 (
// Equation(s):
// \lineswhite|a1~5_combout  = ( !\lineswhite|a0[9]~1_combout  & ( \lineswhite|LessThan2~1_sumout  & ( \c[0]~DUPLICATE_q  ) ) ) # ( \lineswhite|a0[9]~1_combout  & ( !\lineswhite|LessThan2~1_sumout  & ( (!\lineswhite|a0[9]~4_combout  & \c[0]~DUPLICATE_q ) ) ) 
// ) # ( !\lineswhite|a0[9]~1_combout  & ( !\lineswhite|LessThan2~1_sumout  & ( (!\lineswhite|a0[9]~4_combout  & \c[0]~DUPLICATE_q ) ) ) )

	.dataa(!\lineswhite|a0[9]~4_combout ),
	.datab(gnd),
	.datac(!\c[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\lineswhite|a0[9]~1_combout ),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~5 .extended_lut = "off";
defparam \lineswhite|a1~5 .lut_mask = 64'h0A0A0A0A0F0F0000;
defparam \lineswhite|a1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N43
dffeas \lineswhite|a1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[0] .is_wysiwyg = "true";
defparam \lineswhite|a1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N48
cyclonev_lcell_comb \lineswhite|a1~7 (
// Equation(s):
// \lineswhite|a1~7_combout  = ( \lineswhite|a0[9]~1_combout  & ( ((!\d[2]~DUPLICATE_q ) # (\lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( !\lineswhite|a0[9]~1_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\d[2]~DUPLICATE_q 
// )) # (\lineswhite|a0[9]~4_combout ))) # (\lineswhite|LessThan2~1_sumout  & (((\c[2]~DUPLICATE_q )))) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|a0[9]~4_combout ),
	.datac(!\d[2]~DUPLICATE_q ),
	.datad(!\c[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|a0[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~7 .extended_lut = "off";
defparam \lineswhite|a1~7 .lut_mask = 64'hA2F7A2F7F7F7F7F7;
defparam \lineswhite|a1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N49
dffeas \lineswhite|a1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[2] .is_wysiwyg = "true";
defparam \lineswhite|a1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N2
dffeas \lineswhite|a[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~1_sumout ),
	.asdata(\lineswhite|a0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \lineswhite|a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N3
cyclonev_lcell_comb \lineswhite|a1~6 (
// Equation(s):
// \lineswhite|a1~6_combout  = ( c[1] & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~4_combout  & d[1])))) # (\lineswhite|LessThan2~1_sumout  & (!\lineswhite|a0[9]~1_combout )) ) ) # ( !c[1] & ( (!\lineswhite|LessThan2~1_sumout  & 
// (!\lineswhite|a0[9]~4_combout  & d[1])) ) )

	.dataa(!\lineswhite|a0[9]~1_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|a0[9]~4_combout ),
	.datad(!d[1]),
	.datae(gnd),
	.dataf(!c[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~6 .extended_lut = "off";
defparam \lineswhite|a1~6 .lut_mask = 64'h00C000C022E222E2;
defparam \lineswhite|a1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N4
dffeas \lineswhite|a1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[1] .is_wysiwyg = "true";
defparam \lineswhite|a1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N42
cyclonev_lcell_comb \lineswhite|Equal0~2 (
// Equation(s):
// \lineswhite|Equal0~2_combout  = ( \lineswhite|a[0]~DUPLICATE_q  & ( \lineswhite|a1 [1] & ( (\lineswhite|a [1] & (\lineswhite|a1 [0] & (!\lineswhite|a [2] $ (\lineswhite|a1 [2])))) ) ) ) # ( !\lineswhite|a[0]~DUPLICATE_q  & ( \lineswhite|a1 [1] & ( 
// (\lineswhite|a [1] & (!\lineswhite|a1 [0] & (!\lineswhite|a [2] $ (\lineswhite|a1 [2])))) ) ) ) # ( \lineswhite|a[0]~DUPLICATE_q  & ( !\lineswhite|a1 [1] & ( (!\lineswhite|a [1] & (\lineswhite|a1 [0] & (!\lineswhite|a [2] $ (\lineswhite|a1 [2])))) ) ) ) # 
// ( !\lineswhite|a[0]~DUPLICATE_q  & ( !\lineswhite|a1 [1] & ( (!\lineswhite|a [1] & (!\lineswhite|a1 [0] & (!\lineswhite|a [2] $ (\lineswhite|a1 [2])))) ) ) )

	.dataa(!\lineswhite|a [1]),
	.datab(!\lineswhite|a [2]),
	.datac(!\lineswhite|a1 [0]),
	.datad(!\lineswhite|a1 [2]),
	.datae(!\lineswhite|a[0]~DUPLICATE_q ),
	.dataf(!\lineswhite|a1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Equal0~2 .extended_lut = "off";
defparam \lineswhite|Equal0~2 .lut_mask = 64'h8020080240100401;
defparam \lineswhite|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N54
cyclonev_lcell_comb \lineswhite|state~7 (
// Equation(s):
// \lineswhite|state~7_combout  = ( !\lineswhite|state.00~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|state.00~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|state~7 .extended_lut = "off";
defparam \lineswhite|state~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \lineswhite|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N55
dffeas \lineswhite|state~5DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|state~5DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|state~5DUPLICATE .is_wysiwyg = "true";
defparam \lineswhite|state~5DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N18
cyclonev_lcell_comb \lineswhite|a1~1 (
// Equation(s):
// \lineswhite|a1~1_combout  = ( \c[10]~DUPLICATE_q  & ( (\d[10]~DUPLICATE_q ) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( !\c[10]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & \d[10]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\d[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~1 .extended_lut = "off";
defparam \lineswhite|a1~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lineswhite|a1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N20
dffeas \lineswhite|a1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[10] .is_wysiwyg = "true";
defparam \lineswhite|a1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N18
cyclonev_lcell_comb \lineswhite|Add4~25 (
// Equation(s):
// \lineswhite|Add4~25_sumout  = SUM(( \lineswhite|a [6] ) + ( GND ) + ( \lineswhite|Add4~22  ))
// \lineswhite|Add4~26  = CARRY(( \lineswhite|a [6] ) + ( GND ) + ( \lineswhite|Add4~22  ))

	.dataa(gnd),
	.datab(!\lineswhite|a [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~25_sumout ),
	.cout(\lineswhite|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~25 .extended_lut = "off";
defparam \lineswhite|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N21
cyclonev_lcell_comb \lineswhite|Add4~29 (
// Equation(s):
// \lineswhite|Add4~29_sumout  = SUM(( \lineswhite|a [7] ) + ( GND ) + ( \lineswhite|Add4~26  ))
// \lineswhite|Add4~30  = CARRY(( \lineswhite|a [7] ) + ( GND ) + ( \lineswhite|Add4~26  ))

	.dataa(!\lineswhite|a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~29_sumout ),
	.cout(\lineswhite|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~29 .extended_lut = "off";
defparam \lineswhite|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \lineswhite|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N39
cyclonev_lcell_comb \lineswhite|a0~12 (
// Equation(s):
// \lineswhite|a0~12_combout  = ( \lineswhite|a0~2_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (d[8] & \d[7]~DUPLICATE_q )) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(gnd),
	.datac(!d[8]),
	.datad(!\d[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|a0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~12 .extended_lut = "off";
defparam \lineswhite|a0~12 .lut_mask = 64'h00000000000A000A;
defparam \lineswhite|a0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N40
dffeas \lineswhite|a0[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[7] .is_wysiwyg = "true";
defparam \lineswhite|a0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N23
dffeas \lineswhite|a[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~29_sumout ),
	.asdata(\lineswhite|a0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[7] .is_wysiwyg = "true";
defparam \lineswhite|a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N24
cyclonev_lcell_comb \lineswhite|Add4~33 (
// Equation(s):
// \lineswhite|Add4~33_sumout  = SUM(( \lineswhite|a [8] ) + ( GND ) + ( \lineswhite|Add4~30  ))
// \lineswhite|Add4~34  = CARRY(( \lineswhite|a [8] ) + ( GND ) + ( \lineswhite|Add4~30  ))

	.dataa(gnd),
	.datab(!\lineswhite|a [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~33_sumout ),
	.cout(\lineswhite|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~33 .extended_lut = "off";
defparam \lineswhite|Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N6
cyclonev_lcell_comb \lineswhite|a0~13 (
// Equation(s):
// \lineswhite|a0~13_combout  = ( d[8] & ( (!\lineswhite|LessThan2~1_sumout  & !\lineswhite|a0~2_combout ) ) ) # ( !d[8] & ( !\lineswhite|LessThan2~1_sumout  ) )

	.dataa(gnd),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|a0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!d[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~13 .extended_lut = "off";
defparam \lineswhite|a0~13 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \lineswhite|a0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N7
dffeas \lineswhite|a0[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[8] .is_wysiwyg = "true";
defparam \lineswhite|a0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N26
dffeas \lineswhite|a[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~33_sumout ),
	.asdata(\lineswhite|a0 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[8] .is_wysiwyg = "true";
defparam \lineswhite|a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N27
cyclonev_lcell_comb \lineswhite|Add4~37 (
// Equation(s):
// \lineswhite|Add4~37_sumout  = SUM(( \lineswhite|a [9] ) + ( GND ) + ( \lineswhite|Add4~34  ))
// \lineswhite|Add4~38  = CARRY(( \lineswhite|a [9] ) + ( GND ) + ( \lineswhite|Add4~34  ))

	.dataa(!\lineswhite|a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~37_sumout ),
	.cout(\lineswhite|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~37 .extended_lut = "off";
defparam \lineswhite|Add4~37 .lut_mask = 64'h0000FFFF00005555;
defparam \lineswhite|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N29
dffeas \lineswhite|a[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~37_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[9] .is_wysiwyg = "true";
defparam \lineswhite|a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N32
dffeas \lineswhite|a[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~41_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[10] .is_wysiwyg = "true";
defparam \lineswhite|a[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N30
cyclonev_lcell_comb \lineswhite|Add4~41 (
// Equation(s):
// \lineswhite|Add4~41_sumout  = SUM(( \lineswhite|a [10] ) + ( GND ) + ( \lineswhite|Add4~38  ))

	.dataa(gnd),
	.datab(!\lineswhite|a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~41 .extended_lut = "off";
defparam \lineswhite|Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N31
dffeas \lineswhite|a[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~41_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[10]~DUPLICATE .is_wysiwyg = "true";
defparam \lineswhite|a[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N6
cyclonev_lcell_comb \lineswhite|a1~0 (
// Equation(s):
// \lineswhite|a1~0_combout  = ( \lineswhite|LessThan2~1_sumout  & ( \c[9]~DUPLICATE_q  ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( d[9] ) )

	.dataa(gnd),
	.datab(!\c[9]~DUPLICATE_q ),
	.datac(!d[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~0 .extended_lut = "off";
defparam \lineswhite|a1~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \lineswhite|a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N8
dffeas \lineswhite|a1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[9] .is_wysiwyg = "true";
defparam \lineswhite|a1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N21
cyclonev_lcell_comb \lineswhite|Equal0~0 (
// Equation(s):
// \lineswhite|Equal0~0_combout  = ( \lineswhite|a1 [9] & ( (\lineswhite|a [9] & (!\lineswhite|a1 [10] $ (\lineswhite|a[10]~DUPLICATE_q ))) ) ) # ( !\lineswhite|a1 [9] & ( (!\lineswhite|a [9] & (!\lineswhite|a1 [10] $ (\lineswhite|a[10]~DUPLICATE_q ))) ) )

	.dataa(!\lineswhite|a1 [10]),
	.datab(gnd),
	.datac(!\lineswhite|a [9]),
	.datad(!\lineswhite|a[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|a1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Equal0~0 .extended_lut = "off";
defparam \lineswhite|Equal0~0 .lut_mask = 64'hA050A0500A050A05;
defparam \lineswhite|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N21
cyclonev_lcell_comb \lineswhite|a1~8 (
// Equation(s):
// \lineswhite|a1~8_combout  = ( \d[3]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout  & (((\c[3]~DUPLICATE_q  & !\lineswhite|a0[9]~1_combout )))) ) ) # ( !\d[3]~DUPLICATE_q  & ( 
// (!\lineswhite|LessThan2~1_sumout ) # ((\c[3]~DUPLICATE_q  & !\lineswhite|a0[9]~1_combout )) ) )

	.dataa(!\lineswhite|a0[9]~4_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\c[3]~DUPLICATE_q ),
	.datad(!\lineswhite|a0[9]~1_combout ),
	.datae(gnd),
	.dataf(!\d[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~8 .extended_lut = "off";
defparam \lineswhite|a1~8 .lut_mask = 64'hCFCCCFCC47444744;
defparam \lineswhite|a1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N22
dffeas \lineswhite|a1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[3] .is_wysiwyg = "true";
defparam \lineswhite|a1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N36
cyclonev_lcell_comb \lineswhite|a1~9 (
// Equation(s):
// \lineswhite|a1~9_combout  = ( \lineswhite|a0[9]~1_combout  & ( (d[4] & (!\lineswhite|LessThan2~1_sumout  & !\lineswhite|a0[9]~4_combout )) ) ) # ( !\lineswhite|a0[9]~1_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (d[4] & ((!\lineswhite|a0[9]~4_combout 
// )))) # (\lineswhite|LessThan2~1_sumout  & (((!\c[4]~DUPLICATE_q )))) ) )

	.dataa(!d[4]),
	.datab(!\c[4]~DUPLICATE_q ),
	.datac(!\lineswhite|LessThan2~1_sumout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|a0[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~9 .extended_lut = "off";
defparam \lineswhite|a1~9 .lut_mask = 64'h5C0C5C0C50005000;
defparam \lineswhite|a1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N37
dffeas \lineswhite|a1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[4] .is_wysiwyg = "true";
defparam \lineswhite|a1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N51
cyclonev_lcell_comb \lineswhite|a1~10 (
// Equation(s):
// \lineswhite|a1~10_combout  = ( \lineswhite|a0[9]~1_combout  & ( ((!\d[5]~DUPLICATE_q ) # (\lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( !\lineswhite|a0[9]~1_combout  & ( (!\lineswhite|LessThan2~1_sumout  & 
// (((!\d[5]~DUPLICATE_q )) # (\lineswhite|a0[9]~4_combout ))) # (\lineswhite|LessThan2~1_sumout  & (((c[5])))) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|a0[9]~4_combout ),
	.datac(!c[5]),
	.datad(!\d[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|a0[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~10 .extended_lut = "off";
defparam \lineswhite|a1~10 .lut_mask = 64'hAF27AF27FF77FF77;
defparam \lineswhite|a1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N52
dffeas \lineswhite|a1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[5] .is_wysiwyg = "true";
defparam \lineswhite|a1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N54
cyclonev_lcell_comb \lineswhite|Equal0~3 (
// Equation(s):
// \lineswhite|Equal0~3_combout  = ( \lineswhite|a1 [5] & ( \lineswhite|a [3] & ( (\lineswhite|a [5] & (\lineswhite|a1 [3] & (!\lineswhite|a1 [4] $ (\lineswhite|a [4])))) ) ) ) # ( !\lineswhite|a1 [5] & ( \lineswhite|a [3] & ( (!\lineswhite|a [5] & 
// (\lineswhite|a1 [3] & (!\lineswhite|a1 [4] $ (\lineswhite|a [4])))) ) ) ) # ( \lineswhite|a1 [5] & ( !\lineswhite|a [3] & ( (\lineswhite|a [5] & (!\lineswhite|a1 [3] & (!\lineswhite|a1 [4] $ (\lineswhite|a [4])))) ) ) ) # ( !\lineswhite|a1 [5] & ( 
// !\lineswhite|a [3] & ( (!\lineswhite|a [5] & (!\lineswhite|a1 [3] & (!\lineswhite|a1 [4] $ (\lineswhite|a [4])))) ) ) )

	.dataa(!\lineswhite|a [5]),
	.datab(!\lineswhite|a1 [3]),
	.datac(!\lineswhite|a1 [4]),
	.datad(!\lineswhite|a [4]),
	.datae(!\lineswhite|a1 [5]),
	.dataf(!\lineswhite|a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Equal0~3 .extended_lut = "off";
defparam \lineswhite|Equal0~3 .lut_mask = 64'h8008400420021001;
defparam \lineswhite|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N3
cyclonev_lcell_comb \lineswhite|a1~4 (
// Equation(s):
// \lineswhite|a1~4_combout  = ( \c[8]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & ((!d[8]) # (\lineswhite|a0[9]~4_combout ))) ) ) # ( !\c[8]~DUPLICATE_q  & ( ((!d[8]) # (\lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(gnd),
	.datac(!d[8]),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\c[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~4 .extended_lut = "off";
defparam \lineswhite|a1~4 .lut_mask = 64'hF5FFF5FFA0AAA0AA;
defparam \lineswhite|a1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N5
dffeas \lineswhite|a1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[8] .is_wysiwyg = "true";
defparam \lineswhite|a1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N45
cyclonev_lcell_comb \lineswhite|a1~3 (
// Equation(s):
// \lineswhite|a1~3_combout  = ( \d[7]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (!\lineswhite|a0[9]~1_combout  & (!\c[7]~DUPLICATE_q ))) ) ) # ( !\d[7]~DUPLICATE_q  & ( 
// (!\lineswhite|a0[9]~1_combout  & (\lineswhite|LessThan2~1_sumout  & !\c[7]~DUPLICATE_q )) ) )

	.dataa(!\lineswhite|a0[9]~1_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\c[7]~DUPLICATE_q ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\d[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~3 .extended_lut = "off";
defparam \lineswhite|a1~3 .lut_mask = 64'h20202020EC20EC20;
defparam \lineswhite|a1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N46
dffeas \lineswhite|a1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[7] .is_wysiwyg = "true";
defparam \lineswhite|a1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N12
cyclonev_lcell_comb \lineswhite|a1~2 (
// Equation(s):
// \lineswhite|a1~2_combout  = ( c[6] & ( ((d[6] & !\lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( !c[6] & ( (!\lineswhite|LessThan2~1_sumout  & (d[6] & ((!\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & 
// (((\lineswhite|a0[9]~1_combout )))) ) )

	.dataa(!d[6]),
	.datab(!\lineswhite|a0[9]~1_combout ),
	.datac(!\lineswhite|LessThan2~1_sumout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!c[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a1~2 .extended_lut = "off";
defparam \lineswhite|a1~2 .lut_mask = 64'h530353035F0F5F0F;
defparam \lineswhite|a1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N13
dffeas \lineswhite|a1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a1[6] .is_wysiwyg = "true";
defparam \lineswhite|a1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N24
cyclonev_lcell_comb \lineswhite|Equal0~1 (
// Equation(s):
// \lineswhite|Equal0~1_combout  = ( \lineswhite|a [6] & ( \lineswhite|a [8] & ( (\lineswhite|a1 [8] & (\lineswhite|a1 [6] & (!\lineswhite|a1 [7] $ (\lineswhite|a [7])))) ) ) ) # ( !\lineswhite|a [6] & ( \lineswhite|a [8] & ( (\lineswhite|a1 [8] & 
// (!\lineswhite|a1 [6] & (!\lineswhite|a1 [7] $ (\lineswhite|a [7])))) ) ) ) # ( \lineswhite|a [6] & ( !\lineswhite|a [8] & ( (!\lineswhite|a1 [8] & (\lineswhite|a1 [6] & (!\lineswhite|a1 [7] $ (\lineswhite|a [7])))) ) ) ) # ( !\lineswhite|a [6] & ( 
// !\lineswhite|a [8] & ( (!\lineswhite|a1 [8] & (!\lineswhite|a1 [6] & (!\lineswhite|a1 [7] $ (\lineswhite|a [7])))) ) ) )

	.dataa(!\lineswhite|a1 [8]),
	.datab(!\lineswhite|a1 [7]),
	.datac(!\lineswhite|a1 [6]),
	.datad(!\lineswhite|a [7]),
	.datae(!\lineswhite|a [6]),
	.dataf(!\lineswhite|a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Equal0~1 .extended_lut = "off";
defparam \lineswhite|Equal0~1 .lut_mask = 64'h8020080240100401;
defparam \lineswhite|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N42
cyclonev_lcell_comb \lineswhite|Selector1~0 (
// Equation(s):
// \lineswhite|Selector1~0_combout  = ( \lineswhite|state~6_q  & ( \lineswhite|Equal0~1_combout  & ( (!\lineswhite|Equal0~2_combout ) # (((!\lineswhite|Equal0~0_combout ) # (!\lineswhite|Equal0~3_combout )) # (\lineswhite|state~5DUPLICATE_q )) ) ) ) # ( 
// !\lineswhite|state~6_q  & ( \lineswhite|Equal0~1_combout  & ( \lineswhite|state~5DUPLICATE_q  ) ) ) # ( \lineswhite|state~6_q  & ( !\lineswhite|Equal0~1_combout  ) ) # ( !\lineswhite|state~6_q  & ( !\lineswhite|Equal0~1_combout  & ( 
// \lineswhite|state~5DUPLICATE_q  ) ) )

	.dataa(!\lineswhite|Equal0~2_combout ),
	.datab(!\lineswhite|state~5DUPLICATE_q ),
	.datac(!\lineswhite|Equal0~0_combout ),
	.datad(!\lineswhite|Equal0~3_combout ),
	.datae(!\lineswhite|state~6_q ),
	.dataf(!\lineswhite|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector1~0 .extended_lut = "off";
defparam \lineswhite|Selector1~0 .lut_mask = 64'h3333FFFF3333FFFB;
defparam \lineswhite|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N44
dffeas \lineswhite|state~6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|state~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|state~6 .is_wysiwyg = "true";
defparam \lineswhite|state~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y73_N56
dffeas \lineswhite|state~5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|state~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|state~5 .is_wysiwyg = "true";
defparam \lineswhite|state~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N57
cyclonev_lcell_comb \lineswhite|state.00~0 (
// Equation(s):
// \lineswhite|state.00~0_combout  = ( \lineswhite|state~5_q  ) # ( !\lineswhite|state~5_q  & ( \lineswhite|state~6_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|state~6_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|state~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|state.00~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|state.00~0 .extended_lut = "off";
defparam \lineswhite|state.00~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \lineswhite|state.00~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N38
dffeas \lineswhite|a0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[0] .is_wysiwyg = "true";
defparam \lineswhite|a0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N1
dffeas \lineswhite|a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~1_sumout ),
	.asdata(\lineswhite|a0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[0] .is_wysiwyg = "true";
defparam \lineswhite|a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N3
cyclonev_lcell_comb \lineswhite|Add4~5 (
// Equation(s):
// \lineswhite|Add4~5_sumout  = SUM(( \lineswhite|a [1] ) + ( GND ) + ( \lineswhite|Add4~2  ))
// \lineswhite|Add4~6  = CARRY(( \lineswhite|a [1] ) + ( GND ) + ( \lineswhite|Add4~2  ))

	.dataa(!\lineswhite|a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~5_sumout ),
	.cout(\lineswhite|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~5 .extended_lut = "off";
defparam \lineswhite|Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \lineswhite|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N24
cyclonev_lcell_comb \lineswhite|a0~6 (
// Equation(s):
// \lineswhite|a0~6_combout  = ( \lineswhite|a0[9]~1_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|a0[9]~4_combout  & ((d[1])))) # (\lineswhite|LessThan2~1_sumout  & (((c[1])))) ) ) # ( !\lineswhite|a0[9]~1_combout  & ( 
// (\lineswhite|a0[9]~4_combout  & (!\lineswhite|LessThan2~1_sumout  & d[1])) ) )

	.dataa(!\lineswhite|a0[9]~4_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!c[1]),
	.datad(!d[1]),
	.datae(gnd),
	.dataf(!\lineswhite|a0[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~6 .extended_lut = "off";
defparam \lineswhite|a0~6 .lut_mask = 64'h0044004403470347;
defparam \lineswhite|a0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N25
dffeas \lineswhite|a0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[1] .is_wysiwyg = "true";
defparam \lineswhite|a0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N5
dffeas \lineswhite|a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~5_sumout ),
	.asdata(\lineswhite|a0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[1] .is_wysiwyg = "true";
defparam \lineswhite|a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N6
cyclonev_lcell_comb \lineswhite|Add4~9 (
// Equation(s):
// \lineswhite|Add4~9_sumout  = SUM(( \lineswhite|a [2] ) + ( GND ) + ( \lineswhite|Add4~6  ))
// \lineswhite|Add4~10  = CARRY(( \lineswhite|a [2] ) + ( GND ) + ( \lineswhite|Add4~6  ))

	.dataa(gnd),
	.datab(!\lineswhite|a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~9_sumout ),
	.cout(\lineswhite|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~9 .extended_lut = "off";
defparam \lineswhite|Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N0
cyclonev_lcell_comb \lineswhite|a0~7 (
// Equation(s):
// \lineswhite|a0~7_combout  = ( \c[2]~DUPLICATE_q  & ( ((!\d[2]~DUPLICATE_q ) # (!\lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( !\c[2]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\d[2]~DUPLICATE_q ) # 
// (!\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (!\lineswhite|a0[9]~1_combout )) ) )

	.dataa(!\lineswhite|a0[9]~1_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\d[2]~DUPLICATE_q ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\c[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~7 .extended_lut = "off";
defparam \lineswhite|a0~7 .lut_mask = 64'hEEE2EEE2FFF3FFF3;
defparam \lineswhite|a0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N1
dffeas \lineswhite|a0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[2] .is_wysiwyg = "true";
defparam \lineswhite|a0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N8
dffeas \lineswhite|a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~9_sumout ),
	.asdata(\lineswhite|a0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[2] .is_wysiwyg = "true";
defparam \lineswhite|a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N9
cyclonev_lcell_comb \lineswhite|Add4~13 (
// Equation(s):
// \lineswhite|Add4~13_sumout  = SUM(( \lineswhite|a [3] ) + ( GND ) + ( \lineswhite|Add4~10  ))
// \lineswhite|Add4~14  = CARRY(( \lineswhite|a [3] ) + ( GND ) + ( \lineswhite|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~13_sumout ),
	.cout(\lineswhite|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~13 .extended_lut = "off";
defparam \lineswhite|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \lineswhite|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N57
cyclonev_lcell_comb \lineswhite|a0~8 (
// Equation(s):
// \lineswhite|a0~8_combout  = ( \d[3]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (\c[3]~DUPLICATE_q  & (\lineswhite|a0[9]~1_combout ))) ) ) # ( !\d[3]~DUPLICATE_q  & ( 
// (!\lineswhite|LessThan2~1_sumout ) # ((\c[3]~DUPLICATE_q  & \lineswhite|a0[9]~1_combout )) ) )

	.dataa(!\c[3]~DUPLICATE_q ),
	.datab(!\lineswhite|a0[9]~1_combout ),
	.datac(!\lineswhite|LessThan2~1_sumout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\d[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~8 .extended_lut = "off";
defparam \lineswhite|a0~8 .lut_mask = 64'hF1F1F1F1F101F101;
defparam \lineswhite|a0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N58
dffeas \lineswhite|a0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[3] .is_wysiwyg = "true";
defparam \lineswhite|a0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N11
dffeas \lineswhite|a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~13_sumout ),
	.asdata(\lineswhite|a0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[3] .is_wysiwyg = "true";
defparam \lineswhite|a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N12
cyclonev_lcell_comb \lineswhite|Add4~17 (
// Equation(s):
// \lineswhite|Add4~17_sumout  = SUM(( \lineswhite|a [4] ) + ( GND ) + ( \lineswhite|Add4~14  ))
// \lineswhite|Add4~18  = CARRY(( \lineswhite|a [4] ) + ( GND ) + ( \lineswhite|Add4~14  ))

	.dataa(gnd),
	.datab(!\lineswhite|a [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~17_sumout ),
	.cout(\lineswhite|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~17 .extended_lut = "off";
defparam \lineswhite|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N54
cyclonev_lcell_comb \lineswhite|a0~9 (
// Equation(s):
// \lineswhite|a0~9_combout  = ( \c[4]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|a0[9]~4_combout  & d[4])) ) ) # ( !\c[4]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|a0[9]~4_combout  & (d[4]))) # 
// (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|a0[9]~1_combout )))) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|a0[9]~4_combout ),
	.datac(!d[4]),
	.datad(!\lineswhite|a0[9]~1_combout ),
	.datae(gnd),
	.dataf(!\c[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~9 .extended_lut = "off";
defparam \lineswhite|a0~9 .lut_mask = 64'h0257025702020202;
defparam \lineswhite|a0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N55
dffeas \lineswhite|a0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[4] .is_wysiwyg = "true";
defparam \lineswhite|a0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N14
dffeas \lineswhite|a[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~17_sumout ),
	.asdata(\lineswhite|a0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[4] .is_wysiwyg = "true";
defparam \lineswhite|a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N15
cyclonev_lcell_comb \lineswhite|Add4~21 (
// Equation(s):
// \lineswhite|Add4~21_sumout  = SUM(( \lineswhite|a [5] ) + ( GND ) + ( \lineswhite|Add4~18  ))
// \lineswhite|Add4~22  = CARRY(( \lineswhite|a [5] ) + ( GND ) + ( \lineswhite|Add4~18  ))

	.dataa(!\lineswhite|a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add4~21_sumout ),
	.cout(\lineswhite|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add4~21 .extended_lut = "off";
defparam \lineswhite|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \lineswhite|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N57
cyclonev_lcell_comb \lineswhite|a0~10 (
// Equation(s):
// \lineswhite|a0~10_combout  = ( \lineswhite|a0[9]~1_combout  & ( (!\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|a0[9]~4_combout ) # ((!\d[5]~DUPLICATE_q )))) # (\lineswhite|LessThan2~1_sumout  & (((c[5])))) ) ) # ( !\lineswhite|a0[9]~1_combout  & ( 
// ((!\lineswhite|a0[9]~4_combout ) # (!\d[5]~DUPLICATE_q )) # (\lineswhite|LessThan2~1_sumout ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|a0[9]~4_combout ),
	.datac(!c[5]),
	.datad(!\d[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|a0[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~10 .extended_lut = "off";
defparam \lineswhite|a0~10 .lut_mask = 64'hFFDDFFDDAF8DAF8D;
defparam \lineswhite|a0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N58
dffeas \lineswhite|a0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[5] .is_wysiwyg = "true";
defparam \lineswhite|a0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N17
dffeas \lineswhite|a[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~21_sumout ),
	.asdata(\lineswhite|a0 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[5] .is_wysiwyg = "true";
defparam \lineswhite|a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N42
cyclonev_lcell_comb \lineswhite|a0~11 (
// Equation(s):
// \lineswhite|a0~11_combout  = ( c[6] & ( ((d[6] & \lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( !c[6] & ( (!\lineswhite|LessThan2~1_sumout  & (((d[6] & \lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & 
// (!\lineswhite|a0[9]~1_combout )) ) )

	.dataa(!\lineswhite|a0[9]~1_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!d[6]),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!c[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0~11 .extended_lut = "off";
defparam \lineswhite|a0~11 .lut_mask = 64'h222E222E333F333F;
defparam \lineswhite|a0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N43
dffeas \lineswhite|a0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|a0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a0[6] .is_wysiwyg = "true";
defparam \lineswhite|a0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N20
dffeas \lineswhite|a[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add4~25_sumout ),
	.asdata(\lineswhite|a0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|a[6] .is_wysiwyg = "true";
defparam \lineswhite|a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N48
cyclonev_lcell_comb \lineswhite|y[6]~feeder (
// Equation(s):
// \lineswhite|y[6]~feeder_combout  = \lineswhite|a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[6]~feeder .extended_lut = "off";
defparam \lineswhite|y[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lineswhite|y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N0
cyclonev_lcell_comb \lineswhite|Add7~1 (
// Equation(s):
// \lineswhite|Add7~1_sumout  = SUM(( \lineswhite|b [0] ) + ( VCC ) + ( !VCC ))
// \lineswhite|Add7~2  = CARRY(( \lineswhite|b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~1_sumout ),
	.cout(\lineswhite|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~1 .extended_lut = "off";
defparam \lineswhite|Add7~1 .lut_mask = 64'h0000000000000F0F;
defparam \lineswhite|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N51
cyclonev_lcell_comb \lineswhite|LessThan1~2 (
// Equation(s):
// \lineswhite|LessThan1~2_combout  = (!\lineswhite|LessThan1~1_combout  & !\c[10]~DUPLICATE_q )

	.dataa(!\lineswhite|LessThan1~1_combout ),
	.datab(!\c[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|LessThan1~2 .extended_lut = "off";
defparam \lineswhite|LessThan1~2 .lut_mask = 64'h8888888888888888;
defparam \lineswhite|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N33
cyclonev_lcell_comb \lineswhite|Add1~5 (
// Equation(s):
// \lineswhite|Add1~5_sumout  = SUM(( VCC ) + ( GND ) + ( \lineswhite|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add1~5 .extended_lut = "off";
defparam \lineswhite|Add1~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \lineswhite|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N24
cyclonev_lcell_comb \lineswhite|Add0~5 (
// Equation(s):
// \lineswhite|Add0~5_sumout  = SUM(( VCC ) + ( GND ) + ( \lineswhite|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add0~5 .extended_lut = "off";
defparam \lineswhite|Add0~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \lineswhite|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N57
cyclonev_lcell_comb \lineswhite|delta_y~0 (
// Equation(s):
// \lineswhite|delta_y~0_combout  = ( \lineswhite|a0~2_combout  & ( (!\d[8]~DUPLICATE_q  & ((!\lineswhite|LessThan0~2_combout  & (\lineswhite|Add1~5_sumout )) # (\lineswhite|LessThan0~2_combout  & ((\lineswhite|Add0~5_sumout ))))) # (\d[8]~DUPLICATE_q  & 
// (((\lineswhite|Add1~5_sumout )))) ) ) # ( !\lineswhite|a0~2_combout  & ( \lineswhite|Add0~5_sumout  ) )

	.dataa(!\d[8]~DUPLICATE_q ),
	.datab(!\lineswhite|LessThan0~2_combout ),
	.datac(!\lineswhite|Add1~5_sumout ),
	.datad(!\lineswhite|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|a0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~0 .extended_lut = "off";
defparam \lineswhite|delta_y~0 .lut_mask = 64'h00FF00FF0D2F0D2F;
defparam \lineswhite|delta_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N27
cyclonev_lcell_comb \lineswhite|Add2~5 (
// Equation(s):
// \lineswhite|Add2~5_sumout  = SUM(( VCC ) + ( GND ) + ( \lineswhite|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add2~5 .extended_lut = "off";
defparam \lineswhite|Add2~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \lineswhite|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N33
cyclonev_lcell_comb \lineswhite|Add3~5 (
// Equation(s):
// \lineswhite|Add3~5_sumout  = SUM(( VCC ) + ( GND ) + ( \lineswhite|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add3~5 .extended_lut = "off";
defparam \lineswhite|Add3~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \lineswhite|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N54
cyclonev_lcell_comb \lineswhite|delta_y~1 (
// Equation(s):
// \lineswhite|delta_y~1_combout  = ( \lineswhite|Add2~5_sumout  & ( \lineswhite|Add3~5_sumout  & ( (!\lineswhite|LessThan2~1_sumout ) # (\lineswhite|delta_y~0_combout ) ) ) ) # ( !\lineswhite|Add2~5_sumout  & ( \lineswhite|Add3~5_sumout  & ( 
// (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|LessThan1~2_combout )) # (\lineswhite|LessThan2~1_sumout  & ((\lineswhite|delta_y~0_combout ))) ) ) ) # ( \lineswhite|Add2~5_sumout  & ( !\lineswhite|Add3~5_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & 
// (!\lineswhite|LessThan1~2_combout )) # (\lineswhite|LessThan2~1_sumout  & ((\lineswhite|delta_y~0_combout ))) ) ) ) # ( !\lineswhite|Add2~5_sumout  & ( !\lineswhite|Add3~5_sumout  & ( (\lineswhite|LessThan2~1_sumout  & \lineswhite|delta_y~0_combout ) ) ) 
// )

	.dataa(!\lineswhite|LessThan1~2_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(gnd),
	.datad(!\lineswhite|delta_y~0_combout ),
	.datae(!\lineswhite|Add2~5_sumout ),
	.dataf(!\lineswhite|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~1 .extended_lut = "off";
defparam \lineswhite|delta_y~1 .lut_mask = 64'h003388BB4477CCFF;
defparam \lineswhite|delta_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N56
dffeas \lineswhite|delta_y[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[11] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N51
cyclonev_lcell_comb \lineswhite|delta_y~2 (
// Equation(s):
// \lineswhite|delta_y~2_combout  = ( \lineswhite|Add2~1_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|LessThan1~2_combout ) # ((\lineswhite|Add3~1_sumout )))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~0_combout )))) ) ) # ( 
// !\lineswhite|Add2~1_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add3~1_sumout )))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~0_combout )))) ) )

	.dataa(!\lineswhite|LessThan1~2_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|steep~0_combout ),
	.datad(!\lineswhite|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~2 .extended_lut = "off";
defparam \lineswhite|delta_y~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \lineswhite|delta_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N53
dffeas \lineswhite|delta_y[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[10] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N33
cyclonev_lcell_comb \lineswhite|delta_y~3 (
// Equation(s):
// \lineswhite|delta_y~3_combout  = ( \lineswhite|Add2~9_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|LessThan1~2_combout ) # (\lineswhite|Add3~9_sumout )))) # (\lineswhite|LessThan2~1_sumout  & (\lineswhite|steep~1_combout )) ) ) # ( 
// !\lineswhite|Add2~9_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((\lineswhite|LessThan1~2_combout  & \lineswhite|Add3~9_sumout )))) # (\lineswhite|LessThan2~1_sumout  & (\lineswhite|steep~1_combout )) ) )

	.dataa(!\lineswhite|steep~1_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|LessThan1~2_combout ),
	.datad(!\lineswhite|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~3 .extended_lut = "off";
defparam \lineswhite|delta_y~3 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \lineswhite|delta_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N35
dffeas \lineswhite|delta_y[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[9] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N36
cyclonev_lcell_comb \lineswhite|delta_y~4 (
// Equation(s):
// \lineswhite|delta_y~4_combout  = ( \lineswhite|Add3~13_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((\lineswhite|Add2~13_sumout )) # (\lineswhite|LessThan1~2_combout ))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~2_combout )))) ) ) # ( 
// !\lineswhite|Add3~13_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (!\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add2~13_sumout )))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~2_combout )))) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|LessThan1~2_combout ),
	.datac(!\lineswhite|steep~2_combout ),
	.datad(!\lineswhite|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~4 .extended_lut = "off";
defparam \lineswhite|delta_y~4 .lut_mask = 64'h058D058D27AF27AF;
defparam \lineswhite|delta_y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N38
dffeas \lineswhite|delta_y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[8] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N42
cyclonev_lcell_comb \lineswhite|delta_y~5 (
// Equation(s):
// \lineswhite|delta_y~5_combout  = ( \lineswhite|LessThan1~2_combout  & ( \lineswhite|LessThan2~1_sumout  & ( \lineswhite|steep~3_combout  ) ) ) # ( !\lineswhite|LessThan1~2_combout  & ( \lineswhite|LessThan2~1_sumout  & ( \lineswhite|steep~3_combout  ) ) ) 
// # ( \lineswhite|LessThan1~2_combout  & ( !\lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add3~17_sumout  ) ) ) # ( !\lineswhite|LessThan1~2_combout  & ( !\lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add2~17_sumout  ) ) )

	.dataa(!\lineswhite|steep~3_combout ),
	.datab(!\lineswhite|Add2~17_sumout ),
	.datac(gnd),
	.datad(!\lineswhite|Add3~17_sumout ),
	.datae(!\lineswhite|LessThan1~2_combout ),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~5 .extended_lut = "off";
defparam \lineswhite|delta_y~5 .lut_mask = 64'h333300FF55555555;
defparam \lineswhite|delta_y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y73_N44
dffeas \lineswhite|delta_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[7] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N39
cyclonev_lcell_comb \lineswhite|delta_y~6 (
// Equation(s):
// \lineswhite|delta_y~6_combout  = ( \lineswhite|steep~4_combout  & ( ((!\lineswhite|LessThan1~2_combout  & (\lineswhite|Add2~21_sumout )) # (\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add3~21_sumout )))) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( 
// !\lineswhite|steep~4_combout  & ( (!\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|LessThan1~2_combout  & (\lineswhite|Add2~21_sumout )) # (\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add3~21_sumout ))))) ) )

	.dataa(!\lineswhite|LessThan1~2_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|Add2~21_sumout ),
	.datad(!\lineswhite|Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|steep~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~6 .extended_lut = "off";
defparam \lineswhite|delta_y~6 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lineswhite|delta_y~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N41
dffeas \lineswhite|delta_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[6] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N36
cyclonev_lcell_comb \lineswhite|delta_y~7 (
// Equation(s):
// \lineswhite|delta_y~7_combout  = ( \lineswhite|LessThan1~2_combout  & ( (!\lineswhite|LessThan2~1_sumout  & ((\lineswhite|Add3~25_sumout ))) # (\lineswhite|LessThan2~1_sumout  & (\lineswhite|steep~5_combout )) ) ) # ( !\lineswhite|LessThan1~2_combout  & ( 
// (!\lineswhite|LessThan2~1_sumout  & ((\lineswhite|Add2~25_sumout ))) # (\lineswhite|LessThan2~1_sumout  & (\lineswhite|steep~5_combout )) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|steep~5_combout ),
	.datac(!\lineswhite|Add2~25_sumout ),
	.datad(!\lineswhite|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~7 .extended_lut = "off";
defparam \lineswhite|delta_y~7 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \lineswhite|delta_y~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N38
dffeas \lineswhite|delta_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[5] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N36
cyclonev_lcell_comb \lineswhite|delta_y~8 (
// Equation(s):
// \lineswhite|delta_y~8_combout  = ( \lineswhite|steep~6_combout  & ( ((!\lineswhite|LessThan1~2_combout  & (\lineswhite|Add2~29_sumout )) # (\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add3~29_sumout )))) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( 
// !\lineswhite|steep~6_combout  & ( (!\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|LessThan1~2_combout  & (\lineswhite|Add2~29_sumout )) # (\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add3~29_sumout ))))) ) )

	.dataa(!\lineswhite|LessThan1~2_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|Add2~29_sumout ),
	.datad(!\lineswhite|Add3~29_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|steep~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~8 .extended_lut = "off";
defparam \lineswhite|delta_y~8 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \lineswhite|delta_y~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N38
dffeas \lineswhite|delta_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[4] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N33
cyclonev_lcell_comb \lineswhite|delta_y~9 (
// Equation(s):
// \lineswhite|delta_y~9_combout  = ( \lineswhite|steep~7_combout  & ( ((!\lineswhite|LessThan1~2_combout  & (\lineswhite|Add2~33_sumout )) # (\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add3~33_sumout )))) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( 
// !\lineswhite|steep~7_combout  & ( (!\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|LessThan1~2_combout  & (\lineswhite|Add2~33_sumout )) # (\lineswhite|LessThan1~2_combout  & ((\lineswhite|Add3~33_sumout ))))) ) )

	.dataa(!\lineswhite|Add2~33_sumout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|Add3~33_sumout ),
	.datad(!\lineswhite|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|steep~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~9 .extended_lut = "off";
defparam \lineswhite|delta_y~9 .lut_mask = 64'h440C440C773F773F;
defparam \lineswhite|delta_y~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N35
dffeas \lineswhite|delta_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[3] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N51
cyclonev_lcell_comb \lineswhite|delta_y~10 (
// Equation(s):
// \lineswhite|delta_y~10_combout  = ( \lineswhite|Add3~37_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\c[2]~DUPLICATE_q )) # (\lineswhite|LessThan1~2_combout ))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~8_combout )))) ) ) # ( 
// !\lineswhite|Add3~37_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (!\lineswhite|LessThan1~2_combout  & ((!\c[2]~DUPLICATE_q )))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~8_combout )))) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|LessThan1~2_combout ),
	.datac(!\lineswhite|steep~8_combout ),
	.datad(!\c[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~10 .extended_lut = "off";
defparam \lineswhite|delta_y~10 .lut_mask = 64'h8D058D05AF27AF27;
defparam \lineswhite|delta_y~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N53
dffeas \lineswhite|delta_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[2] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N39
cyclonev_lcell_comb \lineswhite|delta_y~11 (
// Equation(s):
// \lineswhite|delta_y~11_combout  = ( \lineswhite|Add3~41_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((c[1])) # (\lineswhite|LessThan1~2_combout ))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~9_combout )))) ) ) # ( 
// !\lineswhite|Add3~41_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (!\lineswhite|LessThan1~2_combout  & (c[1]))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|steep~9_combout )))) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|LessThan1~2_combout ),
	.datac(!c[1]),
	.datad(!\lineswhite|steep~9_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~11 .extended_lut = "off";
defparam \lineswhite|delta_y~11 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \lineswhite|delta_y~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N41
dffeas \lineswhite|delta_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[1] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N48
cyclonev_lcell_comb \lineswhite|delta_y~12 (
// Equation(s):
// \lineswhite|delta_y~12_combout  = ( \lineswhite|steep~10_combout  & ( ((!\lineswhite|LessThan1~2_combout  & ((\c[0]~DUPLICATE_q ))) # (\lineswhite|LessThan1~2_combout  & (\lineswhite|Add3~45_sumout ))) # (\lineswhite|LessThan2~1_sumout ) ) ) # ( 
// !\lineswhite|steep~10_combout  & ( (!\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|LessThan1~2_combout  & ((\c[0]~DUPLICATE_q ))) # (\lineswhite|LessThan1~2_combout  & (\lineswhite|Add3~45_sumout )))) ) )

	.dataa(!\lineswhite|LessThan1~2_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|Add3~45_sumout ),
	.datad(!\c[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|steep~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_y~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_y~12 .extended_lut = "off";
defparam \lineswhite|delta_y~12 .lut_mask = 64'h048C048C37BF37BF;
defparam \lineswhite|delta_y~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N50
dffeas \lineswhite|delta_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_y~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_y[0] .is_wysiwyg = "true";
defparam \lineswhite|delta_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N6
cyclonev_lcell_comb \lineswhite|Add8~50 (
// Equation(s):
// \lineswhite|Add8~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add8~50_cout ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~50 .extended_lut = "off";
defparam \lineswhite|Add8~50 .lut_mask = 64'h000000000000FFFF;
defparam \lineswhite|Add8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N9
cyclonev_lcell_comb \lineswhite|Add8~45 (
// Equation(s):
// \lineswhite|Add8~45_sumout  = SUM(( \lineswhite|error [0] ) + ( !\lineswhite|delta_y [0] ) + ( \lineswhite|Add8~50_cout  ))
// \lineswhite|Add8~46  = CARRY(( \lineswhite|error [0] ) + ( !\lineswhite|delta_y [0] ) + ( \lineswhite|Add8~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [0]),
	.datad(!\lineswhite|error [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~45_sumout ),
	.cout(\lineswhite|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~45 .extended_lut = "off";
defparam \lineswhite|Add8~45 .lut_mask = 64'h00000F0F000000FF;
defparam \lineswhite|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N15
cyclonev_lcell_comb \lineswhite|delta_x~11 (
// Equation(s):
// \lineswhite|delta_x~11_combout  = ( \lineswhite|a0[9]~4_combout  & ( \lineswhite|LessThan2~1_sumout  & ( (!\lineswhite|a0[9]~1_combout  & ((\c[0]~DUPLICATE_q ))) # (\lineswhite|a0[9]~1_combout  & (\lineswhite|Add3~45_sumout )) ) ) ) # ( 
// !\lineswhite|a0[9]~4_combout  & ( \lineswhite|LessThan2~1_sumout  & ( (!\lineswhite|a0[9]~1_combout  & ((\c[0]~DUPLICATE_q ))) # (\lineswhite|a0[9]~1_combout  & (\lineswhite|Add3~45_sumout )) ) ) ) # ( \lineswhite|a0[9]~4_combout  & ( 
// !\lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add1~45_sumout  ) ) ) # ( !\lineswhite|a0[9]~4_combout  & ( !\lineswhite|LessThan2~1_sumout  & ( \c[0]~DUPLICATE_q  ) ) )

	.dataa(!\lineswhite|a0[9]~1_combout ),
	.datab(!\lineswhite|Add3~45_sumout ),
	.datac(!\c[0]~DUPLICATE_q ),
	.datad(!\lineswhite|Add1~45_sumout ),
	.datae(!\lineswhite|a0[9]~4_combout ),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~11 .extended_lut = "off";
defparam \lineswhite|delta_x~11 .lut_mask = 64'h0F0F00FF1B1B1B1B;
defparam \lineswhite|delta_x~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N17
dffeas \lineswhite|delta_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[0] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N0
cyclonev_lcell_comb \lineswhite|Add6~45 (
// Equation(s):
// \lineswhite|Add6~45_sumout  = SUM(( \lineswhite|Add8~45_sumout  ) + ( \lineswhite|delta_x [0] ) + ( !VCC ))
// \lineswhite|Add6~46  = CARRY(( \lineswhite|Add8~45_sumout  ) + ( \lineswhite|delta_x [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\lineswhite|Add8~45_sumout ),
	.datac(!\lineswhite|delta_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~45_sumout ),
	.cout(\lineswhite|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~45 .extended_lut = "off";
defparam \lineswhite|Add6~45 .lut_mask = 64'h0000F0F000003333;
defparam \lineswhite|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N54
cyclonev_lcell_comb \lineswhite|Selector13~0 (
// Equation(s):
// \lineswhite|Selector13~0_combout  = (!\lineswhite|Add5~1_sumout  & (\lineswhite|Add8~45_sumout )) # (\lineswhite|Add5~1_sumout  & ((\lineswhite|Add6~45_sumout )))

	.dataa(!\lineswhite|Add5~1_sumout ),
	.datab(gnd),
	.datac(!\lineswhite|Add8~45_sumout ),
	.datad(!\lineswhite|Add6~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector13~0 .extended_lut = "off";
defparam \lineswhite|Selector13~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \lineswhite|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N30
cyclonev_lcell_comb \lineswhite|a0[9]~14 (
// Equation(s):
// \lineswhite|a0[9]~14_combout  = ( \lineswhite|LessThan2~1_sumout  & ( !\lineswhite|a0[9]~1_combout  ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( !\lineswhite|a0[9]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|a0[9]~4_combout ),
	.datad(!\lineswhite|a0[9]~1_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|a0[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|a0[9]~14 .extended_lut = "off";
defparam \lineswhite|a0[9]~14 .lut_mask = 64'hF0F0F0F0FF00FF00;
defparam \lineswhite|a0[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N54
cyclonev_lcell_comb \lineswhite|delta_x~10 (
// Equation(s):
// \lineswhite|delta_x~10_combout  = ( \lineswhite|a0[9]~14_combout  & ( \lineswhite|Add3~41_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (d[1])) # (\lineswhite|LessThan2~1_sumout  & ((c[1]))) ) ) ) # ( !\lineswhite|a0[9]~14_combout  & ( 
// \lineswhite|Add3~41_sumout  & ( (\lineswhite|Add1~41_sumout ) # (\lineswhite|LessThan2~1_sumout ) ) ) ) # ( \lineswhite|a0[9]~14_combout  & ( !\lineswhite|Add3~41_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (d[1])) # (\lineswhite|LessThan2~1_sumout  & 
// ((c[1]))) ) ) ) # ( !\lineswhite|a0[9]~14_combout  & ( !\lineswhite|Add3~41_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & \lineswhite|Add1~41_sumout ) ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!d[1]),
	.datac(!\lineswhite|Add1~41_sumout ),
	.datad(!c[1]),
	.datae(!\lineswhite|a0[9]~14_combout ),
	.dataf(!\lineswhite|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~10 .extended_lut = "off";
defparam \lineswhite|delta_x~10 .lut_mask = 64'h0A0A22775F5F2277;
defparam \lineswhite|delta_x~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N56
dffeas \lineswhite|delta_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[1] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N56
dffeas \lineswhite|error[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector13~0_combout ),
	.asdata(\lineswhite|delta_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[0] .is_wysiwyg = "true";
defparam \lineswhite|error[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N12
cyclonev_lcell_comb \lineswhite|Add8~41 (
// Equation(s):
// \lineswhite|Add8~41_sumout  = SUM(( !\lineswhite|delta_y [1] ) + ( \lineswhite|error [1] ) + ( \lineswhite|Add8~46  ))
// \lineswhite|Add8~42  = CARRY(( !\lineswhite|delta_y [1] ) + ( \lineswhite|error [1] ) + ( \lineswhite|Add8~46  ))

	.dataa(!\lineswhite|error [1]),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~41_sumout ),
	.cout(\lineswhite|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~41 .extended_lut = "off";
defparam \lineswhite|Add8~41 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \lineswhite|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N3
cyclonev_lcell_comb \lineswhite|Add6~41 (
// Equation(s):
// \lineswhite|Add6~41_sumout  = SUM(( \lineswhite|Add8~41_sumout  ) + ( \lineswhite|delta_x [1] ) + ( \lineswhite|Add6~46  ))
// \lineswhite|Add6~42  = CARRY(( \lineswhite|Add8~41_sumout  ) + ( \lineswhite|delta_x [1] ) + ( \lineswhite|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_x [1]),
	.datad(!\lineswhite|Add8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~41_sumout ),
	.cout(\lineswhite|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~41 .extended_lut = "off";
defparam \lineswhite|Add6~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \lineswhite|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N48
cyclonev_lcell_comb \lineswhite|Selector12~0 (
// Equation(s):
// \lineswhite|Selector12~0_combout  = (!\lineswhite|Add5~1_sumout  & (\lineswhite|Add8~41_sumout )) # (\lineswhite|Add5~1_sumout  & ((\lineswhite|Add6~41_sumout )))

	.dataa(!\lineswhite|Add5~1_sumout ),
	.datab(!\lineswhite|Add8~41_sumout ),
	.datac(!\lineswhite|Add6~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector12~0 .extended_lut = "off";
defparam \lineswhite|Selector12~0 .lut_mask = 64'h2727272727272727;
defparam \lineswhite|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N57
cyclonev_lcell_comb \lineswhite|delta_x~9 (
// Equation(s):
// \lineswhite|delta_x~9_combout  = ( \lineswhite|Add1~37_sumout  & ( \lineswhite|a0[9]~14_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (\d[2]~DUPLICATE_q )) # (\lineswhite|LessThan2~1_sumout  & ((!\c[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\lineswhite|Add1~37_sumout  & ( \lineswhite|a0[9]~14_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (\d[2]~DUPLICATE_q )) # (\lineswhite|LessThan2~1_sumout  & ((!\c[2]~DUPLICATE_q ))) ) ) ) # ( \lineswhite|Add1~37_sumout  & ( 
// !\lineswhite|a0[9]~14_combout  & ( (!\lineswhite|LessThan2~1_sumout ) # (\lineswhite|Add3~37_sumout ) ) ) ) # ( !\lineswhite|Add1~37_sumout  & ( !\lineswhite|a0[9]~14_combout  & ( (\lineswhite|LessThan2~1_sumout  & \lineswhite|Add3~37_sumout ) ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|Add3~37_sumout ),
	.datac(!\d[2]~DUPLICATE_q ),
	.datad(!\c[2]~DUPLICATE_q ),
	.datae(!\lineswhite|Add1~37_sumout ),
	.dataf(!\lineswhite|a0[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~9 .extended_lut = "off";
defparam \lineswhite|delta_x~9 .lut_mask = 64'h1111BBBB5F0A5F0A;
defparam \lineswhite|delta_x~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N59
dffeas \lineswhite|delta_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[2] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N50
dffeas \lineswhite|error[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector12~0_combout ),
	.asdata(\lineswhite|delta_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[1] .is_wysiwyg = "true";
defparam \lineswhite|error[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N15
cyclonev_lcell_comb \lineswhite|Add8~37 (
// Equation(s):
// \lineswhite|Add8~37_sumout  = SUM(( !\lineswhite|delta_y [2] ) + ( \lineswhite|error[2]~DUPLICATE_q  ) + ( \lineswhite|Add8~42  ))
// \lineswhite|Add8~38  = CARRY(( !\lineswhite|delta_y [2] ) + ( \lineswhite|error[2]~DUPLICATE_q  ) + ( \lineswhite|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error[2]~DUPLICATE_q ),
	.datad(!\lineswhite|delta_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~37_sumout ),
	.cout(\lineswhite|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~37 .extended_lut = "off";
defparam \lineswhite|Add8~37 .lut_mask = 64'h0000F0F00000FF00;
defparam \lineswhite|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N6
cyclonev_lcell_comb \lineswhite|Add6~37 (
// Equation(s):
// \lineswhite|Add6~37_sumout  = SUM(( \lineswhite|Add8~37_sumout  ) + ( \lineswhite|delta_x [2] ) + ( \lineswhite|Add6~42  ))
// \lineswhite|Add6~38  = CARRY(( \lineswhite|Add8~37_sumout  ) + ( \lineswhite|delta_x [2] ) + ( \lineswhite|Add6~42  ))

	.dataa(gnd),
	.datab(!\lineswhite|Add8~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|delta_x [2]),
	.datag(gnd),
	.cin(\lineswhite|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~37_sumout ),
	.cout(\lineswhite|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~37 .extended_lut = "off";
defparam \lineswhite|Add6~37 .lut_mask = 64'h0000FF0000003333;
defparam \lineswhite|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N57
cyclonev_lcell_comb \lineswhite|Selector11~0 (
// Equation(s):
// \lineswhite|Selector11~0_combout  = (!\lineswhite|Add5~1_sumout  & ((\lineswhite|Add8~37_sumout ))) # (\lineswhite|Add5~1_sumout  & (\lineswhite|Add6~37_sumout ))

	.dataa(!\lineswhite|Add5~1_sumout ),
	.datab(!\lineswhite|Add6~37_sumout ),
	.datac(gnd),
	.datad(!\lineswhite|Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector11~0 .extended_lut = "off";
defparam \lineswhite|Selector11~0 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \lineswhite|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N42
cyclonev_lcell_comb \lineswhite|delta_x~8 (
// Equation(s):
// \lineswhite|delta_x~8_combout  = ( \lineswhite|Add1~33_sumout  & ( \lineswhite|Add0~33_sumout  & ( (!\lineswhite|LessThan2~1_sumout ) # ((!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add3~33_sumout ))) # (\lineswhite|a0[9]~14_combout  & 
// (\lineswhite|Add2~33_sumout ))) ) ) ) # ( !\lineswhite|Add1~33_sumout  & ( \lineswhite|Add0~33_sumout  & ( (!\lineswhite|a0[9]~14_combout  & (\lineswhite|LessThan2~1_sumout  & ((\lineswhite|Add3~33_sumout )))) # (\lineswhite|a0[9]~14_combout  & 
// ((!\lineswhite|LessThan2~1_sumout ) # ((\lineswhite|Add2~33_sumout )))) ) ) ) # ( \lineswhite|Add1~33_sumout  & ( !\lineswhite|Add0~33_sumout  & ( (!\lineswhite|a0[9]~14_combout  & ((!\lineswhite|LessThan2~1_sumout ) # ((\lineswhite|Add3~33_sumout )))) # 
// (\lineswhite|a0[9]~14_combout  & (\lineswhite|LessThan2~1_sumout  & (\lineswhite|Add2~33_sumout ))) ) ) ) # ( !\lineswhite|Add1~33_sumout  & ( !\lineswhite|Add0~33_sumout  & ( (\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|a0[9]~14_combout  & 
// ((\lineswhite|Add3~33_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add2~33_sumout )))) ) ) )

	.dataa(!\lineswhite|a0[9]~14_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|Add2~33_sumout ),
	.datad(!\lineswhite|Add3~33_sumout ),
	.datae(!\lineswhite|Add1~33_sumout ),
	.dataf(!\lineswhite|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~8 .extended_lut = "off";
defparam \lineswhite|delta_x~8 .lut_mask = 64'h012389AB4567CDEF;
defparam \lineswhite|delta_x~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N44
dffeas \lineswhite|delta_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[3] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N59
dffeas \lineswhite|error[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector11~0_combout ),
	.asdata(\lineswhite|delta_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[2]~DUPLICATE .is_wysiwyg = "true";
defparam \lineswhite|error[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N18
cyclonev_lcell_comb \lineswhite|Add8~33 (
// Equation(s):
// \lineswhite|Add8~33_sumout  = SUM(( \lineswhite|error [3] ) + ( !\lineswhite|delta_y [3] ) + ( \lineswhite|Add8~38  ))
// \lineswhite|Add8~34  = CARRY(( \lineswhite|error [3] ) + ( !\lineswhite|delta_y [3] ) + ( \lineswhite|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [3]),
	.datad(!\lineswhite|error [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~33_sumout ),
	.cout(\lineswhite|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~33 .extended_lut = "off";
defparam \lineswhite|Add8~33 .lut_mask = 64'h00000F0F000000FF;
defparam \lineswhite|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N9
cyclonev_lcell_comb \lineswhite|Add6~33 (
// Equation(s):
// \lineswhite|Add6~33_sumout  = SUM(( \lineswhite|delta_x [3] ) + ( \lineswhite|Add8~33_sumout  ) + ( \lineswhite|Add6~38  ))
// \lineswhite|Add6~34  = CARRY(( \lineswhite|delta_x [3] ) + ( \lineswhite|Add8~33_sumout  ) + ( \lineswhite|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|Add8~33_sumout ),
	.datad(!\lineswhite|delta_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~33_sumout ),
	.cout(\lineswhite|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~33 .extended_lut = "off";
defparam \lineswhite|Add6~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \lineswhite|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N3
cyclonev_lcell_comb \lineswhite|Selector10~0 (
// Equation(s):
// \lineswhite|Selector10~0_combout  = ( \lineswhite|Add6~33_sumout  & ( (\lineswhite|Add8~33_sumout ) # (\lineswhite|Add5~1_sumout ) ) ) # ( !\lineswhite|Add6~33_sumout  & ( (!\lineswhite|Add5~1_sumout  & \lineswhite|Add8~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|Add5~1_sumout ),
	.datac(!\lineswhite|Add8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector10~0 .extended_lut = "off";
defparam \lineswhite|Selector10~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lineswhite|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N42
cyclonev_lcell_comb \lineswhite|delta_x~7 (
// Equation(s):
// \lineswhite|delta_x~7_combout  = ( \lineswhite|Add3~29_sumout  & ( \lineswhite|Add0~29_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((\lineswhite|a0[9]~14_combout )) # (\lineswhite|Add1~29_sumout ))) # (\lineswhite|LessThan2~1_sumout  & 
// (((!\lineswhite|a0[9]~14_combout ) # (\lineswhite|Add2~29_sumout )))) ) ) ) # ( !\lineswhite|Add3~29_sumout  & ( \lineswhite|Add0~29_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((\lineswhite|a0[9]~14_combout )) # (\lineswhite|Add1~29_sumout ))) # 
// (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|Add2~29_sumout  & \lineswhite|a0[9]~14_combout )))) ) ) ) # ( \lineswhite|Add3~29_sumout  & ( !\lineswhite|Add0~29_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|Add1~29_sumout  & 
// ((!\lineswhite|a0[9]~14_combout )))) # (\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~14_combout ) # (\lineswhite|Add2~29_sumout )))) ) ) ) # ( !\lineswhite|Add3~29_sumout  & ( !\lineswhite|Add0~29_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & 
// (\lineswhite|Add1~29_sumout  & ((!\lineswhite|a0[9]~14_combout )))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|Add2~29_sumout  & \lineswhite|a0[9]~14_combout )))) ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|Add1~29_sumout ),
	.datac(!\lineswhite|Add2~29_sumout ),
	.datad(!\lineswhite|a0[9]~14_combout ),
	.datae(!\lineswhite|Add3~29_sumout ),
	.dataf(!\lineswhite|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~7 .extended_lut = "off";
defparam \lineswhite|delta_x~7 .lut_mask = 64'h2205770522AF77AF;
defparam \lineswhite|delta_x~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N44
dffeas \lineswhite|delta_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[4] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N5
dffeas \lineswhite|error[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector10~0_combout ),
	.asdata(\lineswhite|delta_x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[3] .is_wysiwyg = "true";
defparam \lineswhite|error[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N21
cyclonev_lcell_comb \lineswhite|Add8~29 (
// Equation(s):
// \lineswhite|Add8~29_sumout  = SUM(( \lineswhite|error [4] ) + ( !\lineswhite|delta_y [4] ) + ( \lineswhite|Add8~34  ))
// \lineswhite|Add8~30  = CARRY(( \lineswhite|error [4] ) + ( !\lineswhite|delta_y [4] ) + ( \lineswhite|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [4]),
	.datad(!\lineswhite|error [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~29_sumout ),
	.cout(\lineswhite|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~29 .extended_lut = "off";
defparam \lineswhite|Add8~29 .lut_mask = 64'h00000F0F000000FF;
defparam \lineswhite|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N12
cyclonev_lcell_comb \lineswhite|Add6~29 (
// Equation(s):
// \lineswhite|Add6~29_sumout  = SUM(( \lineswhite|Add8~29_sumout  ) + ( \lineswhite|delta_x [4] ) + ( \lineswhite|Add6~34  ))
// \lineswhite|Add6~30  = CARRY(( \lineswhite|Add8~29_sumout  ) + ( \lineswhite|delta_x [4] ) + ( \lineswhite|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_x [4]),
	.datad(!\lineswhite|Add8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~29_sumout ),
	.cout(\lineswhite|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~29 .extended_lut = "off";
defparam \lineswhite|Add6~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \lineswhite|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N0
cyclonev_lcell_comb \lineswhite|Selector9~0 (
// Equation(s):
// \lineswhite|Selector9~0_combout  = ( \lineswhite|Add6~29_sumout  & ( (\lineswhite|Add5~1_sumout ) # (\lineswhite|Add8~29_sumout ) ) ) # ( !\lineswhite|Add6~29_sumout  & ( (\lineswhite|Add8~29_sumout  & !\lineswhite|Add5~1_sumout ) ) )

	.dataa(!\lineswhite|Add8~29_sumout ),
	.datab(gnd),
	.datac(!\lineswhite|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector9~0 .extended_lut = "off";
defparam \lineswhite|Selector9~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \lineswhite|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N48
cyclonev_lcell_comb \lineswhite|delta_x~6 (
// Equation(s):
// \lineswhite|delta_x~6_combout  = ( \lineswhite|Add2~25_sumout  & ( \lineswhite|Add1~25_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~14_combout )) # (\lineswhite|Add0~25_sumout ))) # (\lineswhite|LessThan2~1_sumout  & 
// (((\lineswhite|a0[9]~14_combout ) # (\lineswhite|Add3~25_sumout )))) ) ) ) # ( !\lineswhite|Add2~25_sumout  & ( \lineswhite|Add1~25_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~14_combout )) # (\lineswhite|Add0~25_sumout ))) # 
// (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|Add3~25_sumout  & !\lineswhite|a0[9]~14_combout )))) ) ) ) # ( \lineswhite|Add2~25_sumout  & ( !\lineswhite|Add1~25_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|Add0~25_sumout  & 
// ((\lineswhite|a0[9]~14_combout )))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|a0[9]~14_combout ) # (\lineswhite|Add3~25_sumout )))) ) ) ) # ( !\lineswhite|Add2~25_sumout  & ( !\lineswhite|Add1~25_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & 
// (\lineswhite|Add0~25_sumout  & ((\lineswhite|a0[9]~14_combout )))) # (\lineswhite|LessThan2~1_sumout  & (((\lineswhite|Add3~25_sumout  & !\lineswhite|a0[9]~14_combout )))) ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|Add0~25_sumout ),
	.datac(!\lineswhite|Add3~25_sumout ),
	.datad(!\lineswhite|a0[9]~14_combout ),
	.datae(!\lineswhite|Add2~25_sumout ),
	.dataf(!\lineswhite|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~6 .extended_lut = "off";
defparam \lineswhite|delta_x~6 .lut_mask = 64'h05220577AF22AF77;
defparam \lineswhite|delta_x~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N50
dffeas \lineswhite|delta_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[5] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N2
dffeas \lineswhite|error[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector9~0_combout ),
	.asdata(\lineswhite|delta_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[4] .is_wysiwyg = "true";
defparam \lineswhite|error[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N24
cyclonev_lcell_comb \lineswhite|Add8~25 (
// Equation(s):
// \lineswhite|Add8~25_sumout  = SUM(( !\lineswhite|delta_y [5] ) + ( \lineswhite|error [5] ) + ( \lineswhite|Add8~30  ))
// \lineswhite|Add8~26  = CARRY(( !\lineswhite|delta_y [5] ) + ( \lineswhite|error [5] ) + ( \lineswhite|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error [5]),
	.datad(!\lineswhite|delta_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~25_sumout ),
	.cout(\lineswhite|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~25 .extended_lut = "off";
defparam \lineswhite|Add8~25 .lut_mask = 64'h0000F0F00000FF00;
defparam \lineswhite|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N15
cyclonev_lcell_comb \lineswhite|Add6~25 (
// Equation(s):
// \lineswhite|Add6~25_sumout  = SUM(( \lineswhite|delta_x [5] ) + ( \lineswhite|Add8~25_sumout  ) + ( \lineswhite|Add6~30  ))
// \lineswhite|Add6~26  = CARRY(( \lineswhite|delta_x [5] ) + ( \lineswhite|Add8~25_sumout  ) + ( \lineswhite|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|Add8~25_sumout ),
	.datad(!\lineswhite|delta_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~25_sumout ),
	.cout(\lineswhite|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~25 .extended_lut = "off";
defparam \lineswhite|Add6~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \lineswhite|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N51
cyclonev_lcell_comb \lineswhite|Selector8~0 (
// Equation(s):
// \lineswhite|Selector8~0_combout  = ( \lineswhite|Add8~25_sumout  & ( (!\lineswhite|Add5~1_sumout ) # (\lineswhite|Add6~25_sumout ) ) ) # ( !\lineswhite|Add8~25_sumout  & ( (\lineswhite|Add5~1_sumout  & \lineswhite|Add6~25_sumout ) ) )

	.dataa(!\lineswhite|Add5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|Add6~25_sumout ),
	.datae(gnd),
	.dataf(!\lineswhite|Add8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector8~0 .extended_lut = "off";
defparam \lineswhite|Selector8~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \lineswhite|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N54
cyclonev_lcell_comb \lineswhite|delta_x~5 (
// Equation(s):
// \lineswhite|delta_x~5_combout  = ( \lineswhite|Add0~21_sumout  & ( \lineswhite|Add1~21_sumout  & ( (!\lineswhite|LessThan2~1_sumout ) # ((!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add3~21_sumout ))) # (\lineswhite|a0[9]~14_combout  & 
// (\lineswhite|Add2~21_sumout ))) ) ) ) # ( !\lineswhite|Add0~21_sumout  & ( \lineswhite|Add1~21_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~14_combout )))) # (\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|a0[9]~14_combout  & 
// ((\lineswhite|Add3~21_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add2~21_sumout )))) ) ) ) # ( \lineswhite|Add0~21_sumout  & ( !\lineswhite|Add1~21_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & (((\lineswhite|a0[9]~14_combout )))) # 
// (\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add3~21_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add2~21_sumout )))) ) ) ) # ( !\lineswhite|Add0~21_sumout  & ( !\lineswhite|Add1~21_sumout  & ( 
// (\lineswhite|LessThan2~1_sumout  & ((!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add3~21_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add2~21_sumout )))) ) ) )

	.dataa(!\lineswhite|Add2~21_sumout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|Add3~21_sumout ),
	.datad(!\lineswhite|a0[9]~14_combout ),
	.datae(!\lineswhite|Add0~21_sumout ),
	.dataf(!\lineswhite|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~5 .extended_lut = "off";
defparam \lineswhite|delta_x~5 .lut_mask = 64'h031103DDCF11CFDD;
defparam \lineswhite|delta_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N56
dffeas \lineswhite|delta_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[6] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N53
dffeas \lineswhite|error[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector8~0_combout ),
	.asdata(\lineswhite|delta_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[5] .is_wysiwyg = "true";
defparam \lineswhite|error[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N27
cyclonev_lcell_comb \lineswhite|Add8~21 (
// Equation(s):
// \lineswhite|Add8~21_sumout  = SUM(( \lineswhite|error [6] ) + ( !\lineswhite|delta_y [6] ) + ( \lineswhite|Add8~26  ))
// \lineswhite|Add8~22  = CARRY(( \lineswhite|error [6] ) + ( !\lineswhite|delta_y [6] ) + ( \lineswhite|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [6]),
	.datad(!\lineswhite|error [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~21_sumout ),
	.cout(\lineswhite|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~21 .extended_lut = "off";
defparam \lineswhite|Add8~21 .lut_mask = 64'h00000F0F000000FF;
defparam \lineswhite|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N18
cyclonev_lcell_comb \lineswhite|Add6~21 (
// Equation(s):
// \lineswhite|Add6~21_sumout  = SUM(( \lineswhite|Add8~21_sumout  ) + ( \lineswhite|delta_x [6] ) + ( \lineswhite|Add6~26  ))
// \lineswhite|Add6~22  = CARRY(( \lineswhite|Add8~21_sumout  ) + ( \lineswhite|delta_x [6] ) + ( \lineswhite|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_x [6]),
	.datad(!\lineswhite|Add8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~21_sumout ),
	.cout(\lineswhite|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~21 .extended_lut = "off";
defparam \lineswhite|Add6~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \lineswhite|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N51
cyclonev_lcell_comb \lineswhite|Selector7~0 (
// Equation(s):
// \lineswhite|Selector7~0_combout  = ( \lineswhite|Add6~21_sumout  & ( (\lineswhite|Add5~1_sumout ) # (\lineswhite|Add8~21_sumout ) ) ) # ( !\lineswhite|Add6~21_sumout  & ( (\lineswhite|Add8~21_sumout  & !\lineswhite|Add5~1_sumout ) ) )

	.dataa(!\lineswhite|Add8~21_sumout ),
	.datab(gnd),
	.datac(!\lineswhite|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector7~0 .extended_lut = "off";
defparam \lineswhite|Selector7~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \lineswhite|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N30
cyclonev_lcell_comb \lineswhite|delta_x~4 (
// Equation(s):
// \lineswhite|delta_x~4_combout  = ( \lineswhite|a0[9]~14_combout  & ( \lineswhite|Add3~17_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & ((\lineswhite|Add0~17_sumout ))) # (\lineswhite|LessThan2~1_sumout  & (\lineswhite|Add2~17_sumout )) ) ) ) # ( 
// !\lineswhite|a0[9]~14_combout  & ( \lineswhite|Add3~17_sumout  & ( (\lineswhite|Add1~17_sumout ) # (\lineswhite|LessThan2~1_sumout ) ) ) ) # ( \lineswhite|a0[9]~14_combout  & ( !\lineswhite|Add3~17_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & 
// ((\lineswhite|Add0~17_sumout ))) # (\lineswhite|LessThan2~1_sumout  & (\lineswhite|Add2~17_sumout )) ) ) ) # ( !\lineswhite|a0[9]~14_combout  & ( !\lineswhite|Add3~17_sumout  & ( (!\lineswhite|LessThan2~1_sumout  & \lineswhite|Add1~17_sumout ) ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|Add2~17_sumout ),
	.datac(!\lineswhite|Add1~17_sumout ),
	.datad(!\lineswhite|Add0~17_sumout ),
	.datae(!\lineswhite|a0[9]~14_combout ),
	.dataf(!\lineswhite|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~4 .extended_lut = "off";
defparam \lineswhite|delta_x~4 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \lineswhite|delta_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N32
dffeas \lineswhite|delta_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[7] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N53
dffeas \lineswhite|error[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector7~0_combout ),
	.asdata(\lineswhite|delta_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[6] .is_wysiwyg = "true";
defparam \lineswhite|error[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N30
cyclonev_lcell_comb \lineswhite|Add8~17 (
// Equation(s):
// \lineswhite|Add8~17_sumout  = SUM(( !\lineswhite|delta_y [7] ) + ( \lineswhite|error [7] ) + ( \lineswhite|Add8~22  ))
// \lineswhite|Add8~18  = CARRY(( !\lineswhite|delta_y [7] ) + ( \lineswhite|error [7] ) + ( \lineswhite|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error [7]),
	.datad(!\lineswhite|delta_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~17_sumout ),
	.cout(\lineswhite|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~17 .extended_lut = "off";
defparam \lineswhite|Add8~17 .lut_mask = 64'h0000F0F00000FF00;
defparam \lineswhite|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N21
cyclonev_lcell_comb \lineswhite|Add6~17 (
// Equation(s):
// \lineswhite|Add6~17_sumout  = SUM(( \lineswhite|Add8~17_sumout  ) + ( \lineswhite|delta_x [7] ) + ( \lineswhite|Add6~22  ))
// \lineswhite|Add6~18  = CARRY(( \lineswhite|Add8~17_sumout  ) + ( \lineswhite|delta_x [7] ) + ( \lineswhite|Add6~22  ))

	.dataa(!\lineswhite|Add8~17_sumout ),
	.datab(gnd),
	.datac(!\lineswhite|delta_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~17_sumout ),
	.cout(\lineswhite|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~17 .extended_lut = "off";
defparam \lineswhite|Add6~17 .lut_mask = 64'h0000F0F000005555;
defparam \lineswhite|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N54
cyclonev_lcell_comb \lineswhite|Selector6~0 (
// Equation(s):
// \lineswhite|Selector6~0_combout  = ( \lineswhite|Add6~17_sumout  & ( (\lineswhite|Add8~17_sumout ) # (\lineswhite|Add5~1_sumout ) ) ) # ( !\lineswhite|Add6~17_sumout  & ( (!\lineswhite|Add5~1_sumout  & \lineswhite|Add8~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|Add5~1_sumout ),
	.datac(!\lineswhite|Add8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector6~0 .extended_lut = "off";
defparam \lineswhite|Selector6~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lineswhite|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N36
cyclonev_lcell_comb \lineswhite|delta_x~3 (
// Equation(s):
// \lineswhite|delta_x~3_combout  = ( \lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add2~13_sumout  & ( (\lineswhite|a0[9]~14_combout ) # (\lineswhite|Add3~13_sumout ) ) ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add2~13_sumout  & ( 
// (!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add1~13_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add0~13_sumout )) ) ) ) # ( \lineswhite|LessThan2~1_sumout  & ( !\lineswhite|Add2~13_sumout  & ( (\lineswhite|Add3~13_sumout  & 
// !\lineswhite|a0[9]~14_combout ) ) ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( !\lineswhite|Add2~13_sumout  & ( (!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add1~13_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add0~13_sumout )) ) ) )

	.dataa(!\lineswhite|Add0~13_sumout ),
	.datab(!\lineswhite|Add3~13_sumout ),
	.datac(!\lineswhite|a0[9]~14_combout ),
	.datad(!\lineswhite|Add1~13_sumout ),
	.datae(!\lineswhite|LessThan2~1_sumout ),
	.dataf(!\lineswhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~3 .extended_lut = "off";
defparam \lineswhite|delta_x~3 .lut_mask = 64'h05F5303005F53F3F;
defparam \lineswhite|delta_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N38
dffeas \lineswhite|delta_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[8] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N55
dffeas \lineswhite|error[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector6~0_combout ),
	.asdata(\lineswhite|delta_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[7] .is_wysiwyg = "true";
defparam \lineswhite|error[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N33
cyclonev_lcell_comb \lineswhite|Add8~13 (
// Equation(s):
// \lineswhite|Add8~13_sumout  = SUM(( !\lineswhite|delta_y [8] ) + ( \lineswhite|error[8]~DUPLICATE_q  ) + ( \lineswhite|Add8~18  ))
// \lineswhite|Add8~14  = CARRY(( !\lineswhite|delta_y [8] ) + ( \lineswhite|error[8]~DUPLICATE_q  ) + ( \lineswhite|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error[8]~DUPLICATE_q ),
	.datad(!\lineswhite|delta_y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~13_sumout ),
	.cout(\lineswhite|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~13 .extended_lut = "off";
defparam \lineswhite|Add8~13 .lut_mask = 64'h0000F0F00000FF00;
defparam \lineswhite|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N24
cyclonev_lcell_comb \lineswhite|Add6~13 (
// Equation(s):
// \lineswhite|Add6~13_sumout  = SUM(( \lineswhite|Add8~13_sumout  ) + ( \lineswhite|delta_x [8] ) + ( \lineswhite|Add6~18  ))
// \lineswhite|Add6~14  = CARRY(( \lineswhite|Add8~13_sumout  ) + ( \lineswhite|delta_x [8] ) + ( \lineswhite|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_x [8]),
	.datad(!\lineswhite|Add8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~13_sumout ),
	.cout(\lineswhite|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~13 .extended_lut = "off";
defparam \lineswhite|Add6~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \lineswhite|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N39
cyclonev_lcell_comb \lineswhite|Selector5~0 (
// Equation(s):
// \lineswhite|Selector5~0_combout  = ( \lineswhite|Add6~13_sumout  & ( (\lineswhite|Add8~13_sumout ) # (\lineswhite|Add5~1_sumout ) ) ) # ( !\lineswhite|Add6~13_sumout  & ( (!\lineswhite|Add5~1_sumout  & \lineswhite|Add8~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|Add5~1_sumout ),
	.datac(!\lineswhite|Add8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector5~0 .extended_lut = "off";
defparam \lineswhite|Selector5~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lineswhite|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N48
cyclonev_lcell_comb \lineswhite|delta_x~2 (
// Equation(s):
// \lineswhite|delta_x~2_combout  = ( \lineswhite|Add0~9_sumout  & ( \lineswhite|LessThan2~1_sumout  & ( (!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add3~9_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add2~9_sumout )) ) ) ) # ( 
// !\lineswhite|Add0~9_sumout  & ( \lineswhite|LessThan2~1_sumout  & ( (!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add3~9_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add2~9_sumout )) ) ) ) # ( \lineswhite|Add0~9_sumout  & ( 
// !\lineswhite|LessThan2~1_sumout  & ( (\lineswhite|a0[9]~14_combout ) # (\lineswhite|Add1~9_sumout ) ) ) ) # ( !\lineswhite|Add0~9_sumout  & ( !\lineswhite|LessThan2~1_sumout  & ( (\lineswhite|Add1~9_sumout  & !\lineswhite|a0[9]~14_combout ) ) ) )

	.dataa(!\lineswhite|Add2~9_sumout ),
	.datab(!\lineswhite|Add1~9_sumout ),
	.datac(!\lineswhite|a0[9]~14_combout ),
	.datad(!\lineswhite|Add3~9_sumout ),
	.datae(!\lineswhite|Add0~9_sumout ),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~2 .extended_lut = "off";
defparam \lineswhite|delta_x~2 .lut_mask = 64'h30303F3F05F505F5;
defparam \lineswhite|delta_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N50
dffeas \lineswhite|delta_x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[9] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N40
dffeas \lineswhite|error[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector5~0_combout ),
	.asdata(\lineswhite|delta_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[8]~DUPLICATE .is_wysiwyg = "true";
defparam \lineswhite|error[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N36
cyclonev_lcell_comb \lineswhite|Add8~9 (
// Equation(s):
// \lineswhite|Add8~9_sumout  = SUM(( !\lineswhite|delta_y [9] ) + ( \lineswhite|error[9]~DUPLICATE_q  ) + ( \lineswhite|Add8~14  ))
// \lineswhite|Add8~10  = CARRY(( !\lineswhite|delta_y [9] ) + ( \lineswhite|error[9]~DUPLICATE_q  ) + ( \lineswhite|Add8~14  ))

	.dataa(gnd),
	.datab(!\lineswhite|error[9]~DUPLICATE_q ),
	.datac(!\lineswhite|delta_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~9_sumout ),
	.cout(\lineswhite|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~9 .extended_lut = "off";
defparam \lineswhite|Add8~9 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \lineswhite|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N27
cyclonev_lcell_comb \lineswhite|Add6~9 (
// Equation(s):
// \lineswhite|Add6~9_sumout  = SUM(( \lineswhite|Add8~9_sumout  ) + ( \lineswhite|delta_x [9] ) + ( \lineswhite|Add6~14  ))
// \lineswhite|Add6~10  = CARRY(( \lineswhite|Add8~9_sumout  ) + ( \lineswhite|delta_x [9] ) + ( \lineswhite|Add6~14  ))

	.dataa(!\lineswhite|Add8~9_sumout ),
	.datab(gnd),
	.datac(!\lineswhite|delta_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~9_sumout ),
	.cout(\lineswhite|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~9 .extended_lut = "off";
defparam \lineswhite|Add6~9 .lut_mask = 64'h0000F0F000005555;
defparam \lineswhite|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N36
cyclonev_lcell_comb \lineswhite|Selector4~0 (
// Equation(s):
// \lineswhite|Selector4~0_combout  = ( \lineswhite|Add8~9_sumout  & ( (!\lineswhite|Add5~1_sumout ) # (\lineswhite|Add6~9_sumout ) ) ) # ( !\lineswhite|Add8~9_sumout  & ( (\lineswhite|Add5~1_sumout  & \lineswhite|Add6~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|Add5~1_sumout ),
	.datac(!\lineswhite|Add6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector4~0 .extended_lut = "off";
defparam \lineswhite|Selector4~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lineswhite|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N42
cyclonev_lcell_comb \lineswhite|delta_x~1 (
// Equation(s):
// \lineswhite|delta_x~1_combout  = ( \lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add2~1_sumout  & ( (\lineswhite|Add3~1_sumout ) # (\lineswhite|a0[9]~14_combout ) ) ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add2~1_sumout  & ( 
// (!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add1~1_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add0~1_sumout )) ) ) ) # ( \lineswhite|LessThan2~1_sumout  & ( !\lineswhite|Add2~1_sumout  & ( (!\lineswhite|a0[9]~14_combout  & 
// \lineswhite|Add3~1_sumout ) ) ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( !\lineswhite|Add2~1_sumout  & ( (!\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add1~1_sumout ))) # (\lineswhite|a0[9]~14_combout  & (\lineswhite|Add0~1_sumout )) ) ) )

	.dataa(!\lineswhite|a0[9]~14_combout ),
	.datab(!\lineswhite|Add0~1_sumout ),
	.datac(!\lineswhite|Add1~1_sumout ),
	.datad(!\lineswhite|Add3~1_sumout ),
	.datae(!\lineswhite|LessThan2~1_sumout ),
	.dataf(!\lineswhite|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~1 .extended_lut = "off";
defparam \lineswhite|delta_x~1 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \lineswhite|delta_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N44
dffeas \lineswhite|delta_x[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[10] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N38
dffeas \lineswhite|error[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector4~0_combout ),
	.asdata(\lineswhite|delta_x [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[9]~DUPLICATE .is_wysiwyg = "true";
defparam \lineswhite|error[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N39
cyclonev_lcell_comb \lineswhite|Add8~5 (
// Equation(s):
// \lineswhite|Add8~5_sumout  = SUM(( \lineswhite|error [10] ) + ( !\lineswhite|delta_y [10] ) + ( \lineswhite|Add8~10  ))
// \lineswhite|Add8~6  = CARRY(( \lineswhite|error [10] ) + ( !\lineswhite|delta_y [10] ) + ( \lineswhite|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [10]),
	.datad(!\lineswhite|error [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~5_sumout ),
	.cout(\lineswhite|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~5 .extended_lut = "off";
defparam \lineswhite|Add8~5 .lut_mask = 64'h00000F0F000000FF;
defparam \lineswhite|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N30
cyclonev_lcell_comb \lineswhite|Add6~5 (
// Equation(s):
// \lineswhite|Add6~5_sumout  = SUM(( \lineswhite|delta_x [10] ) + ( \lineswhite|Add8~5_sumout  ) + ( \lineswhite|Add6~10  ))
// \lineswhite|Add6~6  = CARRY(( \lineswhite|delta_x [10] ) + ( \lineswhite|Add8~5_sumout  ) + ( \lineswhite|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|Add8~5_sumout ),
	.datad(!\lineswhite|delta_x [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~5_sumout ),
	.cout(\lineswhite|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~5 .extended_lut = "off";
defparam \lineswhite|Add6~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \lineswhite|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N57
cyclonev_lcell_comb \lineswhite|Selector3~0 (
// Equation(s):
// \lineswhite|Selector3~0_combout  = ( \lineswhite|Add8~5_sumout  & ( (!\lineswhite|Add5~1_sumout ) # (\lineswhite|Add6~5_sumout ) ) ) # ( !\lineswhite|Add8~5_sumout  & ( (\lineswhite|Add5~1_sumout  & \lineswhite|Add6~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|Add5~1_sumout ),
	.datac(!\lineswhite|Add6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector3~0 .extended_lut = "off";
defparam \lineswhite|Selector3~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \lineswhite|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \lineswhite|delta_x~0 (
// Equation(s):
// \lineswhite|delta_x~0_combout  = ( \lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add2~5_sumout  & ( (\lineswhite|Add3~5_sumout ) # (\lineswhite|a0[9]~14_combout ) ) ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( \lineswhite|Add2~5_sumout  & ( 
// (!\lineswhite|a0[9]~14_combout  & (\lineswhite|Add1~5_sumout )) # (\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add0~5_sumout ))) ) ) ) # ( \lineswhite|LessThan2~1_sumout  & ( !\lineswhite|Add2~5_sumout  & ( (!\lineswhite|a0[9]~14_combout  & 
// \lineswhite|Add3~5_sumout ) ) ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( !\lineswhite|Add2~5_sumout  & ( (!\lineswhite|a0[9]~14_combout  & (\lineswhite|Add1~5_sumout )) # (\lineswhite|a0[9]~14_combout  & ((\lineswhite|Add0~5_sumout ))) ) ) )

	.dataa(!\lineswhite|Add1~5_sumout ),
	.datab(!\lineswhite|Add0~5_sumout ),
	.datac(!\lineswhite|a0[9]~14_combout ),
	.datad(!\lineswhite|Add3~5_sumout ),
	.datae(!\lineswhite|LessThan2~1_sumout ),
	.dataf(!\lineswhite|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|delta_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|delta_x~0 .extended_lut = "off";
defparam \lineswhite|delta_x~0 .lut_mask = 64'h535300F053530FFF;
defparam \lineswhite|delta_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N56
dffeas \lineswhite|delta_x[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|delta_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|delta_x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|delta_x[11] .is_wysiwyg = "true";
defparam \lineswhite|delta_x[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N58
dffeas \lineswhite|error[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector3~0_combout ),
	.asdata(\lineswhite|delta_x [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[10] .is_wysiwyg = "true";
defparam \lineswhite|error[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N42
cyclonev_lcell_comb \lineswhite|Add8~1 (
// Equation(s):
// \lineswhite|Add8~1_sumout  = SUM(( !\lineswhite|delta_y [11] ) + ( \lineswhite|error [11] ) + ( \lineswhite|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error [11]),
	.datad(!\lineswhite|delta_y [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add8~1 .extended_lut = "off";
defparam \lineswhite|Add8~1 .lut_mask = 64'h0000F0F00000FF00;
defparam \lineswhite|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N33
cyclonev_lcell_comb \lineswhite|Add6~1 (
// Equation(s):
// \lineswhite|Add6~1_sumout  = SUM(( \lineswhite|Add8~1_sumout  ) + ( \lineswhite|delta_x [11] ) + ( \lineswhite|Add6~6  ))

	.dataa(!\lineswhite|delta_x [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|Add8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add6~1 .extended_lut = "off";
defparam \lineswhite|Add6~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \lineswhite|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N48
cyclonev_lcell_comb \lineswhite|Selector2~0 (
// Equation(s):
// \lineswhite|Selector2~0_combout  = ( \lineswhite|Add6~1_sumout  & ( (\lineswhite|Add8~1_sumout ) # (\lineswhite|Add5~1_sumout ) ) ) # ( !\lineswhite|Add6~1_sumout  & ( (!\lineswhite|Add5~1_sumout  & \lineswhite|Add8~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\lineswhite|Add5~1_sumout ),
	.datac(!\lineswhite|Add8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Selector2~0 .extended_lut = "off";
defparam \lineswhite|Selector2~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \lineswhite|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y73_N49
dffeas \lineswhite|error[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector2~0_combout ),
	.asdata(\lineswhite|delta_x [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[11] .is_wysiwyg = "true";
defparam \lineswhite|error[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N37
dffeas \lineswhite|error[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector4~0_combout ),
	.asdata(\lineswhite|delta_x [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[9] .is_wysiwyg = "true";
defparam \lineswhite|error[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y73_N41
dffeas \lineswhite|error[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector5~0_combout ),
	.asdata(\lineswhite|delta_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[8] .is_wysiwyg = "true";
defparam \lineswhite|error[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N1
dffeas \lineswhite|error[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector9~0_combout ),
	.asdata(\lineswhite|delta_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[4]~DUPLICATE .is_wysiwyg = "true";
defparam \lineswhite|error[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y73_N58
dffeas \lineswhite|error[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Selector11~0_combout ),
	.asdata(\lineswhite|delta_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|error [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|error[2] .is_wysiwyg = "true";
defparam \lineswhite|error[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N0
cyclonev_lcell_comb \lineswhite|Add5~50 (
// Equation(s):
// \lineswhite|Add5~50_cout  = CARRY(( !\lineswhite|delta_y [0] $ (!\lineswhite|error [0]) ) + ( !VCC ) + ( !VCC ))
// \lineswhite|Add5~51  = SHARE((!\lineswhite|delta_y [0]) # (\lineswhite|error [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [0]),
	.datad(!\lineswhite|error [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~50_cout ),
	.shareout(\lineswhite|Add5~51 ));
// synopsys translate_off
defparam \lineswhite|Add5~50 .extended_lut = "off";
defparam \lineswhite|Add5~50 .lut_mask = 64'h0000F0FF00000FF0;
defparam \lineswhite|Add5~50 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N3
cyclonev_lcell_comb \lineswhite|Add5~46 (
// Equation(s):
// \lineswhite|Add5~46_cout  = CARRY(( !\lineswhite|delta_y [1] $ (\lineswhite|error [1]) ) + ( \lineswhite|Add5~51  ) + ( \lineswhite|Add5~50_cout  ))
// \lineswhite|Add5~47  = SHARE((!\lineswhite|delta_y [1] & \lineswhite|error [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [1]),
	.datad(!\lineswhite|error [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~50_cout ),
	.sharein(\lineswhite|Add5~51 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~46_cout ),
	.shareout(\lineswhite|Add5~47 ));
// synopsys translate_off
defparam \lineswhite|Add5~46 .extended_lut = "off";
defparam \lineswhite|Add5~46 .lut_mask = 64'h000000F00000F00F;
defparam \lineswhite|Add5~46 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N6
cyclonev_lcell_comb \lineswhite|Add5~42 (
// Equation(s):
// \lineswhite|Add5~42_cout  = CARRY(( !\lineswhite|delta_y [2] $ (\lineswhite|error [2]) ) + ( \lineswhite|Add5~47  ) + ( \lineswhite|Add5~46_cout  ))
// \lineswhite|Add5~43  = SHARE((!\lineswhite|delta_y [2] & \lineswhite|error [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [2]),
	.datad(!\lineswhite|error [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~46_cout ),
	.sharein(\lineswhite|Add5~47 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~42_cout ),
	.shareout(\lineswhite|Add5~43 ));
// synopsys translate_off
defparam \lineswhite|Add5~42 .extended_lut = "off";
defparam \lineswhite|Add5~42 .lut_mask = 64'h000000F00000F00F;
defparam \lineswhite|Add5~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N9
cyclonev_lcell_comb \lineswhite|Add5~38 (
// Equation(s):
// \lineswhite|Add5~38_cout  = CARRY(( !\lineswhite|error [3] $ (\lineswhite|delta_y [3]) ) + ( \lineswhite|Add5~43  ) + ( \lineswhite|Add5~42_cout  ))
// \lineswhite|Add5~39  = SHARE((\lineswhite|error [3] & !\lineswhite|delta_y [3]))

	.dataa(gnd),
	.datab(!\lineswhite|error [3]),
	.datac(!\lineswhite|delta_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~42_cout ),
	.sharein(\lineswhite|Add5~43 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~38_cout ),
	.shareout(\lineswhite|Add5~39 ));
// synopsys translate_off
defparam \lineswhite|Add5~38 .extended_lut = "off";
defparam \lineswhite|Add5~38 .lut_mask = 64'h000030300000C3C3;
defparam \lineswhite|Add5~38 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N12
cyclonev_lcell_comb \lineswhite|Add5~34 (
// Equation(s):
// \lineswhite|Add5~34_cout  = CARRY(( !\lineswhite|delta_y [4] $ (\lineswhite|error[4]~DUPLICATE_q ) ) + ( \lineswhite|Add5~39  ) + ( \lineswhite|Add5~38_cout  ))
// \lineswhite|Add5~35  = SHARE((!\lineswhite|delta_y [4] & \lineswhite|error[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [4]),
	.datad(!\lineswhite|error[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~38_cout ),
	.sharein(\lineswhite|Add5~39 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~34_cout ),
	.shareout(\lineswhite|Add5~35 ));
// synopsys translate_off
defparam \lineswhite|Add5~34 .extended_lut = "off";
defparam \lineswhite|Add5~34 .lut_mask = 64'h000000F00000F00F;
defparam \lineswhite|Add5~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N15
cyclonev_lcell_comb \lineswhite|Add5~30 (
// Equation(s):
// \lineswhite|Add5~30_cout  = CARRY(( !\lineswhite|error [5] $ (\lineswhite|delta_y [5]) ) + ( \lineswhite|Add5~35  ) + ( \lineswhite|Add5~34_cout  ))
// \lineswhite|Add5~31  = SHARE((\lineswhite|error [5] & !\lineswhite|delta_y [5]))

	.dataa(!\lineswhite|error [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|delta_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~34_cout ),
	.sharein(\lineswhite|Add5~35 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~30_cout ),
	.shareout(\lineswhite|Add5~31 ));
// synopsys translate_off
defparam \lineswhite|Add5~30 .extended_lut = "off";
defparam \lineswhite|Add5~30 .lut_mask = 64'h000055000000AA55;
defparam \lineswhite|Add5~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N18
cyclonev_lcell_comb \lineswhite|Add5~26 (
// Equation(s):
// \lineswhite|Add5~26_cout  = CARRY(( !\lineswhite|delta_y [6] $ (\lineswhite|error [6]) ) + ( \lineswhite|Add5~31  ) + ( \lineswhite|Add5~30_cout  ))
// \lineswhite|Add5~27  = SHARE((!\lineswhite|delta_y [6] & \lineswhite|error [6]))

	.dataa(!\lineswhite|delta_y [6]),
	.datab(gnd),
	.datac(!\lineswhite|error [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~30_cout ),
	.sharein(\lineswhite|Add5~31 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~26_cout ),
	.shareout(\lineswhite|Add5~27 ));
// synopsys translate_off
defparam \lineswhite|Add5~26 .extended_lut = "off";
defparam \lineswhite|Add5~26 .lut_mask = 64'h00000A0A0000A5A5;
defparam \lineswhite|Add5~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N21
cyclonev_lcell_comb \lineswhite|Add5~22 (
// Equation(s):
// \lineswhite|Add5~22_cout  = CARRY(( !\lineswhite|error [7] $ (\lineswhite|delta_y [7]) ) + ( \lineswhite|Add5~27  ) + ( \lineswhite|Add5~26_cout  ))
// \lineswhite|Add5~23  = SHARE((\lineswhite|error [7] & !\lineswhite|delta_y [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error [7]),
	.datad(!\lineswhite|delta_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~26_cout ),
	.sharein(\lineswhite|Add5~27 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~22_cout ),
	.shareout(\lineswhite|Add5~23 ));
// synopsys translate_off
defparam \lineswhite|Add5~22 .extended_lut = "off";
defparam \lineswhite|Add5~22 .lut_mask = 64'h00000F000000F00F;
defparam \lineswhite|Add5~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N24
cyclonev_lcell_comb \lineswhite|Add5~18 (
// Equation(s):
// \lineswhite|Add5~18_cout  = CARRY(( !\lineswhite|error [8] $ (\lineswhite|delta_y [8]) ) + ( \lineswhite|Add5~23  ) + ( \lineswhite|Add5~22_cout  ))
// \lineswhite|Add5~19  = SHARE((\lineswhite|error [8] & !\lineswhite|delta_y [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error [8]),
	.datad(!\lineswhite|delta_y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~22_cout ),
	.sharein(\lineswhite|Add5~23 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~18_cout ),
	.shareout(\lineswhite|Add5~19 ));
// synopsys translate_off
defparam \lineswhite|Add5~18 .extended_lut = "off";
defparam \lineswhite|Add5~18 .lut_mask = 64'h00000F000000F00F;
defparam \lineswhite|Add5~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N27
cyclonev_lcell_comb \lineswhite|Add5~14 (
// Equation(s):
// \lineswhite|Add5~14_cout  = CARRY(( !\lineswhite|delta_y [9] $ (\lineswhite|error [9]) ) + ( \lineswhite|Add5~19  ) + ( \lineswhite|Add5~18_cout  ))
// \lineswhite|Add5~15  = SHARE((!\lineswhite|delta_y [9] & \lineswhite|error [9]))

	.dataa(!\lineswhite|delta_y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|error [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~18_cout ),
	.sharein(\lineswhite|Add5~19 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~14_cout ),
	.shareout(\lineswhite|Add5~15 ));
// synopsys translate_off
defparam \lineswhite|Add5~14 .extended_lut = "off";
defparam \lineswhite|Add5~14 .lut_mask = 64'h000000AA0000AA55;
defparam \lineswhite|Add5~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N30
cyclonev_lcell_comb \lineswhite|Add5~10 (
// Equation(s):
// \lineswhite|Add5~10_cout  = CARRY(( !\lineswhite|delta_y [10] $ (\lineswhite|error [10]) ) + ( \lineswhite|Add5~15  ) + ( \lineswhite|Add5~14_cout  ))
// \lineswhite|Add5~11  = SHARE((!\lineswhite|delta_y [10] & \lineswhite|error [10]))

	.dataa(!\lineswhite|delta_y [10]),
	.datab(gnd),
	.datac(!\lineswhite|error [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~14_cout ),
	.sharein(\lineswhite|Add5~15 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~10_cout ),
	.shareout(\lineswhite|Add5~11 ));
// synopsys translate_off
defparam \lineswhite|Add5~10 .extended_lut = "off";
defparam \lineswhite|Add5~10 .lut_mask = 64'h00000A0A0000A5A5;
defparam \lineswhite|Add5~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N33
cyclonev_lcell_comb \lineswhite|Add5~6 (
// Equation(s):
// \lineswhite|Add5~6_cout  = CARRY(( !\lineswhite|error [11] $ (\lineswhite|delta_y [11]) ) + ( \lineswhite|Add5~11  ) + ( \lineswhite|Add5~10_cout  ))
// \lineswhite|Add5~7  = SHARE((\lineswhite|error [11] & !\lineswhite|delta_y [11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|error [11]),
	.datad(!\lineswhite|delta_y [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~10_cout ),
	.sharein(\lineswhite|Add5~11 ),
	.combout(),
	.sumout(),
	.cout(\lineswhite|Add5~6_cout ),
	.shareout(\lineswhite|Add5~7 ));
// synopsys translate_off
defparam \lineswhite|Add5~6 .extended_lut = "off";
defparam \lineswhite|Add5~6 .lut_mask = 64'h00000F000000F00F;
defparam \lineswhite|Add5~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N36
cyclonev_lcell_comb \lineswhite|Add5~1 (
// Equation(s):
// \lineswhite|Add5~1_sumout  = SUM(( !\lineswhite|delta_y [11] $ (\lineswhite|error [11]) ) + ( \lineswhite|Add5~7  ) + ( \lineswhite|Add5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|delta_y [11]),
	.datad(!\lineswhite|error [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add5~6_cout ),
	.sharein(\lineswhite|Add5~7 ),
	.combout(),
	.sumout(\lineswhite|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add5~1 .extended_lut = "off";
defparam \lineswhite|Add5~1 .lut_mask = 64'h000000000000F00F;
defparam \lineswhite|Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N48
cyclonev_lcell_comb \lineswhite|b[1]~0 (
// Equation(s):
// \lineswhite|b[1]~0_combout  = ( \lineswhite|Add5~1_sumout  & ( (\lineswhite|state~5DUPLICATE_q ) # (\lineswhite|state~6_q ) ) ) # ( !\lineswhite|Add5~1_sumout  & ( (!\lineswhite|state~6_q  & \lineswhite|state~5DUPLICATE_q ) ) )

	.dataa(!\lineswhite|state~6_q ),
	.datab(gnd),
	.datac(!\lineswhite|state~5DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b[1]~0 .extended_lut = "off";
defparam \lineswhite|b[1]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lineswhite|b[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N1
dffeas \lineswhite|b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~1_sumout ),
	.asdata(\lineswhite|a0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[0] .is_wysiwyg = "true";
defparam \lineswhite|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N3
cyclonev_lcell_comb \lineswhite|Add7~5 (
// Equation(s):
// \lineswhite|Add7~5_sumout  = SUM(( (!d[9] & (!\d[10]~DUPLICATE_q  & ((!\lineswhite|LessThan0~2_combout ) # (d[8])))) ) + ( \lineswhite|b [1] ) + ( \lineswhite|Add7~2  ))
// \lineswhite|Add7~6  = CARRY(( (!d[9] & (!\d[10]~DUPLICATE_q  & ((!\lineswhite|LessThan0~2_combout ) # (d[8])))) ) + ( \lineswhite|b [1] ) + ( \lineswhite|Add7~2  ))

	.dataa(!d[9]),
	.datab(!\d[10]~DUPLICATE_q ),
	.datac(!d[8]),
	.datad(!\lineswhite|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|b [1]),
	.datag(gnd),
	.cin(\lineswhite|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~5_sumout ),
	.cout(\lineswhite|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~5 .extended_lut = "off";
defparam \lineswhite|Add7~5 .lut_mask = 64'h0000FF0000008808;
defparam \lineswhite|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N9
cyclonev_lcell_comb \lineswhite|b0~0 (
// Equation(s):
// \lineswhite|b0~0_combout  = ( c[1] & ( (!\lineswhite|LessThan2~1_sumout  & (((\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (d[1] & (\lineswhite|a0[9]~1_combout ))) ) ) # ( !c[1] & ( (d[1] & (\lineswhite|LessThan2~1_sumout  & 
// \lineswhite|a0[9]~1_combout )) ) )

	.dataa(!d[1]),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\lineswhite|a0[9]~1_combout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!c[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~0 .extended_lut = "off";
defparam \lineswhite|b0~0 .lut_mask = 64'h0101010101CD01CD;
defparam \lineswhite|b0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N10
dffeas \lineswhite|b0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[1] .is_wysiwyg = "true";
defparam \lineswhite|b0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N5
dffeas \lineswhite|b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~5_sumout ),
	.asdata(\lineswhite|b0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[1] .is_wysiwyg = "true";
defparam \lineswhite|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N6
cyclonev_lcell_comb \lineswhite|Add7~9 (
// Equation(s):
// \lineswhite|Add7~9_sumout  = SUM(( \lineswhite|b [2] ) + ( GND ) + ( \lineswhite|Add7~6  ))
// \lineswhite|Add7~10  = CARRY(( \lineswhite|b [2] ) + ( GND ) + ( \lineswhite|Add7~6  ))

	.dataa(gnd),
	.datab(!\lineswhite|b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~9_sumout ),
	.cout(\lineswhite|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~9 .extended_lut = "off";
defparam \lineswhite|Add7~9 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N27
cyclonev_lcell_comb \lineswhite|b0~1 (
// Equation(s):
// \lineswhite|b0~1_combout  = ( \c[2]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout ) # ((!\d[2]~DUPLICATE_q ) # (!\lineswhite|a0[9]~1_combout )) ) ) # ( !\c[2]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (!\lineswhite|a0[9]~4_combout )) # 
// (\lineswhite|LessThan2~1_sumout  & (((!\d[2]~DUPLICATE_q ) # (!\lineswhite|a0[9]~1_combout )))) ) )

	.dataa(!\lineswhite|a0[9]~4_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\d[2]~DUPLICATE_q ),
	.datad(!\lineswhite|a0[9]~1_combout ),
	.datae(gnd),
	.dataf(!\c[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~1 .extended_lut = "off";
defparam \lineswhite|b0~1 .lut_mask = 64'hBBB8BBB8FFFCFFFC;
defparam \lineswhite|b0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N28
dffeas \lineswhite|b0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[2] .is_wysiwyg = "true";
defparam \lineswhite|b0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N8
dffeas \lineswhite|b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~9_sumout ),
	.asdata(\lineswhite|b0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[2] .is_wysiwyg = "true";
defparam \lineswhite|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N9
cyclonev_lcell_comb \lineswhite|Add7~13 (
// Equation(s):
// \lineswhite|Add7~13_sumout  = SUM(( \lineswhite|b [3] ) + ( GND ) + ( \lineswhite|Add7~10  ))
// \lineswhite|Add7~14  = CARRY(( \lineswhite|b [3] ) + ( GND ) + ( \lineswhite|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~13_sumout ),
	.cout(\lineswhite|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~13 .extended_lut = "off";
defparam \lineswhite|Add7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lineswhite|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N54
cyclonev_lcell_comb \lineswhite|b0~2 (
// Equation(s):
// \lineswhite|b0~2_combout  = ( \d[3]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (\c[3]~DUPLICATE_q  & ((\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~1_combout )))) ) ) # ( !\d[3]~DUPLICATE_q  & ( 
// ((\c[3]~DUPLICATE_q  & \lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) )

	.dataa(!\c[3]~DUPLICATE_q ),
	.datab(!\lineswhite|a0[9]~1_combout ),
	.datac(!\lineswhite|LessThan2~1_sumout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\d[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~2 .extended_lut = "off";
defparam \lineswhite|b0~2 .lut_mask = 64'h0F5F0F5F0C5C0C5C;
defparam \lineswhite|b0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N55
dffeas \lineswhite|b0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[3] .is_wysiwyg = "true";
defparam \lineswhite|b0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N11
dffeas \lineswhite|b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~13_sumout ),
	.asdata(\lineswhite|b0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[3] .is_wysiwyg = "true";
defparam \lineswhite|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N12
cyclonev_lcell_comb \lineswhite|Add7~17 (
// Equation(s):
// \lineswhite|Add7~17_sumout  = SUM(( \lineswhite|b [4] ) + ( GND ) + ( \lineswhite|Add7~14  ))
// \lineswhite|Add7~18  = CARRY(( \lineswhite|b [4] ) + ( GND ) + ( \lineswhite|Add7~14  ))

	.dataa(gnd),
	.datab(!\lineswhite|b [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~17_sumout ),
	.cout(\lineswhite|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~17 .extended_lut = "off";
defparam \lineswhite|Add7~17 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N39
cyclonev_lcell_comb \lineswhite|b0~3 (
// Equation(s):
// \lineswhite|b0~3_combout  = ( \lineswhite|a0[9]~1_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\c[4]~DUPLICATE_q  & \lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (d[4])) ) ) # ( !\lineswhite|a0[9]~1_combout  & ( 
// (!\c[4]~DUPLICATE_q  & (!\lineswhite|LessThan2~1_sumout  & \lineswhite|a0[9]~4_combout )) ) )

	.dataa(!d[4]),
	.datab(!\c[4]~DUPLICATE_q ),
	.datac(!\lineswhite|LessThan2~1_sumout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|a0[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~3 .extended_lut = "off";
defparam \lineswhite|b0~3 .lut_mask = 64'h00C000C005C505C5;
defparam \lineswhite|b0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N41
dffeas \lineswhite|b0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[4] .is_wysiwyg = "true";
defparam \lineswhite|b0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N14
dffeas \lineswhite|b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~17_sumout ),
	.asdata(\lineswhite|b0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[4] .is_wysiwyg = "true";
defparam \lineswhite|b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N15
cyclonev_lcell_comb \lineswhite|Add7~21 (
// Equation(s):
// \lineswhite|Add7~21_sumout  = SUM(( \lineswhite|b [5] ) + ( GND ) + ( \lineswhite|Add7~18  ))
// \lineswhite|Add7~22  = CARRY(( \lineswhite|b [5] ) + ( GND ) + ( \lineswhite|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~21_sumout ),
	.cout(\lineswhite|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~21 .extended_lut = "off";
defparam \lineswhite|Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lineswhite|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N48
cyclonev_lcell_comb \lineswhite|b0~4 (
// Equation(s):
// \lineswhite|b0~4_combout  = ( \d[5]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~4_combout ) # (c[5])))) # (\lineswhite|LessThan2~1_sumout  & (!\lineswhite|a0[9]~1_combout )) ) ) # ( !\d[5]~DUPLICATE_q  & ( 
// ((!\lineswhite|a0[9]~4_combout ) # (c[5])) # (\lineswhite|LessThan2~1_sumout ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|a0[9]~1_combout ),
	.datac(!c[5]),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\d[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~4 .extended_lut = "off";
defparam \lineswhite|b0~4 .lut_mask = 64'hFF5FFF5FEE4EEE4E;
defparam \lineswhite|b0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N49
dffeas \lineswhite|b0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[5] .is_wysiwyg = "true";
defparam \lineswhite|b0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N17
dffeas \lineswhite|b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~21_sumout ),
	.asdata(\lineswhite|b0 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[5] .is_wysiwyg = "true";
defparam \lineswhite|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N18
cyclonev_lcell_comb \lineswhite|Add7~25 (
// Equation(s):
// \lineswhite|Add7~25_sumout  = SUM(( \lineswhite|b [6] ) + ( GND ) + ( \lineswhite|Add7~22  ))
// \lineswhite|Add7~26  = CARRY(( \lineswhite|b [6] ) + ( GND ) + ( \lineswhite|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~25_sumout ),
	.cout(\lineswhite|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~25 .extended_lut = "off";
defparam \lineswhite|Add7~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lineswhite|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N15
cyclonev_lcell_comb \lineswhite|b0~5 (
// Equation(s):
// \lineswhite|b0~5_combout  = ( c[6] & ( (!\lineswhite|LessThan2~1_sumout ) # ((d[6] & \lineswhite|a0[9]~1_combout )) ) ) # ( !c[6] & ( (!\lineswhite|LessThan2~1_sumout  & (((!\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (d[6] & 
// (\lineswhite|a0[9]~1_combout ))) ) )

	.dataa(!d[6]),
	.datab(!\lineswhite|a0[9]~1_combout ),
	.datac(!\lineswhite|LessThan2~1_sumout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!c[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~5 .extended_lut = "off";
defparam \lineswhite|b0~5 .lut_mask = 64'hF101F101F1F1F1F1;
defparam \lineswhite|b0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N16
dffeas \lineswhite|b0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[6] .is_wysiwyg = "true";
defparam \lineswhite|b0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N20
dffeas \lineswhite|b[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~25_sumout ),
	.asdata(\lineswhite|b0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[6] .is_wysiwyg = "true";
defparam \lineswhite|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y74_N50
dffeas \lineswhite|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[6]~feeder_combout ),
	.asdata(\lineswhite|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[6] .is_wysiwyg = "true";
defparam \lineswhite|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N54
cyclonev_lcell_comb \lineswhite|y[4]~feeder (
// Equation(s):
// \lineswhite|y[4]~feeder_combout  = \lineswhite|a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[4]~feeder .extended_lut = "off";
defparam \lineswhite|y[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lineswhite|y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N56
dffeas \lineswhite|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[4]~feeder_combout ),
	.asdata(\lineswhite|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[4] .is_wysiwyg = "true";
defparam \lineswhite|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N42
cyclonev_lcell_comb \lineswhite|y[3]~feeder (
// Equation(s):
// \lineswhite|y[3]~feeder_combout  = \lineswhite|a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[3]~feeder .extended_lut = "off";
defparam \lineswhite|y[3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \lineswhite|y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N44
dffeas \lineswhite|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[3]~feeder_combout ),
	.asdata(\lineswhite|b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[3] .is_wysiwyg = "true";
defparam \lineswhite|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N36
cyclonev_lcell_comb \lineswhite|y[5]~feeder (
// Equation(s):
// \lineswhite|y[5]~feeder_combout  = \lineswhite|a [5]

	.dataa(gnd),
	.datab(!\lineswhite|a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[5]~feeder .extended_lut = "off";
defparam \lineswhite|y[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \lineswhite|y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N38
dffeas \lineswhite|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[5]~feeder_combout ),
	.asdata(\lineswhite|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[5] .is_wysiwyg = "true";
defparam \lineswhite|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N51
cyclonev_lcell_comb \lineswhite|y[2]~feeder (
// Equation(s):
// \lineswhite|y[2]~feeder_combout  = \lineswhite|a [2]

	.dataa(!\lineswhite|a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[2]~feeder .extended_lut = "off";
defparam \lineswhite|y[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \lineswhite|y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N53
dffeas \lineswhite|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[2]~feeder_combout ),
	.asdata(\lineswhite|b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[2] .is_wysiwyg = "true";
defparam \lineswhite|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N54
cyclonev_lcell_comb \lineswhite|y[1]~feeder (
// Equation(s):
// \lineswhite|y[1]~feeder_combout  = ( \lineswhite|a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[1]~feeder .extended_lut = "off";
defparam \lineswhite|y[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N56
dffeas \lineswhite|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[1]~feeder_combout ),
	.asdata(\lineswhite|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[1] .is_wysiwyg = "true";
defparam \lineswhite|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N21
cyclonev_lcell_comb \lineswhite|Add7~29 (
// Equation(s):
// \lineswhite|Add7~29_sumout  = SUM(( \lineswhite|b [7] ) + ( GND ) + ( \lineswhite|Add7~26  ))
// \lineswhite|Add7~30  = CARRY(( \lineswhite|b [7] ) + ( GND ) + ( \lineswhite|Add7~26  ))

	.dataa(!\lineswhite|b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~29_sumout ),
	.cout(\lineswhite|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~29 .extended_lut = "off";
defparam \lineswhite|Add7~29 .lut_mask = 64'h0000FFFF00005555;
defparam \lineswhite|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N18
cyclonev_lcell_comb \lineswhite|b0~6 (
// Equation(s):
// \lineswhite|b0~6_combout  = ( \lineswhite|a0[9]~1_combout  & ( (!\lineswhite|LessThan2~1_sumout  & (\lineswhite|a0[9]~4_combout  & (!\c[7]~DUPLICATE_q ))) # (\lineswhite|LessThan2~1_sumout  & (((\d[7]~DUPLICATE_q )))) ) ) # ( !\lineswhite|a0[9]~1_combout  
// & ( (\lineswhite|a0[9]~4_combout  & (!\lineswhite|LessThan2~1_sumout  & !\c[7]~DUPLICATE_q )) ) )

	.dataa(!\lineswhite|a0[9]~4_combout ),
	.datab(!\lineswhite|LessThan2~1_sumout ),
	.datac(!\c[7]~DUPLICATE_q ),
	.datad(!\d[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\lineswhite|a0[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~6 .extended_lut = "off";
defparam \lineswhite|b0~6 .lut_mask = 64'h4040404040734073;
defparam \lineswhite|b0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N20
dffeas \lineswhite|b0[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[7] .is_wysiwyg = "true";
defparam \lineswhite|b0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N23
dffeas \lineswhite|b[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~29_sumout ),
	.asdata(\lineswhite|b0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[7] .is_wysiwyg = "true";
defparam \lineswhite|b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N24
cyclonev_lcell_comb \lineswhite|Add7~33 (
// Equation(s):
// \lineswhite|Add7~33_sumout  = SUM(( \lineswhite|b [8] ) + ( GND ) + ( \lineswhite|Add7~30  ))
// \lineswhite|Add7~34  = CARRY(( \lineswhite|b [8] ) + ( GND ) + ( \lineswhite|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~33_sumout ),
	.cout(\lineswhite|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~33 .extended_lut = "off";
defparam \lineswhite|Add7~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lineswhite|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N51
cyclonev_lcell_comb \lineswhite|b0~7 (
// Equation(s):
// \lineswhite|b0~7_combout  = ( d[8] & ( (!\lineswhite|LessThan2~1_sumout  & (((!\c[8]~DUPLICATE_q  & \lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (!\lineswhite|a0[9]~1_combout )) ) ) # ( !d[8] & ( ((!\c[8]~DUPLICATE_q  & 
// \lineswhite|a0[9]~4_combout )) # (\lineswhite|LessThan2~1_sumout ) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|a0[9]~1_combout ),
	.datac(!\c[8]~DUPLICATE_q ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!d[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~7 .extended_lut = "off";
defparam \lineswhite|b0~7 .lut_mask = 64'h55F555F544E444E4;
defparam \lineswhite|b0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N52
dffeas \lineswhite|b0[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[8] .is_wysiwyg = "true";
defparam \lineswhite|b0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N26
dffeas \lineswhite|b[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~33_sumout ),
	.asdata(\lineswhite|b0 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[8] .is_wysiwyg = "true";
defparam \lineswhite|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N27
cyclonev_lcell_comb \lineswhite|Add7~37 (
// Equation(s):
// \lineswhite|Add7~37_sumout  = SUM(( \lineswhite|b [9] ) + ( GND ) + ( \lineswhite|Add7~34  ))
// \lineswhite|Add7~38  = CARRY(( \lineswhite|b [9] ) + ( GND ) + ( \lineswhite|Add7~34  ))

	.dataa(!\lineswhite|b [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~37_sumout ),
	.cout(\lineswhite|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~37 .extended_lut = "off";
defparam \lineswhite|Add7~37 .lut_mask = 64'h0000FFFF00005555;
defparam \lineswhite|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N9
cyclonev_lcell_comb \lineswhite|b0~8 (
// Equation(s):
// \lineswhite|b0~8_combout  = ( \lineswhite|LessThan2~1_sumout  & ( (d[9] & \lineswhite|a0[9]~1_combout ) ) ) # ( !\lineswhite|LessThan2~1_sumout  & ( (\c[9]~DUPLICATE_q  & \lineswhite|a0[9]~4_combout ) ) )

	.dataa(!d[9]),
	.datab(!\c[9]~DUPLICATE_q ),
	.datac(!\lineswhite|a0[9]~1_combout ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\lineswhite|LessThan2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~8 .extended_lut = "off";
defparam \lineswhite|b0~8 .lut_mask = 64'h0033003305050505;
defparam \lineswhite|b0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N10
dffeas \lineswhite|b0[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[9] .is_wysiwyg = "true";
defparam \lineswhite|b0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N29
dffeas \lineswhite|b[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~37_sumout ),
	.asdata(\lineswhite|b0 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[9] .is_wysiwyg = "true";
defparam \lineswhite|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N30
cyclonev_lcell_comb \lineswhite|Add7~41 (
// Equation(s):
// \lineswhite|Add7~41_sumout  = SUM(( \lineswhite|b [10] ) + ( GND ) + ( \lineswhite|Add7~38  ))

	.dataa(gnd),
	.datab(!\lineswhite|b [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lineswhite|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lineswhite|Add7~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|Add7~41 .extended_lut = "off";
defparam \lineswhite|Add7~41 .lut_mask = 64'h0000FFFF00003333;
defparam \lineswhite|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N0
cyclonev_lcell_comb \lineswhite|b0~9 (
// Equation(s):
// \lineswhite|b0~9_combout  = ( \c[10]~DUPLICATE_q  & ( (!\lineswhite|LessThan2~1_sumout  & (((\lineswhite|a0[9]~4_combout )))) # (\lineswhite|LessThan2~1_sumout  & (\lineswhite|a0[9]~1_combout  & (\d[10]~DUPLICATE_q ))) ) ) # ( !\c[10]~DUPLICATE_q  & ( 
// (\lineswhite|LessThan2~1_sumout  & (\lineswhite|a0[9]~1_combout  & \d[10]~DUPLICATE_q )) ) )

	.dataa(!\lineswhite|LessThan2~1_sumout ),
	.datab(!\lineswhite|a0[9]~1_combout ),
	.datac(!\d[10]~DUPLICATE_q ),
	.datad(!\lineswhite|a0[9]~4_combout ),
	.datae(gnd),
	.dataf(!\c[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|b0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|b0~9 .extended_lut = "off";
defparam \lineswhite|b0~9 .lut_mask = 64'h0101010101AB01AB;
defparam \lineswhite|b0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N1
dffeas \lineswhite|b0[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|b0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lineswhite|state.00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b0[10] .is_wysiwyg = "true";
defparam \lineswhite|b0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N32
dffeas \lineswhite|b[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|Add7~41_sumout ),
	.asdata(\lineswhite|b0 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lineswhite|state~6_q ),
	.ena(\lineswhite|b[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|b[10] .is_wysiwyg = "true";
defparam \lineswhite|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N36
cyclonev_lcell_comb \lineswhite|x[10]~feeder (
// Equation(s):
// \lineswhite|x[10]~feeder_combout  = \lineswhite|b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[10]~feeder .extended_lut = "off";
defparam \lineswhite|x[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lineswhite|x[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N38
dffeas \lineswhite|x[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[10]~feeder_combout ),
	.asdata(\lineswhite|a[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[10] .is_wysiwyg = "true";
defparam \lineswhite|x[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N48
cyclonev_lcell_comb \lineswhite|x[9]~feeder (
// Equation(s):
// \lineswhite|x[9]~feeder_combout  = \lineswhite|b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[9]~feeder .extended_lut = "off";
defparam \lineswhite|x[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lineswhite|x[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N50
dffeas \lineswhite|x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[9]~feeder_combout ),
	.asdata(\lineswhite|a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[9] .is_wysiwyg = "true";
defparam \lineswhite|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N3
cyclonev_lcell_comb \lineswhite|y[0]~feeder (
// Equation(s):
// \lineswhite|y[0]~feeder_combout  = \lineswhite|a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[0]~feeder .extended_lut = "off";
defparam \lineswhite|y[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lineswhite|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N5
dffeas \lineswhite|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[0]~feeder_combout ),
	.asdata(\lineswhite|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[0] .is_wysiwyg = "true";
defparam \lineswhite|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N51
cyclonev_lcell_comb \lineswhite|x[8]~feeder (
// Equation(s):
// \lineswhite|x[8]~feeder_combout  = \lineswhite|b [8]

	.dataa(!\lineswhite|b [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[8]~feeder .extended_lut = "off";
defparam \lineswhite|x[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \lineswhite|x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N52
dffeas \lineswhite|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[8]~feeder_combout ),
	.asdata(\lineswhite|a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[8] .is_wysiwyg = "true";
defparam \lineswhite|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N12
cyclonev_lcell_comb \lineswhite|x[7]~feeder (
// Equation(s):
// \lineswhite|x[7]~feeder_combout  = ( \lineswhite|b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[7]~feeder .extended_lut = "off";
defparam \lineswhite|x[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N13
dffeas \lineswhite|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[7]~feeder_combout ),
	.asdata(\lineswhite|a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[7] .is_wysiwyg = "true";
defparam \lineswhite|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N0
cyclonev_lcell_comb \fbwhite|Add2~25 (
// Equation(s):
// \fbwhite|Add2~25_sumout  = SUM(( !\lineswhite|x [7] $ (!\lineswhite|y [0]) ) + ( !VCC ) + ( !VCC ))
// \fbwhite|Add2~26  = CARRY(( !\lineswhite|x [7] $ (!\lineswhite|y [0]) ) + ( !VCC ) + ( !VCC ))
// \fbwhite|Add2~27  = SHARE((\lineswhite|x [7] & \lineswhite|y [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|x [7]),
	.datad(!\lineswhite|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fbwhite|Add2~25_sumout ),
	.cout(\fbwhite|Add2~26 ),
	.shareout(\fbwhite|Add2~27 ));
// synopsys translate_off
defparam \fbwhite|Add2~25 .extended_lut = "off";
defparam \fbwhite|Add2~25 .lut_mask = 64'h0000000F00000FF0;
defparam \fbwhite|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N3
cyclonev_lcell_comb \fbwhite|Add2~29 (
// Equation(s):
// \fbwhite|Add2~29_sumout  = SUM(( !\lineswhite|y [1] $ (!\lineswhite|x [8]) ) + ( \fbwhite|Add2~27  ) + ( \fbwhite|Add2~26  ))
// \fbwhite|Add2~30  = CARRY(( !\lineswhite|y [1] $ (!\lineswhite|x [8]) ) + ( \fbwhite|Add2~27  ) + ( \fbwhite|Add2~26  ))
// \fbwhite|Add2~31  = SHARE((\lineswhite|y [1] & \lineswhite|x [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|y [1]),
	.datad(!\lineswhite|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~26 ),
	.sharein(\fbwhite|Add2~27 ),
	.combout(),
	.sumout(\fbwhite|Add2~29_sumout ),
	.cout(\fbwhite|Add2~30 ),
	.shareout(\fbwhite|Add2~31 ));
// synopsys translate_off
defparam \fbwhite|Add2~29 .extended_lut = "off";
defparam \fbwhite|Add2~29 .lut_mask = 64'h0000000F00000FF0;
defparam \fbwhite|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N6
cyclonev_lcell_comb \fbwhite|Add2~33 (
// Equation(s):
// \fbwhite|Add2~33_sumout  = SUM(( !\lineswhite|y [2] $ (!\lineswhite|x [9] $ (\lineswhite|y [0])) ) + ( \fbwhite|Add2~31  ) + ( \fbwhite|Add2~30  ))
// \fbwhite|Add2~34  = CARRY(( !\lineswhite|y [2] $ (!\lineswhite|x [9] $ (\lineswhite|y [0])) ) + ( \fbwhite|Add2~31  ) + ( \fbwhite|Add2~30  ))
// \fbwhite|Add2~35  = SHARE((!\lineswhite|y [2] & (\lineswhite|x [9] & \lineswhite|y [0])) # (\lineswhite|y [2] & ((\lineswhite|y [0]) # (\lineswhite|x [9]))))

	.dataa(!\lineswhite|y [2]),
	.datab(gnd),
	.datac(!\lineswhite|x [9]),
	.datad(!\lineswhite|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~30 ),
	.sharein(\fbwhite|Add2~31 ),
	.combout(),
	.sumout(\fbwhite|Add2~33_sumout ),
	.cout(\fbwhite|Add2~34 ),
	.shareout(\fbwhite|Add2~35 ));
// synopsys translate_off
defparam \fbwhite|Add2~33 .extended_lut = "off";
defparam \fbwhite|Add2~33 .lut_mask = 64'h0000055F00005AA5;
defparam \fbwhite|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N9
cyclonev_lcell_comb \fbwhite|Add2~37 (
// Equation(s):
// \fbwhite|Add2~37_sumout  = SUM(( !\lineswhite|y [3] $ (!\lineswhite|y [1] $ (\lineswhite|x [10])) ) + ( \fbwhite|Add2~35  ) + ( \fbwhite|Add2~34  ))
// \fbwhite|Add2~38  = CARRY(( !\lineswhite|y [3] $ (!\lineswhite|y [1] $ (\lineswhite|x [10])) ) + ( \fbwhite|Add2~35  ) + ( \fbwhite|Add2~34  ))
// \fbwhite|Add2~39  = SHARE((!\lineswhite|y [3] & (\lineswhite|y [1] & \lineswhite|x [10])) # (\lineswhite|y [3] & ((\lineswhite|x [10]) # (\lineswhite|y [1]))))

	.dataa(gnd),
	.datab(!\lineswhite|y [3]),
	.datac(!\lineswhite|y [1]),
	.datad(!\lineswhite|x [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~34 ),
	.sharein(\fbwhite|Add2~35 ),
	.combout(),
	.sumout(\fbwhite|Add2~37_sumout ),
	.cout(\fbwhite|Add2~38 ),
	.shareout(\fbwhite|Add2~39 ));
// synopsys translate_off
defparam \fbwhite|Add2~37 .extended_lut = "off";
defparam \fbwhite|Add2~37 .lut_mask = 64'h0000033F00003CC3;
defparam \fbwhite|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N12
cyclonev_lcell_comb \fbwhite|Add2~41 (
// Equation(s):
// \fbwhite|Add2~41_sumout  = SUM(( !\lineswhite|y [2] $ (!\lineswhite|y [4]) ) + ( \fbwhite|Add2~39  ) + ( \fbwhite|Add2~38  ))
// \fbwhite|Add2~42  = CARRY(( !\lineswhite|y [2] $ (!\lineswhite|y [4]) ) + ( \fbwhite|Add2~39  ) + ( \fbwhite|Add2~38  ))
// \fbwhite|Add2~43  = SHARE((\lineswhite|y [2] & \lineswhite|y [4]))

	.dataa(!\lineswhite|y [2]),
	.datab(gnd),
	.datac(!\lineswhite|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~38 ),
	.sharein(\fbwhite|Add2~39 ),
	.combout(),
	.sumout(\fbwhite|Add2~41_sumout ),
	.cout(\fbwhite|Add2~42 ),
	.shareout(\fbwhite|Add2~43 ));
// synopsys translate_off
defparam \fbwhite|Add2~41 .extended_lut = "off";
defparam \fbwhite|Add2~41 .lut_mask = 64'h0000050500005A5A;
defparam \fbwhite|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N15
cyclonev_lcell_comb \fbwhite|Add2~45 (
// Equation(s):
// \fbwhite|Add2~45_sumout  = SUM(( !\lineswhite|y [3] $ (!\lineswhite|y [5]) ) + ( \fbwhite|Add2~43  ) + ( \fbwhite|Add2~42  ))
// \fbwhite|Add2~46  = CARRY(( !\lineswhite|y [3] $ (!\lineswhite|y [5]) ) + ( \fbwhite|Add2~43  ) + ( \fbwhite|Add2~42  ))
// \fbwhite|Add2~47  = SHARE((\lineswhite|y [3] & \lineswhite|y [5]))

	.dataa(gnd),
	.datab(!\lineswhite|y [3]),
	.datac(gnd),
	.datad(!\lineswhite|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~42 ),
	.sharein(\fbwhite|Add2~43 ),
	.combout(),
	.sumout(\fbwhite|Add2~45_sumout ),
	.cout(\fbwhite|Add2~46 ),
	.shareout(\fbwhite|Add2~47 ));
// synopsys translate_off
defparam \fbwhite|Add2~45 .extended_lut = "off";
defparam \fbwhite|Add2~45 .lut_mask = 64'h00000033000033CC;
defparam \fbwhite|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N18
cyclonev_lcell_comb \fbwhite|Add2~9 (
// Equation(s):
// \fbwhite|Add2~9_sumout  = SUM(( !\lineswhite|y [6] $ (!\lineswhite|y [4]) ) + ( \fbwhite|Add2~47  ) + ( \fbwhite|Add2~46  ))
// \fbwhite|Add2~10  = CARRY(( !\lineswhite|y [6] $ (!\lineswhite|y [4]) ) + ( \fbwhite|Add2~47  ) + ( \fbwhite|Add2~46  ))
// \fbwhite|Add2~11  = SHARE((\lineswhite|y [6] & \lineswhite|y [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|y [6]),
	.datad(!\lineswhite|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~46 ),
	.sharein(\fbwhite|Add2~47 ),
	.combout(),
	.sumout(\fbwhite|Add2~9_sumout ),
	.cout(\fbwhite|Add2~10 ),
	.shareout(\fbwhite|Add2~11 ));
// synopsys translate_off
defparam \fbwhite|Add2~9 .extended_lut = "off";
defparam \fbwhite|Add2~9 .lut_mask = 64'h0000000F00000FF0;
defparam \fbwhite|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N45
cyclonev_lcell_comb \lineswhite|y[7]~feeder (
// Equation(s):
// \lineswhite|y[7]~feeder_combout  = \lineswhite|a [7]

	.dataa(!\lineswhite|a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[7]~feeder .extended_lut = "off";
defparam \lineswhite|y[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \lineswhite|y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N47
dffeas \lineswhite|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[7]~feeder_combout ),
	.asdata(\lineswhite|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[7] .is_wysiwyg = "true";
defparam \lineswhite|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N21
cyclonev_lcell_comb \fbwhite|Add2~1 (
// Equation(s):
// \fbwhite|Add2~1_sumout  = SUM(( !\lineswhite|y [7] $ (!\lineswhite|y [5]) ) + ( \fbwhite|Add2~11  ) + ( \fbwhite|Add2~10  ))
// \fbwhite|Add2~2  = CARRY(( !\lineswhite|y [7] $ (!\lineswhite|y [5]) ) + ( \fbwhite|Add2~11  ) + ( \fbwhite|Add2~10  ))
// \fbwhite|Add2~3  = SHARE((\lineswhite|y [7] & \lineswhite|y [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|y [7]),
	.datad(!\lineswhite|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~10 ),
	.sharein(\fbwhite|Add2~11 ),
	.combout(),
	.sumout(\fbwhite|Add2~1_sumout ),
	.cout(\fbwhite|Add2~2 ),
	.shareout(\fbwhite|Add2~3 ));
// synopsys translate_off
defparam \fbwhite|Add2~1 .extended_lut = "off";
defparam \fbwhite|Add2~1 .lut_mask = 64'h0000000F00000FF0;
defparam \fbwhite|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N39
cyclonev_lcell_comb \lineswhite|y[8]~feeder (
// Equation(s):
// \lineswhite|y[8]~feeder_combout  = \lineswhite|a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[8]~feeder .extended_lut = "off";
defparam \lineswhite|y[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lineswhite|y[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N41
dffeas \lineswhite|y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[8]~feeder_combout ),
	.asdata(\lineswhite|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[8] .is_wysiwyg = "true";
defparam \lineswhite|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N24
cyclonev_lcell_comb \fbwhite|Add2~5 (
// Equation(s):
// \fbwhite|Add2~5_sumout  = SUM(( !\lineswhite|y [8] $ (!\lineswhite|y [6]) ) + ( \fbwhite|Add2~3  ) + ( \fbwhite|Add2~2  ))
// \fbwhite|Add2~6  = CARRY(( !\lineswhite|y [8] $ (!\lineswhite|y [6]) ) + ( \fbwhite|Add2~3  ) + ( \fbwhite|Add2~2  ))
// \fbwhite|Add2~7  = SHARE((\lineswhite|y [8] & \lineswhite|y [6]))

	.dataa(gnd),
	.datab(!\lineswhite|y [8]),
	.datac(!\lineswhite|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~2 ),
	.sharein(\fbwhite|Add2~3 ),
	.combout(),
	.sumout(\fbwhite|Add2~5_sumout ),
	.cout(\fbwhite|Add2~6 ),
	.shareout(\fbwhite|Add2~7 ));
// synopsys translate_off
defparam \fbwhite|Add2~5 .extended_lut = "off";
defparam \fbwhite|Add2~5 .lut_mask = 64'h0000030300003C3C;
defparam \fbwhite|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N51
cyclonev_lcell_comb \lineswhite|y[10]~feeder (
// Equation(s):
// \lineswhite|y[10]~feeder_combout  = \lineswhite|a[10]~DUPLICATE_q 

	.dataa(!\lineswhite|a[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[10]~feeder .extended_lut = "off";
defparam \lineswhite|y[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \lineswhite|y[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N52
dffeas \lineswhite|y[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[10]~feeder_combout ),
	.asdata(\lineswhite|b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[10] .is_wysiwyg = "true";
defparam \lineswhite|y[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N57
cyclonev_lcell_comb \lineswhite|y[9]~feeder (
// Equation(s):
// \lineswhite|y[9]~feeder_combout  = \lineswhite|a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|y[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|y[9]~feeder .extended_lut = "off";
defparam \lineswhite|y[9]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \lineswhite|y[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N59
dffeas \lineswhite|y[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|y[9]~feeder_combout ),
	.asdata(\lineswhite|b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|y[9] .is_wysiwyg = "true";
defparam \lineswhite|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N27
cyclonev_lcell_comb \fbwhite|Add2~17 (
// Equation(s):
// \fbwhite|Add2~17_sumout  = SUM(( !\lineswhite|y [7] $ (!\lineswhite|y [9]) ) + ( \fbwhite|Add2~7  ) + ( \fbwhite|Add2~6  ))
// \fbwhite|Add2~18  = CARRY(( !\lineswhite|y [7] $ (!\lineswhite|y [9]) ) + ( \fbwhite|Add2~7  ) + ( \fbwhite|Add2~6  ))
// \fbwhite|Add2~19  = SHARE((\lineswhite|y [7] & \lineswhite|y [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|y [7]),
	.datad(!\lineswhite|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~6 ),
	.sharein(\fbwhite|Add2~7 ),
	.combout(),
	.sumout(\fbwhite|Add2~17_sumout ),
	.cout(\fbwhite|Add2~18 ),
	.shareout(\fbwhite|Add2~19 ));
// synopsys translate_off
defparam \fbwhite|Add2~17 .extended_lut = "off";
defparam \fbwhite|Add2~17 .lut_mask = 64'h0000000F00000FF0;
defparam \fbwhite|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N30
cyclonev_lcell_comb \fbwhite|Add2~21 (
// Equation(s):
// \fbwhite|Add2~21_sumout  = SUM(( !\lineswhite|y [8] $ (!\lineswhite|y [10]) ) + ( \fbwhite|Add2~19  ) + ( \fbwhite|Add2~18  ))
// \fbwhite|Add2~22  = CARRY(( !\lineswhite|y [8] $ (!\lineswhite|y [10]) ) + ( \fbwhite|Add2~19  ) + ( \fbwhite|Add2~18  ))
// \fbwhite|Add2~23  = SHARE((\lineswhite|y [8] & \lineswhite|y [10]))

	.dataa(gnd),
	.datab(!\lineswhite|y [8]),
	.datac(!\lineswhite|y [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~18 ),
	.sharein(\fbwhite|Add2~19 ),
	.combout(),
	.sumout(\fbwhite|Add2~21_sumout ),
	.cout(\fbwhite|Add2~22 ),
	.shareout(\fbwhite|Add2~23 ));
// synopsys translate_off
defparam \fbwhite|Add2~21 .extended_lut = "off";
defparam \fbwhite|Add2~21 .lut_mask = 64'h0000030300003C3C;
defparam \fbwhite|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N33
cyclonev_lcell_comb \fbwhite|Add2~13 (
// Equation(s):
// \fbwhite|Add2~13_sumout  = SUM(( \lineswhite|y [9] ) + ( \fbwhite|Add2~23  ) + ( \fbwhite|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lineswhite|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fbwhite|Add2~22 ),
	.sharein(\fbwhite|Add2~23 ),
	.combout(),
	.sumout(\fbwhite|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Add2~13 .extended_lut = "off";
defparam \fbwhite|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \fbwhite|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N0
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout  = ( !\fbwhite|Add2~17_sumout  & ( \fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~5_sumout  & !\fbwhite|Add2~21_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~9_sumout ),
	.datab(!\fbwhite|Add2~1_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~21_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N42
cyclonev_lcell_comb \direction~_wirecell (
// Equation(s):
// \direction~_wirecell_combout  = ( !\direction~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\direction~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\direction~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \direction~_wirecell .extended_lut = "off";
defparam \direction~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \direction~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N30
cyclonev_lcell_comb \lineswhite|x[0]~feeder (
// Equation(s):
// \lineswhite|x[0]~feeder_combout  = \lineswhite|b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lineswhite|b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[0]~feeder .extended_lut = "off";
defparam \lineswhite|x[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lineswhite|x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N32
dffeas \lineswhite|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[0]~feeder_combout ),
	.asdata(\lineswhite|a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[0] .is_wysiwyg = "true";
defparam \lineswhite|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N9
cyclonev_lcell_comb \lineswhite|x[1]~feeder (
// Equation(s):
// \lineswhite|x[1]~feeder_combout  = ( \lineswhite|b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[1]~feeder .extended_lut = "off";
defparam \lineswhite|x[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N11
dffeas \lineswhite|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[1]~feeder_combout ),
	.asdata(\lineswhite|a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[1] .is_wysiwyg = "true";
defparam \lineswhite|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N42
cyclonev_lcell_comb \lineswhite|x[2]~feeder (
// Equation(s):
// \lineswhite|x[2]~feeder_combout  = ( \lineswhite|b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[2]~feeder .extended_lut = "off";
defparam \lineswhite|x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N44
dffeas \lineswhite|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[2]~feeder_combout ),
	.asdata(\lineswhite|a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[2] .is_wysiwyg = "true";
defparam \lineswhite|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N39
cyclonev_lcell_comb \lineswhite|x[3]~feeder (
// Equation(s):
// \lineswhite|x[3]~feeder_combout  = ( \lineswhite|b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[3]~feeder .extended_lut = "off";
defparam \lineswhite|x[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N41
dffeas \lineswhite|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[3]~feeder_combout ),
	.asdata(\lineswhite|a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[3] .is_wysiwyg = "true";
defparam \lineswhite|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N24
cyclonev_lcell_comb \lineswhite|x[4]~feeder (
// Equation(s):
// \lineswhite|x[4]~feeder_combout  = ( \lineswhite|b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[4]~feeder .extended_lut = "off";
defparam \lineswhite|x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N26
dffeas \lineswhite|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[4]~feeder_combout ),
	.asdata(\lineswhite|a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[4] .is_wysiwyg = "true";
defparam \lineswhite|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N21
cyclonev_lcell_comb \lineswhite|x[5]~feeder (
// Equation(s):
// \lineswhite|x[5]~feeder_combout  = ( \lineswhite|b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[5]~feeder .extended_lut = "off";
defparam \lineswhite|x[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y73_N23
dffeas \lineswhite|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[5]~feeder_combout ),
	.asdata(\lineswhite|a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[5] .is_wysiwyg = "true";
defparam \lineswhite|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N39
cyclonev_lcell_comb \lineswhite|x[6]~feeder (
// Equation(s):
// \lineswhite|x[6]~feeder_combout  = ( \lineswhite|b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lineswhite|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lineswhite|x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lineswhite|x[6]~feeder .extended_lut = "off";
defparam \lineswhite|x[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lineswhite|x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y73_N41
dffeas \lineswhite|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lineswhite|x[6]~feeder_combout ),
	.asdata(\lineswhite|a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lineswhite|LessThan2~1_sumout ),
	.ena(\lineswhite|state~6_q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lineswhite|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lineswhite|x[6] .is_wysiwyg = "true";
defparam \lineswhite|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y74_N4
dffeas \fbwhite|hcount[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|hcount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 2;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 2;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 4095;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X39_Y74_N19
dffeas \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbwhite|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N26
dffeas \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbwhite|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N30
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( \fbwhite|Add2~13_sumout  & ( (!\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~5_sumout  & !\fbwhite|Add2~17_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y80_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X39_Y74_N23
dffeas \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbwhite|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N6
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( \fbwhite|Add2~13_sumout  & ( (!\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~17_sumout  & !\fbwhite|Add2~1_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~5_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~1_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N39
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( \fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~5_sumout  & !\fbwhite|Add2~17_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N18
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout  = ( \fbwhite|Add2~13_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~17_sumout  & (!\fbwhite|Add2~5_sumout  & (!\fbwhite|Add2~1_sumout  & !\fbwhite|Add2~9_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~1_sumout ),
	.datad(!\fbwhite|Add2~9_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N24
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout  = ( !\fbwhite|Add2~17_sumout  & ( \fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~21_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~21_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N42
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]) # ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout )) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout )))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout  & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0])))) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & (((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout )))) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & (((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0])) # (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & (((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout  & \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout ))))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h0053F0530F53FF53;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N48
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout ))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h010D0000F1FDF0F0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N32
dffeas \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbwhite|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N27
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (!\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~17_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 .lut_mask = 64'h2000000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N3
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (!\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~5_sumout  & \fbwhite|Add2~17_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 .lut_mask = 64'h0002000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N57
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( \fbwhite|Add2~9_sumout  & ( (!\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~17_sumout  & !\fbwhite|Add2~13_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~13_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N30
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout  = ( \fbwhite|Add2~5_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~17_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~1_sumout  & !\fbwhite|Add2~13_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~1_sumout ),
	.datad(!\fbwhite|Add2~13_sumout ),
	.datae(!\fbwhite|Add2~5_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N48
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout  & !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h55000F3355FF0F33;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N24
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout  = ( \fbwhite|Add2~1_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~17_sumout  & (!\fbwhite|Add2~13_sumout  & (!\fbwhite|Add2~9_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~13_sumout ),
	.datac(!\fbwhite|Add2~9_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~1_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N3
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~5_sumout  & (!\fbwhite|Add2~9_sumout  & \fbwhite|Add2~17_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~9_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 .lut_mask = 64'h0010000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N42
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout  = ( \fbwhite|Add2~17_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~21_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~21_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N30
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~5_sumout  & (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~17_sumout  & \fbwhite|Add2~1_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~5_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~1_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 .lut_mask = 64'h0040000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N30
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]))) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) ) ) # ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]))) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y74_N22
dffeas \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fbwhite|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N6
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~17_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~5_sumout  & \fbwhite|Add2~1_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~1_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 .lut_mask = 64'h0020000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N21
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout  = ( !\fbwhite|Add2~17_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~5_sumout  & !\fbwhite|Add2~21_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~21_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 .lut_mask = 64'h0100000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N42
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout  = ( \fbwhite|Add2~9_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (!\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~21_sumout  & \fbwhite|Add2~17_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~5_sumout ),
	.datab(!\fbwhite|Add2~1_sumout ),
	.datac(!\fbwhite|Add2~21_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~9_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N15
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( \fbwhite|Add2~5_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~17_sumout  & !\fbwhite|Add2~13_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~13_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N12
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout )) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout ))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h55330F0055330FFF;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N57
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout  = ( !\fbwhite|Add2~21_sumout  & ( !\fbwhite|Add2~17_sumout  & ( (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~13_sumout  & \fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~9_sumout ),
	.datab(!\fbwhite|Add2~1_sumout ),
	.datac(!\fbwhite|Add2~13_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 .lut_mask = 64'h0080000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N54
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w [3] = ( !\fbwhite|Add2~13_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~17_sumout  & (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~1_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~1_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] .lut_mask = 64'h8000000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode409w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N36
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~17_sumout  & !\fbwhite|Add2~1_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~9_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~1_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 .lut_mask = 64'h0800000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N51
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( !\fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~5_sumout  & (!\fbwhite|Add2~9_sumout  & \fbwhite|Add2~17_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~9_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 .lut_mask = 64'h0020000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N54
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]) # (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout  & !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) ) ) # ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h303F303F50505F5F;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N6
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h0303F3F3505F505F;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y75_N36
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout  = ( \fbwhite|Add2~21_sumout  & ( \fbwhite|Add2~17_sumout  & ( (!\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~13_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~13_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N9
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout  = ( !\fbwhite|Add2~9_sumout  & ( \fbwhite|Add2~1_sumout  & ( (\fbwhite|Add2~21_sumout  & (\fbwhite|Add2~17_sumout  & (!\fbwhite|Add2~5_sumout  & !\fbwhite|Add2~13_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~21_sumout ),
	.datab(!\fbwhite|Add2~17_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~13_sumout ),
	.datae(!\fbwhite|Add2~9_sumout ),
	.dataf(!\fbwhite|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N12
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout  = ( !\fbwhite|Add2~5_sumout  & ( \fbwhite|Add2~21_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~13_sumout  & \fbwhite|Add2~17_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~13_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~5_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N6
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout  = ( !\fbwhite|Add2~1_sumout  & ( \fbwhite|Add2~9_sumout  & ( (\fbwhite|Add2~21_sumout  & (\fbwhite|Add2~17_sumout  & (!\fbwhite|Add2~13_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~21_sumout ),
	.datab(!\fbwhite|Add2~17_sumout ),
	.datac(!\fbwhite|Add2~13_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~1_sumout ),
	.dataf(!\fbwhite|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N36
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout ))) ) ) ) # ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout ))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .lut_mask = 64'h272727270055AAFF;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N12
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( \fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~17_sumout  & (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~1_sumout  & \fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~1_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 .lut_mask = 64'h0000000000800000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N27
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( \fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~9_sumout  & !\fbwhite|Add2~17_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~9_sumout ),
	.datad(!\fbwhite|Add2~17_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N0
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout  = ( !\fbwhite|Add2~17_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~21_sumout  & !\fbwhite|Add2~9_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~21_sumout ),
	.datad(!\fbwhite|Add2~9_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 .lut_mask = 64'h0100000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N6
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout  = ( !\fbwhite|Add2~17_sumout  & ( \fbwhite|Add2~5_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~21_sumout  & !\fbwhite|Add2~13_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~21_sumout ),
	.datad(!\fbwhite|Add2~13_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N42
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout )) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ) ) ) ) # ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout ))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .lut_mask = 64'h272700AA272755FF;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N27
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout  = ( \fbwhite|Add2~17_sumout  & ( \fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~9_sumout  & !\fbwhite|Add2~13_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~9_sumout ),
	.datad(!\fbwhite|Add2~13_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N33
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout  = ( \fbwhite|Add2~17_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (!\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~5_sumout  & \fbwhite|Add2~21_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~21_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 .lut_mask = 64'h0000000800000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N3
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout  = ( \fbwhite|Add2~5_sumout  & ( \fbwhite|Add2~21_sumout  & ( (!\fbwhite|Add2~13_sumout  & (!\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~17_sumout  & \fbwhite|Add2~1_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~13_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~1_sumout ),
	.datae(!\fbwhite|Add2~5_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 .lut_mask = 64'h0000000000000008;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y80_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N42
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( \fbwhite|Add2~21_sumout  & ( (\fbwhite|Add2~17_sumout  & (\fbwhite|Add2~5_sumout  & (\fbwhite|Add2~1_sumout  & \fbwhite|Add2~9_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~5_sumout ),
	.datac(!\fbwhite|Add2~1_sumout ),
	.datad(!\fbwhite|Add2~9_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 .lut_mask = 64'h0000000000010000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N18
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout ) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout ) ) ) ) # ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N33
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout  = ( \fbwhite|Add2~21_sumout  & ( !\fbwhite|Add2~5_sumout  & ( (!\fbwhite|Add2~17_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~13_sumout  & !\fbwhite|Add2~1_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~17_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~13_sumout ),
	.datad(!\fbwhite|Add2~1_sumout ),
	.datae(!\fbwhite|Add2~21_sumout ),
	.dataf(!\fbwhite|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N48
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout  = ( !\fbwhite|Add2~17_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (!\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~9_sumout  & (\fbwhite|Add2~21_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~21_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 .lut_mask = 64'h0800000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N36
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout  = ( !\fbwhite|Add2~13_sumout  & ( \fbwhite|Add2~21_sumout  & ( (\fbwhite|Add2~1_sumout  & (\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~17_sumout  & !\fbwhite|Add2~5_sumout ))) ) ) )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~17_sumout ),
	.datad(!\fbwhite|Add2~5_sumout ),
	.datae(!\fbwhite|Add2~13_sumout ),
	.dataf(!\fbwhite|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N16
dffeas \fbwhite|hcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[5] .is_wysiwyg = "true";
defparam \fbwhite|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount [5],\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N39
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout  = ( !\fbwhite|Add2~17_sumout  & ( !\fbwhite|Add2~13_sumout  & ( (\fbwhite|Add2~1_sumout  & (!\fbwhite|Add2~9_sumout  & (!\fbwhite|Add2~5_sumout  & \fbwhite|Add2~21_sumout ))) ) ) 
// )

	.dataa(!\fbwhite|Add2~1_sumout ),
	.datab(!\fbwhite|Add2~9_sumout ),
	.datac(!\fbwhite|Add2~5_sumout ),
	.datad(!\fbwhite|Add2~21_sumout ),
	.datae(!\fbwhite|Add2~17_sumout ),
	.dataf(!\fbwhite|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 .lut_mask = 64'h0040000000000000;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\fbwhite|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fbwhite|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\direction~_wirecell_combout }),
	.portaaddr({\fbwhite|Add2~45_sumout ,\fbwhite|Add2~41_sumout ,\fbwhite|Add2~37_sumout ,\fbwhite|Add2~33_sumout ,\fbwhite|Add2~29_sumout ,\fbwhite|Add2~25_sumout ,\lineswhite|x [6],\lineswhite|x [5],\lineswhite|x [4],\lineswhite|x [3],\lineswhite|x [2],\lineswhite|x [1],\lineswhite|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fbwhite|Add4~45_sumout ,\fbwhite|Add4~41_sumout ,\fbwhite|Add4~37_sumout ,\fbwhite|Add4~33_sumout ,\fbwhite|Add4~29_sumout ,\fbwhite|Add4~25_sumout ,\fbwhite|hcount [7],\fbwhite|hcount [6],\fbwhite|hcount[5]~DUPLICATE_q ,\fbwhite|hcount [4],\fbwhite|hcount [3],\fbwhite|hcount [2],
\fbwhite|hcount[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "VGA_framebuffer:fbwhite|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 1;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N24
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout ))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout ))) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout ) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout ) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y74_N0
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout )) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout )) # 
// (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  & \fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .lut_mask = 64'h0033550FFF33550F;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N36
cyclonev_lcell_comb \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  = ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [5]) # ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & 
// !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [4]))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( 
// (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [5] & (((\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [4])))) # (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [5] & (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b 
// [3] & (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [4]))) ) ) ) # ( \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [4] & ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [5]) # 
// ((!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( 
// !\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( (\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [5] & (!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & !\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [4]))) ) ) )

	.dataa(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.datad(!\fbwhite|framebuffer_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.dataf(!\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h0400AE0004AAAEAA;
defparam \fbwhite|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N28
dffeas \fbwhite|hcount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[9] .is_wysiwyg = "true";
defparam \fbwhite|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y74_N31
dffeas \fbwhite|hcount[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fbwhite|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|hcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|hcount[10] .is_wysiwyg = "true";
defparam \fbwhite|hcount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N21
cyclonev_lcell_comb \fbwhite|Equal3~0 (
// Equation(s):
// \fbwhite|Equal3~0_combout  = ( \fbwhite|vcount [7] & ( (\fbwhite|vcount [8] & (\fbwhite|vcount[6]~DUPLICATE_q  & \fbwhite|vcount [5])) ) )

	.dataa(!\fbwhite|vcount [8]),
	.datab(!\fbwhite|vcount[6]~DUPLICATE_q ),
	.datac(!\fbwhite|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fbwhite|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal3~0 .extended_lut = "off";
defparam \fbwhite|Equal3~0 .lut_mask = 64'h0000000001010101;
defparam \fbwhite|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N36
cyclonev_lcell_comb \fbwhite|VGA_BLANK_n~0 (
// Equation(s):
// \fbwhite|VGA_BLANK_n~0_combout  = ( !\fbwhite|hcount [0] & ( (((\fbwhite|VGA_BLANK_n~q ))) ) ) # ( \fbwhite|hcount [0] & ( (!\fbwhite|vcount [9] & (!\fbwhite|Equal3~0_combout  & ((!\fbwhite|hcount [10]) # ((!\fbwhite|hcount [9] & !\fbwhite|hcount [8]))))) 
// ) )

	.dataa(!\fbwhite|hcount [9]),
	.datab(!\fbwhite|hcount [8]),
	.datac(!\fbwhite|hcount [10]),
	.datad(!\fbwhite|vcount [9]),
	.datae(!\fbwhite|hcount [0]),
	.dataf(!\fbwhite|Equal3~0_combout ),
	.datag(!\fbwhite|VGA_BLANK_n~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|VGA_BLANK_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|VGA_BLANK_n~0 .extended_lut = "on";
defparam \fbwhite|VGA_BLANK_n~0 .lut_mask = 64'h0F0FF8000F0F0000;
defparam \fbwhite|VGA_BLANK_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y74_N37
dffeas \fbwhite|VGA_BLANK_n (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fbwhite|VGA_BLANK_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fbwhite|VGA_BLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fbwhite|VGA_BLANK_n .is_wysiwyg = "true";
defparam \fbwhite|VGA_BLANK_n .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y74_N42
cyclonev_lcell_comb \fbwhite|VGA_HS~0 (
// Equation(s):
// \fbwhite|VGA_HS~0_combout  = ( !\fbwhite|hcount [7] & ( \fbwhite|hcount[5]~DUPLICATE_q  & ( (\fbwhite|hcount [8] & (!\fbwhite|hcount[9]~DUPLICATE_q  & \fbwhite|hcount[10]~DUPLICATE_q )) ) ) ) # ( !\fbwhite|hcount [7] & ( !\fbwhite|hcount[5]~DUPLICATE_q  & 
// ( (\fbwhite|hcount [6] & (\fbwhite|hcount [8] & (!\fbwhite|hcount[9]~DUPLICATE_q  & \fbwhite|hcount[10]~DUPLICATE_q ))) ) ) )

	.dataa(!\fbwhite|hcount [6]),
	.datab(!\fbwhite|hcount [8]),
	.datac(!\fbwhite|hcount[9]~DUPLICATE_q ),
	.datad(!\fbwhite|hcount[10]~DUPLICATE_q ),
	.datae(!\fbwhite|hcount [7]),
	.dataf(!\fbwhite|hcount[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|VGA_HS~0 .extended_lut = "off";
defparam \fbwhite|VGA_HS~0 .lut_mask = 64'h0010000000300000;
defparam \fbwhite|VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N15
cyclonev_lcell_comb \fbwhite|Equal3~1 (
// Equation(s):
// \fbwhite|Equal3~1_combout  = ( !\fbwhite|vcount [9] & ( (\fbwhite|Equal1~0_combout  & (!\fbwhite|vcount [2] & (\fbwhite|vcount [1] & \fbwhite|Equal3~0_combout ))) ) )

	.dataa(!\fbwhite|Equal1~0_combout ),
	.datab(!\fbwhite|vcount [2]),
	.datac(!\fbwhite|vcount [1]),
	.datad(!\fbwhite|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\fbwhite|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fbwhite|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fbwhite|Equal3~1 .extended_lut = "off";
defparam \fbwhite|Equal3~1 .lut_mask = 64'h0004000400000000;
defparam \fbwhite|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
