# Fri Mar 22 17:09:32 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 171MB)

@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\scattertrig.v":13:66:13:83|Tristate driver trig_out_150ns_lat (in view: work.ScatterTrig(verilog)) on net trig_out_150ns_lat (in view: work.ScatterTrig(verilog)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\scattertrig.v":13:48:13:64|Tristate driver trig_out_50ns_lat (in view: work.ScatterTrig(verilog)) on net trig_out_50ns_lat (in view: work.ScatterTrig(verilog)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\scattertrig.v":13:34:13:45|Tristate driver trig_out_lat (in view: work.ScatterTrig(verilog)) on net trig_out_lat (in view: work.ScatterTrig(verilog)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\scattertrig.v":13:20:13:31|Tristate driver trig_out_dir (in view: work.ScatterTrig(verilog)) on net trig_out_dir (in view: work.ScatterTrig(verilog)) has its enable tied to GND.
@N: BN115 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_priority_arbiter.vhd":76:4:76:7|Removing instance ENC2 (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:work.trb_net_priority_encoder_8(trb_net_priority_encoder_arch) because it does not drive other instances.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[1] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[2] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[3] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[4] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[5] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[6] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[7] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[8] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[9] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[10] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.trb_net16_io_multiplexer_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_io_multiplexer_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf5_1(trb_net_sbuf5_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf5(trb_net_sbuf5_arch) (flattening)


Dissolving instances under view:work.trb_net16_term_buf(trb_net16_term_buf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_3_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch) (flattening)

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":3087:5:3087:6|Removing sequential instance refclkdiv2_tx_ch (in view: work.sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(sfp_1_200_int_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":333:9:333:24|Removing sequential instance THE_MEDIA_UPLINK.PROC_SCI\.sci_read_shift_i[2:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "11" on instance THE_RESET_HANDLER.final_reset[1:0].
@N: FX493 |Applying initial value "00" on instance THE_RESET_HANDLER.trb_reset_pulse[1:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0].
@N: FX493 |Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_READ_OUT[7:0].
@N: FX493 |Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[7:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0].
@N: FX493 |Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0].
@N: FX493 |Applying initial value "00" on instance THE_TOOLS.THE_FLASH_REGS.next_parse_state[6:7].
@N: FX493 |Applying initial value "000001" on instance THE_TOOLS.THE_FLASH_REGS.READ_PAGE_TO_RAM\.next_read_page_state[0:5].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_FLASH_REGS.PARSE\.parse_feedback[31:0].
@N: FX493 |Applying initial value "000000000000000000000001" on instance THE_TOOLS.THE_FLASH_REGS.sync\.wait_counter[23:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SED.proc_reg\.control_i[31:0].
@N: FX493 |Applying initial value "0000000111" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.wait_cycles[9:0].
@N: FX493 |Applying initial value "100000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.word_length[5:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.clear_reg[15:0].
@N: FX493 |Applying initial value "0000000000000001" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.chipselect_reg[15:0].
@N: FX493 |Applying initial value "0000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[3:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_2[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_1[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.stretch_inp[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence2[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence1[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.invert[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_4[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_3[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0].
@N: FX493 |Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0].
@N: FX493 |Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.seqnr[7:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.saved_packet_type[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_INT_DATA_OUT[15:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_INFORMATION_OUT[23:0].
@N: FX493 |Applying initial value "0000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_TYPE_OUT[3:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_NUMBER_OUT[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_CODE_OUT[7:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_TRG_ERROR_PATTERN_IN[31:1].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.INT_PACKET_NUM_OUT[2:0].
@N: FX493 |Applying initial value "1111001100000101" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.buf_ADDRESS_OUT[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "100" on instance THE_ENDPOINT.THE_ENDPOINT.MPLEX.current_mux_packet_number[2:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_READ_OUT[5:0].
@N: FX493 |Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_WRITE_OUT[5:0].
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000" on instance THE_RDO_STAT\.trig_mask[47:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 180MB peak: 186MB)

@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_working[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_working[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_idle[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_waiting[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_idle[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_almost_full[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.the_stat_proc\.timer_fifo_almost_full_0[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\leds.v":35:0:35:5|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance ScatterTrigger.Blink.count[31:0] 
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":332:9:332:25|Sequential instance THE_MEDIA_UPLINK.PROC_SCI.sci_write_shift_i[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[30] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[29] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[28] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[27] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[31] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[30] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[29] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[28] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[23] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[15] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[14] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[13] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[12] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
Encoding state machine CURRENT_STATE[0:9] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Found counter in view:work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp) instance timing_ctr[28:2] 
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Boundary register med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Boundary register med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine cs[0:5] (in view: work.rx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine cs[0:4] (in view: work.tx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(tx_reset_sm_arch))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine STATE[0:15] (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
original code -> new code
   00000000000000001 -> 0000000000000001
   00000000000000010 -> 0000000000000010
   00000000000000100 -> 0000000000000100
   00000000000001000 -> 0000000000001000
   00000000000010000 -> 0000000000010000
   00000000000100000 -> 0000000000100000
   00000000001000000 -> 0000000001000000
   00000000010000000 -> 0000000010000000
   00000000100000000 -> 0000000100000000
   00000001000000000 -> 0000001000000000
   00000010000000000 -> 0000010000000000
   00000100000000000 -> 0000100000000000
   00010000000000000 -> 0001000000000000
   00100000000000000 -> 0010000000000000
   01000000000000000 -> 0100000000000000
   10000000000000000 -> 1000000000000000
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":614:28:614:45|Found 8 by 8 bit equality operator ('==') data_done_x (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
Encoding state machine CURRENT_STATE[0:5] (in view: work.spi_databus_memory(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine parse_state[0:18] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine read_page_state[0:7] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":139:11:139:23|Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.pages_to_read[31:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":138:7:138:23|Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.registers_to_read[31:0] 
@N: MF179 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":444:15:444:78|Found 8 by 8 bit equality operator ('==') PARSE\.un27_pop_page_data_word (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
@N: MF179 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":285:11:285:56|Found 8 by 8 bit equality operator ('==') POP_PAGE_DATA\.un15_pop_page_nobytes_pushed (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
Encoding state machine state[0:7] (in view: work.sedcheck(sed_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":64:9:64:21|Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.error_counter[7:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":63:9:63:19|Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.run_counter[7:0] 
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[10] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[9] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[8] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[7] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[6] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[5] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[3] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[2] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[1] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[0] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine fsm_state[0:6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   10000000 -> 1000000
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[31] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[30] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[29] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[28] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[27] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[26] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[25] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[24] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[23] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[22] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[21] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[20] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[19] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[18] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[17] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[16] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[15] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[14] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[13] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[12] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[11] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[10] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[9] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[8] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[7] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[5] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[4] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[3] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[2] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[1] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[0] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":37:9:37:16|Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.ram_addr[4:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":51:9:51:18|Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.time_count[9:0] 
@N: MF135 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":27:7:27:12|RAM THE_CONTROL\.enable[0:31] (in view: work.input_to_trigger_logic_record_32_4(input_to_trigger_logic_arch)) is 4 words by 32 bits.
Encoding state machine state[0:2] (in view: work.input_statistics_36_0_1(input_statistics_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":212:9:212:20|Found 32 by 32 bit equality operator ('==') proc_ctrl\.un3_timer (in view: work.input_statistics_36_0_1(input_statistics_arch))
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance GEN_IBUF\.THE_IBUF.current_rec_buffer_size_out[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_1layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Removing sequential instance genINITOBUF2\.gen_INITOBUF3\.INITOBUF.buf_MED_DATA_OUT[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_1layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":212:46:212:90|Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance GEN_IBUF\.THE_IBUF.current_rec_buffer_size_out[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Removing sequential instance genINITOBUF2\.gen_INITOBUF3\.INITOBUF.buf_MED_DATA_OUT[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":212:46:212:90|Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":657:21:657:93|Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":657:21:657:93|Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[15] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[14] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[13] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[12] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[11] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[10] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[9] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[8] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[7] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[6] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[4] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F1[3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[15] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[14] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[13] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[12] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[11] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[10] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[9] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[8] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[7] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[6] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[2] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Removing sequential instance registered_trailer_F2[1] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":224:8:224:9|Removing sequential instance reg_TRG_INFORMATION_OUT[16] (in view: work.trb_net16_trigger_1_1(trb_net16_trigger_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":224:8:224:9|Removing sequential instance reg_TRG_INFORMATION_OUT[17] (in view: work.trb_net16_trigger_1_1(trb_net16_trigger_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":224:8:224:9|Removing sequential instance reg_TRG_INFORMATION_OUT[18] (in view: work.trb_net16_trigger_1_1(trb_net16_trigger_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":224:8:224:9|Removing sequential instance reg_TRG_INFORMATION_OUT[19] (in view: work.trb_net16_trigger_1_1(trb_net16_trigger_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":224:8:224:9|Removing sequential instance reg_TRG_INFORMATION_OUT[20] (in view: work.trb_net16_trigger_1_1(trb_net16_trigger_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":224:8:224:9|Removing sequential instance reg_TRG_INFORMATION_OUT[21] (in view: work.trb_net16_trigger_1_1(trb_net16_trigger_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":224:8:224:9|Removing sequential instance reg_TRG_INFORMATION_OUT[22] (in view: work.trb_net16_trigger_1_1(trb_net16_trigger_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log E:\FPGA\trigger_FPGA_MUSE\trig_MUSE__Cosmic_orAll\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":98:6:98:7|There are no possible illegal states for state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":281:15:281:56|Found 8 by 8 bit equality operator ('==') gen_check\.PROC_compare\.un20_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":278:15:278:53|Found 16 by 16 bit equality operator ('==') gen_check\.PROC_compare\.un15_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
Encoding state machine current_state[0:18] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_regio.vhd":885:6:885:7|Found counter in view:work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch) instance global_time_i[31:0] 
Encoding state machine state[0:4] (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_addresses.vhd":138:17:138:43|Found 16 by 16 bit equality operator ('==') proc_read_id\.un29_clk_en (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
Encoding state machine state[0:13] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch))
original code -> new code
   0000001 -> 00
   0000100 -> 01
   0001000 -> 10
   1000000 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":352:2:352:3|There are no possible illegal states for state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":519:33:519:62|Found 16 by 16 bit equality operator ('==') un1_next_trg_num_match (in view: work.handler_lvl1_1(handler_lvl1_arch))
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.
Encoding state machine current_lvl1_state[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state_0[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[0:5] (in view: work.handler_ipu_1(handler_ipu_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_ipu.vhd":224:8:224:9|Found counter in view:work.handler_ipu_1(handler_ipu_arch) instance gen_fifo_read\.0\.PROC_DAT_FIFO_COUNT\.dat_fifo_read_length_0[15:0] 
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_ipu.vhd":152:15:152:59|Found 16 by 16 bit equality operator ('==') THE_FSM\.un5_last_hdr_fifo_valid_read (in view: work.handler_ipu_1(handler_ipu_arch))

Starting factoring (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:16s; Memory used current: 204MB peak: 205MB)

@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\retrigger.v":17:2:17:7|Boundary register ScatterTrigger.ps6.iretrig.retrigger\[46\]\.retr[46] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\retrigger.v":17:2:17:7|Boundary register ScatterTrigger.ps6.iretrig.retrigger\[47\]\.retr[47] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\retrigger.v":24:2:24:7|Boundary register ScatterTrigger.ps6.iretrig.retrigger\[47\]\.fin[47] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\retrigger.v":24:2:24:7|Boundary register ScatterTrigger.ps6.iretrig.retrigger\[46\]\.fin[46] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[5] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[4] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[3] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[2] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[46\]\.Dline.res[6] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[5] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[4] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[3] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[2] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\source\delaybit.v":14:0:14:5|Boundary register ScatterTrigger.ps6.leadEdgeDelay.Bitwise_Delay\[47\]\.Dline.res[6] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 264MB peak: 265MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:36s; Memory used current: 264MB peak: 272MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:37s; Memory used current: 264MB peak: 272MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:51s; Memory used current: 244MB peak: 301MB)

@W: FX528 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|Pushed in register current_multiplicity.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":236:33:236:53|Pipelining module un1_buf_IPU_LENGTH_IN[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":228:6:228:7|Pushed in register buf_IPU_LENGTH_IN[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pushed in register registered_header_F2[15:0].
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":484:40:484:62|Pipelining module un1_page_number[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":81:7:81:17|Pushed in register page_number.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":87:7:87:23|Pushed in register trigger_read_page.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":61:7:61:19|Pushed in register spi_ncs_latch.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":451:25:451:40|Pipelining module un1_parse_counter[0:7]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":134:7:134:19|Pushed in register parse_counter.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":271:29:271:48|Pipelining module un1_pop_page_position[0:7]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":96:7:96:23|Pushed in register pop_page_position.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":533:28:533:49|Pipelining module un1_trigger_edge_count[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":528:2:528:3|Pushed in register trigger_edge_count[15:0].
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":211:15:211:23|Pipelining module un1_timer[32:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":67:7:67:11|Pushed in register timer.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":71:7:71:11|Pushed in register state[0:2].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":45:7:45:12|Pushed in register enable.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":46:7:46:12|Pushed in register invert.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":47:7:47:10|Pushed in register rate.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":19:4:19:11|Pushed in register DATA_OUT.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":40:7:40:26|Pushed in register trigger_fifo_channel.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":32:7:32:13|Pushed in register inp_reg[35:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":68:7:68:14|Pushed in register word_cnt.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":33:7:33:18|Pushed in register inp_reg_last[31:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":55:7:55:17|Pushed in register fifo_in_sel[4:0].
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":214:22:214:33|Pipelining module un1_word_cnt[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":68:7:68:14|Pushed in register word_cnt.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:01m:19s; Memory used current: 256MB peak: 301MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:32s; CPU Time elapsed 0h:02m:18s; Memory used current: 257MB peak: 301MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:02m:21s; Memory used current: 252MB peak: 301MB)


Finished preparing to map (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:02m:38s; Memory used current: 251MB peak: 301MB)

@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).

Finished technology mapping (Real Time elapsed 0h:02m:03s; CPU Time elapsed 0h:02m:57s; Memory used current: 288MB peak: 333MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:03m:02s		    -7.66ns		8480 /      7773
   2		0h:03m:03s		    -7.64ns		8335 /      7773
   3		0h:03m:04s		    -7.64ns		8334 /      7773
@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Replicating instance THE_RESET_HANDLER.final_reset[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 844 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":42:7:42:15|Replicating instance THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.THE_CONTROL\.reset_cnt (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 768 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_2_7[3] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_8[3] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[4] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[2] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[18] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[5] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[21] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[13] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[3] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[30] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[28] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[10] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[24] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 36 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[22] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[6] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[20] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[11] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[27] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[16] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[23] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[7] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[17] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[31] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[15] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[29] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[25] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[9] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[19] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[14] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[12] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[26] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":198:0:198:11|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[8] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 35 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_2_7[4] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 16 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Replicating instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_8[4] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full.vhd":314:6:314:7|Replicating instance THE_ENDPOINT.THE_ENDPOINT.reset_no_link (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 653 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Replicating instance THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_0[33] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Replicating instance THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_0[34] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Replicating instance THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[32] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 108 Registers via timing driven replication
Added 102 LUTs via timing driven replication

   4		0h:03m:18s		    -1.53ns		8436 /      7881
   5		0h:03m:19s		    -1.15ns		8438 /      7881
   6		0h:03m:20s		    -1.15ns		8447 /      7881
   7		0h:03m:22s		    -1.15ns		8449 /      7881
@N: FX271 :|Replicating instance THE_MAIN_PLL.pll_lock_i (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 49 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":3062:5:3062:6|Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.refclkdiv2_rx_ch1 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 5 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1751:3:1751:4|Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.cs[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1751:3:1751:4|Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.cs[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   8		0h:03m:25s		    -1.13ns		8447 /      7884
   9		0h:03m:25s		    -1.13ns		8448 /      7884

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:38s; CPU Time elapsed 0h:03m:29s; Memory used current: 288MB peak: 333MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram_1[31:0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram[31:0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Generating RAM THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.THE_STAT_RAM.ram_1[15:0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trb3\base\code\trb3_tools.vhd":297:26:297:59|Generating RAM THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence_enable[10:0]
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_7_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_6_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_5_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_4_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_3_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_2_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_1_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_0_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:03m:34s; CPU Time elapsed 0h:04m:17s; Memory used current: 295MB peak: 333MB)

@N: MT611 :|Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_rx_ch1_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_tx_ch_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

49 non-gated/non-generated clock tree(s) driving 663 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 8073 clock pin(s) of sequential element(s)
0 instances converted, 8073 sequential instances remain driven by gated/generated clocks

==================================================================== Non-Gated/Non-Generated Clocks =====================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0004       CLK_PCLK_RIGHT                                              port                   460        ScatterTrigger.OutpA_1[0]                                
@K:CKID0005       THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.PCSD_INST     PCSD                   110        THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      
@K:CKID0006       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[0\]\.retr[0]       
@K:CKID0007       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[10\]\.retr[10]     
@K:CKID0008       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[11\]\.retr[11]     
@K:CKID0009       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[12\]\.retr[12]     
@K:CKID0010       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[13\]\.retr[13]     
@K:CKID0011       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[14\]\.retr[14]     
@K:CKID0012       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[15\]\.retr[15]     
@K:CKID0013       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[16\]\.retr[16]     
@K:CKID0014       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[17\]\.retr[17]     
@K:CKID0015       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[18\]\.retr[18]     
@K:CKID0016       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[19\]\.retr[19]     
@K:CKID0017       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[1\]\.retr[1]       
@K:CKID0018       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[20\]\.retr[20]     
@K:CKID0019       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[21\]\.retr[21]     
@K:CKID0020       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[22\]\.retr[22]     
@K:CKID0021       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[23\]\.retr[23]     
@K:CKID0022       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[24\]\.retr[24]     
@K:CKID0023       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[25\]\.retr[25]     
@K:CKID0024       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[26\]\.retr[26]     
@K:CKID0025       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[27\]\.retr[27]     
@K:CKID0026       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[28\]\.retr[28]     
@K:CKID0027       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[29\]\.retr[29]     
@K:CKID0028       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[2\]\.retr[2]       
@K:CKID0029       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[30\]\.retr[30]     
@K:CKID0030       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[31\]\.retr[31]     
@K:CKID0031       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[32\]\.retr[32]     
@K:CKID0032       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[33\]\.retr[33]     
@K:CKID0033       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[34\]\.retr[34]     
@K:CKID0034       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[35\]\.retr[35]     
@K:CKID0035       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[36\]\.retr[36]     
@K:CKID0036       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[37\]\.retr[37]     
@K:CKID0037       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[38\]\.retr[38]     
@K:CKID0038       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[39\]\.retr[39]     
@K:CKID0039       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[3\]\.retr[3]       
@K:CKID0040       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[40\]\.retr[40]     
@K:CKID0041       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[41\]\.retr[41]     
@K:CKID0042       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[42\]\.retr[42]     
@K:CKID0043       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[43\]\.retr[43]     
@K:CKID0044       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[44\]\.retr[44]     
@K:CKID0045       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[45\]\.retr[45]     
@K:CKID0046       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[4\]\.retr[4]       
@K:CKID0047       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[5\]\.retr[5]       
@K:CKID0048       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[6\]\.retr[6]       
@K:CKID0049       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[7\]\.retr[7]       
@K:CKID0050       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[8\]\.retr[8]       
@K:CKID0051       INP[47:0]                                                   port                   2          ScatterTrigger.ps6.iretrig.retrigger\[9\]\.retr[9]       
@K:CKID0052       TRIGGER_LEFT                                                port                   1          THE_ENDPOINT.THE_ENDPOINT.THE_LVL1_HANDLER.tmg_edge_async
=========================================================================================================================================================================
==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                    Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       THE_MAIN_PLL.PLLInst_0     EHXPLLF                7974       THE_RDO\.readout_tx_0\.busy_release                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       THE_MAIN_PLL.PLLInst_0     EHXPLLF                96         THE_RESET_HANDLER.async_pulse                      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       ScatterTrigger.fire        ORCALUT4               3          ScatterTrigger.Latch.ireg.input_reg\[0\]\.C[0]     No clocks found on inputs                                                                                                     
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:03m:41s; CPU Time elapsed 0h:04m:22s; Memory used current: 216MB peak: 333MB)

Writing Analyst data base E:\FPGA\trigger_FPGA_MUSE\trig_MUSE__Cosmic_orAll\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:03m:53s; CPU Time elapsed 0h:04m:29s; Memory used current: 285MB peak: 333MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: E:\FPGA\trigger_FPGA_MUSE\trig_MUSE__Cosmic_orAll\project\trb3_periph_blank\blank_trb3_periph_blank.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:04m:08s; CPU Time elapsed 0h:04m:36s; Memory used current: 299MB peak: 333MB)


Start final timing analysis (Real Time elapsed 0h:04m:12s; CPU Time elapsed 0h:04m:39s; Memory used current: 288MB peak: 333MB)

Warning: Found 68 combinational loops!
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
1) instance inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
2) instance inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
3) instance inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
4) instance inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
5) instance inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
6) instance inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
7) instance inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
8) instance inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
9) instance inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
10) instance inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
11) instance inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
12) instance inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
13) instance inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
14) instance inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
15) instance inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
16) instance inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
17) instance inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
18) instance inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
19) instance inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
20) instance inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
21) instance inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
22) instance inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
23) instance inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
24) instance inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
25) instance inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
26) instance inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
27) instance inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
28) instance inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
29) instance inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
30) instance inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
31) instance inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
32) instance inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
33) instance inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/A
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
34) instance inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[34]
35) instance inp_stretch_RNO_0[34] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1[34] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[34]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNI5EAV1[34]/A
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNI5EAV1[34] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNI5EAV1[34]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_N_15_mux_0
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNO_0[34]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNO_0[34] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNO_0[34]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[34]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[33]
36) instance inp_stretch_RNO_0[33] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1[33] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[33]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNIVLBC4[33]/A
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNIVLBC4[33] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNIVLBC4[33]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_N_15_mux
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNIPOHG9[33]/A
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNIPOHG9[33] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNIPOHG9[33]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_m9_8
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNO_0[33]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNO_0[33] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_RNO_0[33]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[33]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
37) instance inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
38) instance inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
39) instance inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
40) instance inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
41) instance inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
42) instance inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
43) instance inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
44) instance inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
45) instance inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
46) instance inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
47) instance inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
48) instance inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
49) instance inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
50) instance inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
51) instance inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
52) instance inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
53) instance inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
54) instance inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
55) instance inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
56) instance inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
57) instance inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
58) instance inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
59) instance inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
60) instance inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
61) instance inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
62) instance inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
63) instance inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
64) instance inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
65) instance inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
66) instance inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
67) instance inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
68) instance inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
End of loops
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":889:4:889:15|Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":752:4:752:10|Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":204:0:204:6|Blackbox SEDCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2551:0:2551:8|Blackbox PCSD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\workdir\pll_in200_out100.vhd":70:4:70:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock trb3_periph_blank|CLK_PCLK_RIGHT with period 3.49ns. Please declare a user-defined clock on object "p:CLK_PCLK_RIGHT"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[0] with period 1.56ns. Please declare a user-defined clock on object "p:INP[0]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[1] with period 1.56ns. Please declare a user-defined clock on object "p:INP[1]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[2] with period 1.56ns. Please declare a user-defined clock on object "p:INP[2]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[3] with period 1.56ns. Please declare a user-defined clock on object "p:INP[3]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[4] with period 1.56ns. Please declare a user-defined clock on object "p:INP[4]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[5] with period 1.56ns. Please declare a user-defined clock on object "p:INP[5]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[6] with period 1.56ns. Please declare a user-defined clock on object "p:INP[6]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[7] with period 1.56ns. Please declare a user-defined clock on object "p:INP[7]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[8] with period 1.56ns. Please declare a user-defined clock on object "p:INP[8]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[9] with period 1.56ns. Please declare a user-defined clock on object "p:INP[9]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[10] with period 1.56ns. Please declare a user-defined clock on object "p:INP[10]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[11] with period 1.56ns. Please declare a user-defined clock on object "p:INP[11]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[12] with period 1.56ns. Please declare a user-defined clock on object "p:INP[12]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[13] with period 1.56ns. Please declare a user-defined clock on object "p:INP[13]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[14] with period 1.56ns. Please declare a user-defined clock on object "p:INP[14]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[15] with period 1.56ns. Please declare a user-defined clock on object "p:INP[15]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[16] with period 1.56ns. Please declare a user-defined clock on object "p:INP[16]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[17] with period 1.56ns. Please declare a user-defined clock on object "p:INP[17]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[18] with period 1.56ns. Please declare a user-defined clock on object "p:INP[18]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[19] with period 1.56ns. Please declare a user-defined clock on object "p:INP[19]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[20] with period 1.56ns. Please declare a user-defined clock on object "p:INP[20]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[21] with period 1.56ns. Please declare a user-defined clock on object "p:INP[21]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[22] with period 1.56ns. Please declare a user-defined clock on object "p:INP[22]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[23] with period 1.56ns. Please declare a user-defined clock on object "p:INP[23]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[24] with period 1.56ns. Please declare a user-defined clock on object "p:INP[24]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[25] with period 1.56ns. Please declare a user-defined clock on object "p:INP[25]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[26] with period 1.56ns. Please declare a user-defined clock on object "p:INP[26]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[27] with period 1.56ns. Please declare a user-defined clock on object "p:INP[27]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[28] with period 1.56ns. Please declare a user-defined clock on object "p:INP[28]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[29] with period 1.56ns. Please declare a user-defined clock on object "p:INP[29]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[30] with period 1.56ns. Please declare a user-defined clock on object "p:INP[30]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[31] with period 1.56ns. Please declare a user-defined clock on object "p:INP[31]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[32] with period 1.56ns. Please declare a user-defined clock on object "p:INP[32]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[33] with period 1.56ns. Please declare a user-defined clock on object "p:INP[33]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[34] with period 1.56ns. Please declare a user-defined clock on object "p:INP[34]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[35] with period 1.56ns. Please declare a user-defined clock on object "p:INP[35]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[36] with period 1.56ns. Please declare a user-defined clock on object "p:INP[36]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[37] with period 1.56ns. Please declare a user-defined clock on object "p:INP[37]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[38] with period 1.56ns. Please declare a user-defined clock on object "p:INP[38]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[39] with period 1.56ns. Please declare a user-defined clock on object "p:INP[39]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[40] with period 1.56ns. Please declare a user-defined clock on object "p:INP[40]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[41] with period 1.56ns. Please declare a user-defined clock on object "p:INP[41]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[42] with period 1.56ns. Please declare a user-defined clock on object "p:INP[42]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[43] with period 1.56ns. Please declare a user-defined clock on object "p:INP[43]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[44] with period 1.56ns. Please declare a user-defined clock on object "p:INP[44]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[45] with period 1.56ns. Please declare a user-defined clock on object "p:INP[45]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[46] with period 0.58ns. Please declare a user-defined clock on object "p:INP[46]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[47] with period 0.58ns. Please declare a user-defined clock on object "p:INP[47]"
@W: MT420 |Found inferred clock ScatterTrig|fire_inferred_clock with period 1.56ns. Please declare a user-defined clock on object "n:ScatterTrigger.fire"
@W: MT420 |Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock with period 4.09ns. Please declare a user-defined clock on object "n:THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_half_clk_ch1"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOK_inferred_clock with period 3.33ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOK"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOP_inferred_clock with period 20.61ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOP"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 22 17:13:47 2019
#


Top view:               trb3_periph_blank
Requested Frequency:    48.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.636

                                                                                                       Requested      Estimated     Requested     Estimated                Clock        Clock                 
Starting Clock                                                                                         Frequency      Frequency     Period        Period        Slack      Type         Group                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrig|fire_inferred_clock                                                                        641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_52
pll_in200_out100|CLKOK_inferred_clock                                                                  300.4 MHz      255.4 MHz     3.329         3.916         -0.587     inferred     Autoconstr_clkgroup_51
pll_in200_out100|CLKOP_inferred_clock                                                                  48.5 MHz       41.3 MHz      20.606        24.242        -3.636     inferred     Autoconstr_clkgroup_0 
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     244.7 MHz      224.6 MHz     4.087         4.452         -0.365     inferred     Autoconstr_clkgroup_50
trb3_periph_blank|CLK_PCLK_RIGHT                                                                       286.7 MHz      243.7 MHz     3.487         4.103         -0.615     inferred     Autoconstr_clkgroup_1 
trb3_periph_blank|INP[0]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_49
trb3_periph_blank|INP[1]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_48
trb3_periph_blank|INP[2]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_47
trb3_periph_blank|INP[3]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_46
trb3_periph_blank|INP[4]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_45
trb3_periph_blank|INP[5]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_44
trb3_periph_blank|INP[6]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_43
trb3_periph_blank|INP[7]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_42
trb3_periph_blank|INP[8]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_41
trb3_periph_blank|INP[9]                                                                               641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_40
trb3_periph_blank|INP[10]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_39
trb3_periph_blank|INP[11]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_38
trb3_periph_blank|INP[12]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_37
trb3_periph_blank|INP[13]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_36
trb3_periph_blank|INP[14]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_35
trb3_periph_blank|INP[15]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_34
trb3_periph_blank|INP[16]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_33
trb3_periph_blank|INP[17]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_32
trb3_periph_blank|INP[18]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_31
trb3_periph_blank|INP[19]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_30
trb3_periph_blank|INP[20]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_29
trb3_periph_blank|INP[21]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_28
trb3_periph_blank|INP[22]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_27
trb3_periph_blank|INP[23]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_26
trb3_periph_blank|INP[24]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_25
trb3_periph_blank|INP[25]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_24
trb3_periph_blank|INP[26]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_23
trb3_periph_blank|INP[27]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_22
trb3_periph_blank|INP[28]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_21
trb3_periph_blank|INP[29]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_20
trb3_periph_blank|INP[30]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_19
trb3_periph_blank|INP[31]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_18
trb3_periph_blank|INP[32]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_17
trb3_periph_blank|INP[33]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_16
trb3_periph_blank|INP[34]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_15
trb3_periph_blank|INP[35]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_14
trb3_periph_blank|INP[36]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_13
trb3_periph_blank|INP[37]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_12
trb3_periph_blank|INP[38]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_11
trb3_periph_blank|INP[39]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_10
trb3_periph_blank|INP[40]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_9 
trb3_periph_blank|INP[41]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_8 
trb3_periph_blank|INP[42]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_7 
trb3_periph_blank|INP[43]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_6 
trb3_periph_blank|INP[44]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_5 
trb3_periph_blank|INP[45]                                                                              641.3 MHz      545.1 MHz     1.559         1.835         -0.275     inferred     Autoconstr_clkgroup_4 
trb3_periph_blank|INP[46]                                                                              1734.6 MHz     NA            0.577         NA            NA         inferred     Autoconstr_clkgroup_3 
trb3_periph_blank|INP[47]                                                                              1734.6 MHz     NA            0.577         NA            NA         inferred     Autoconstr_clkgroup_2 
System                                                                                                 961.6 MHz      817.3 MHz     1.040         1.224         -0.184     system       system_clkgroup       
==============================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                            Ending                                                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                              System                                                                                              |  1.040       -0.184  |  No paths    -      |  No paths    -       |  No paths    -    
System                                                                                              pll_in200_out100|CLKOP_inferred_clock                                                               |  20.606      17.088  |  No paths    -      |  No paths    -       |  No paths    -    
System                                                                                              sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       2.384   |  No paths    -      |  No paths    -       |  No paths    -    
System                                                                                              pll_in200_out100|CLKOK_inferred_clock                                                               |  3.329       2.879   |  No paths    -      |  No paths    -       |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               System                                                                                              |  20.606      10.074  |  No paths    -      |  No paths    -       |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  20.606      -3.636  |  No paths    -      |  No paths    -       |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|CLK_PCLK_RIGHT                                                                    trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  3.487       -0.615  |  No paths    -      |  1.744       -0.091  |  No paths    -    
trb3_periph_blank|INP[45]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[45]                                                                           trb3_periph_blank|INP[45]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[44]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[44]                                                                           trb3_periph_blank|INP[44]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[43]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[43]                                                                           trb3_periph_blank|INP[43]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[42]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[42]                                                                           trb3_periph_blank|INP[42]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[41]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[41]                                                                           trb3_periph_blank|INP[41]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[40]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[40]                                                                           trb3_periph_blank|INP[40]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[39]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[39]                                                                           trb3_periph_blank|INP[39]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[38]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[38]                                                                           trb3_periph_blank|INP[38]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[37]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[37]                                                                           trb3_periph_blank|INP[37]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[36]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[36]                                                                           trb3_periph_blank|INP[36]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[35]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[35]                                                                           trb3_periph_blank|INP[35]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[34]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[34]                                                                           trb3_periph_blank|INP[34]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[33]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[33]                                                                           trb3_periph_blank|INP[33]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[32]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[32]                                                                           trb3_periph_blank|INP[32]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[31]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[31]                                                                           trb3_periph_blank|INP[31]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[30]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[30]                                                                           trb3_periph_blank|INP[30]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[29]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[29]                                                                           trb3_periph_blank|INP[29]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[28]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[28]                                                                           trb3_periph_blank|INP[28]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[27]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[27]                                                                           trb3_periph_blank|INP[27]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[26]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[26]                                                                           trb3_periph_blank|INP[26]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[25]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[25]                                                                           trb3_periph_blank|INP[25]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[24]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[24]                                                                           trb3_periph_blank|INP[24]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[23]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[23]                                                                           trb3_periph_blank|INP[23]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[22]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[22]                                                                           trb3_periph_blank|INP[22]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[21]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[21]                                                                           trb3_periph_blank|INP[21]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[20]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[20]                                                                           trb3_periph_blank|INP[20]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[19]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[19]                                                                           trb3_periph_blank|INP[19]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[18]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[18]                                                                           trb3_periph_blank|INP[18]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[17]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[17]                                                                           trb3_periph_blank|INP[17]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[16]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[16]                                                                           trb3_periph_blank|INP[16]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[15]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[15]                                                                           trb3_periph_blank|INP[15]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[14]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[14]                                                                           trb3_periph_blank|INP[14]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[13]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[13]                                                                           trb3_periph_blank|INP[13]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[12]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[12]                                                                           trb3_periph_blank|INP[12]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[11]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[11]                                                                           trb3_periph_blank|INP[11]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[10]                                                                           trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[10]                                                                           trb3_periph_blank|INP[10]                                                                           |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[9]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[9]                                                                            trb3_periph_blank|INP[9]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[8]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[8]                                                                            trb3_periph_blank|INP[8]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[7]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[7]                                                                            trb3_periph_blank|INP[7]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[6]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[6]                                                                            trb3_periph_blank|INP[6]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[5]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[5]                                                                            trb3_periph_blank|INP[5]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[4]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[4]                                                                            trb3_periph_blank|INP[4]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[3]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[3]                                                                            trb3_periph_blank|INP[3]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[2]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[2]                                                                            trb3_periph_blank|INP[2]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[1]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[1]                                                                            trb3_periph_blank|INP[1]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[0]                                                                            trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
trb3_periph_blank|INP[0]                                                                            trb3_periph_blank|INP[0]                                                                            |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  System                                                                                              |  4.087       0.921   |  No paths    -      |  No paths    -       |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  pll_in200_out100|CLKOP_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       -0.365  |  No paths    -      |  No paths    -       |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               System                                                                                              |  3.329       2.347   |  No paths    -      |  No paths    -       |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  3.329       -0.587  |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|fire_inferred_clock                                                                     trb3_periph_blank|CLK_PCLK_RIGHT                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -    
ScatterTrig|fire_inferred_clock                                                                     ScatterTrig|fire_inferred_clock                                                                     |  1.559       -0.275  |  No paths    -      |  No paths    -       |  No paths    -    
================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ScatterTrig|fire_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                          Arrival           
Instance                                                Reference                           Type        Pin     Net       Time        Slack 
                                                        Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.LatchAnd3C.ireg.input_reg\[0\]\.C[0]     ScatterTrig|fire_inferred_clock     FD1S3DX     Q       fire1     1.069       -0.275
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                            Required           
Instance                                                      Reference                           Type        Pin     Net         Time         Slack 
                                                              Clock                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.LatchAnd3C.iretrig.retrigger\[0\]\.retr[0]     ScatterTrig|fire_inferred_clock     FD1S3BX     D       fire1_i     1.475        -0.275
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.LatchAnd3C.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            ScatterTrigger.LatchAnd3C.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            ScatterTrig|fire_inferred_clock [rising] on pin CK
    The end   point is clocked by            ScatterTrig|fire_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.LatchAnd3C.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.069     1.069       -         
fire1                                                           Net         -        -       -         -           2         
ScatterTrigger.LatchAnd3C.ireg.input_reg\[0\]\.C_RNIUM6E[0]     INV         A        In      0.000     1.069       -         
ScatterTrigger.LatchAnd3C.ireg.input_reg\[0\]\.C_RNIUM6E[0]     INV         Z        Out     0.682     1.750       -         
fire1_i                                                         Net         -        -       -         -           8         
ScatterTrigger.LatchAnd3C.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.750       -         
=============================================================================================================================




====================================
Detailed Report for Clock: pll_in200_out100|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                                       Arrival           
Instance                                                                       Reference                                 Type        Pin     Net              Time        Slack 
                                                                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_RESET_HANDLER.reset_cnt[0]                                                 pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       reset_cnt[0]     1.145       -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[0]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[0]       pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_RESET_HANDLER.reset_cnt[1]                                                 pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       reset_cnt[1]     1.069       -0.411
THE_RESET_HANDLER.reset_cnt[2]                                                 pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       reset_cnt[2]     1.069       -0.411
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[1]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[1]       pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[2]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[2]      0.982       -0.374
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                                  Required           
Instance                                                                       Reference                                 Type        Pin     Net                         Time         Slack 
                                                                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[15]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[15]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[16]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[16]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_RESET_HANDLER.reset_cnt[15]                                                pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     D       un2_reset_cnt_s_15_0_S0     3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[13]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[14]          3.244        -0.487
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.537

    Number of logic level(s):                9
    Starting point:                          THE_RESET_HANDLER.reset_cnt[0] / Q
    Ending point:                            THE_RESET_HANDLER.reset_cnt[15] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
THE_RESET_HANDLER.reset_cnt[0]               FD1S3IX     Q        Out     1.145     1.145       -         
reset_cnt[0]                                 Net         -        -       -         -           3         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       A1       In      0.000     1.145       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un2_reset_cnt_cry_0                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un2_reset_cnt_cry_2                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un2_reset_cnt_cry_4                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un2_reset_cnt_cry_6                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un2_reset_cnt_cry_8                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un2_reset_cnt_cry_10                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un2_reset_cnt_cry_12                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un2_reset_cnt_cry_14                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       CIN      In      0.000     2.719       -         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       S0       Out     1.063     3.781       -         
un2_reset_cnt_s_15_0_S0                      Net         -        -       -         -           1         
THE_RESET_HANDLER.reset_cnt[15]              FD1S3IX     D        In      0.000     3.781       -         
==========================================================================================================




====================================
Detailed Report for Clock: pll_in200_out100|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                                                    Arrival           
Instance                                                               Reference                                 Type        Pin     Net                           Time        Slack 
                                                                       Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3]     pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     Q       coincidence_config_1_6[3]     1.337       -3.636
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[4]     pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     Q       coincidence_config_1_6[4]     1.280       -3.579
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[0]          pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[0]          1.193       -3.492
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[1]          pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[1]          1.193       -3.492
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[2]          pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[2]          1.193       -3.492
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[11]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[11]         1.193       -3.492
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[16]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[16]         1.193       -3.492
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[17]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[17]         1.193       -3.492
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[18]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[18]         1.193       -3.492
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong_fast[27]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong_fast[27]         1.193       -3.492
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                Required           
Instance                                                    Reference                                 Type        Pin     Net                       Time         Slack 
                                                            Clock                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35]        pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       inp_stretch_1[35]         20.559       -3.636
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[3]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       FPGA5_COMM_c[10]          20.521       -2.348
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[2]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       FPGA5_COMM_c[9]           20.521       -1.472
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[32]        pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       inp_stretch_1_32_rep1     20.559       -0.818
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[34]        pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       inp_stretch_1_34_rep1     20.559       -0.144
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[0]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       FPGA5_COMM_c[7]           20.521       0.384 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[1]         pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       FPGA5_COMM_c[8]           20.521       2.308 
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[33]        pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     D       inp_stretch_1_33_rep1     20.559       2.538 
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]     pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3362_i                  20.559       5.308 
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]     pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3384_i                  20.559       5.404 
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.606
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.559

    - Propagation time:                      24.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.636

    Number of logic level(s):                26
    Starting point:                          THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3]                  FD1P3AX      Q        Out     1.337     1.337       -         
coincidence_config_1_6[3]                                                           Net          -        -       -         -           16        
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_7_am_1                      ORCALUT4     A        In      0.000     1.337       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_7_am_1                      ORCALUT4     Z        Out     0.923     2.261       -         
un494_t_7_am_1                                                                      Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_7_am                        ORCALUT4     D        In      0.000     2.261       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_7_am                        ORCALUT4     Z        Out     0.923     3.184       -         
un494_t_7_am                                                                        Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_7                           PFUMX        BLUT     In      0.000     3.184       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_7                           PFUMX        Z        Out     0.091     3.275       -         
N_1508                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_15                          L6MUX21      D0       In      0.000     3.275       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_15                          L6MUX21      Z        Out     0.813     4.088       -         
N_1516                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      D0       In      0.000     4.088       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      Z        Out     0.813     4.900       -         
un494_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     B        In      0.000     4.900       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     Z        Out     0.923     5.824       -         
un527_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     C        In      0.000     5.824       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     Z        Out     1.135     6.958       -         
got_coincidence_2                                                                   Net          -        -       -         -           4         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     A        In      0.000     6.958       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     Z        Out     0.923     7.882       -         
got_coincidence_1                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     B        In      0.000     7.882       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     Z        Out     0.923     8.805       -         
output_N_13_mux_i_3_4                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     C        In      0.000     8.805       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     Z        Out     0.923     9.729       -         
output_N_13_mux_i_3_6                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     D        In      0.000     9.729       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     Z        Out     0.923     10.652      -         
output_N_13_mux_i_3_8                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     C        In      0.000     10.652      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     Z        Out     0.923     11.576      -         
output_N_13_mux_i_3_10                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     B        In      0.000     11.576      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     Z        Out     0.923     12.499      -         
output_N_13_mux_i_3_13                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     C        In      0.000     12.499      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     Z        Out     0.923     13.423      -         
output_N_13_mux_i_3_15                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     D        In      0.000     13.423      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     Z        Out     0.923     14.346      -         
output_N_13_mux_i_3_17                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     D        In      0.000     14.346      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     Z        Out     0.923     15.270      -         
output_N_13_mux_i_3_19                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     D        In      0.000     15.270      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     Z        Out     0.923     16.193      -         
output_N_13_mux_i_3_21                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     C        In      0.000     16.193      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     Z        Out     0.923     17.117      -         
output_N_13_mux_i_3_23                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     C        In      0.000     17.117      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     Z        Out     0.923     18.040      -         
output_N_13_mux_i_3_25                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     C        In      0.000     18.040      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     Z        Out     0.923     18.964      -         
output_N_13_mux_i_3_27                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     C        In      0.000     18.964      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     Z        Out     0.923     19.887      -         
output_N_13_mux_i_3_29                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     D        In      0.000     19.887      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     Z        Out     0.923     20.811      -         
output_N_13_mux_i_3_31                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     C        In      0.000     20.811      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     Z        Out     0.923     21.734      -         
output_N_13_mux_i_3_33                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     D        In      0.000     21.734      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     Z        Out     1.135     22.869      -         
FPGA5_COMM_c[10]                                                                    Net          -        -       -         -           4         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     A        In      0.000     22.869      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     Z        Out     0.923     23.793      -         
inp_stretch[35]                                                                     Net          -        -       -         -           2         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     B        In      0.000     23.793      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     Z        Out     0.403     24.196      -         
inp_stretch_1[35]                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35]                                FD1S3AX      D        In      0.000     24.196      -         
==================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      20.606
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.559

    - Propagation time:                      24.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.636

    Number of logic level(s):                26
    Starting point:                          THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3]                  FD1P3AX      Q        Out     1.337     1.337       -         
coincidence_config_1_6[3]                                                           Net          -        -       -         -           16        
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_am_1                     ORCALUT4     A        In      0.000     1.337       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_am_1                     ORCALUT4     Z        Out     0.923     2.261       -         
un494_t_29_am_1                                                                     Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_am                       ORCALUT4     D        In      0.000     2.261       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_am                       ORCALUT4     Z        Out     0.923     3.184       -         
un494_t_29_am                                                                       Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29                          PFUMX        BLUT     In      0.000     3.184       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29                          PFUMX        Z        Out     0.091     3.275       -         
N_1530                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_30                          L6MUX21      D1       In      0.000     3.275       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_30                          L6MUX21      Z        Out     0.813     4.088       -         
N_1531                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      D1       In      0.000     4.088       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      Z        Out     0.813     4.900       -         
un494_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     B        In      0.000     4.900       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     Z        Out     0.923     5.824       -         
un527_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     C        In      0.000     5.824       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     Z        Out     1.135     6.958       -         
got_coincidence_2                                                                   Net          -        -       -         -           4         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     A        In      0.000     6.958       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     Z        Out     0.923     7.882       -         
got_coincidence_1                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     B        In      0.000     7.882       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     Z        Out     0.923     8.805       -         
output_N_13_mux_i_3_4                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     C        In      0.000     8.805       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     Z        Out     0.923     9.729       -         
output_N_13_mux_i_3_6                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     D        In      0.000     9.729       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     Z        Out     0.923     10.652      -         
output_N_13_mux_i_3_8                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     C        In      0.000     10.652      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     Z        Out     0.923     11.576      -         
output_N_13_mux_i_3_10                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     B        In      0.000     11.576      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     Z        Out     0.923     12.499      -         
output_N_13_mux_i_3_13                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     C        In      0.000     12.499      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     Z        Out     0.923     13.423      -         
output_N_13_mux_i_3_15                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     D        In      0.000     13.423      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     Z        Out     0.923     14.346      -         
output_N_13_mux_i_3_17                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     D        In      0.000     14.346      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     Z        Out     0.923     15.270      -         
output_N_13_mux_i_3_19                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     D        In      0.000     15.270      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     Z        Out     0.923     16.193      -         
output_N_13_mux_i_3_21                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     C        In      0.000     16.193      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     Z        Out     0.923     17.117      -         
output_N_13_mux_i_3_23                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     C        In      0.000     17.117      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     Z        Out     0.923     18.040      -         
output_N_13_mux_i_3_25                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     C        In      0.000     18.040      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     Z        Out     0.923     18.964      -         
output_N_13_mux_i_3_27                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     C        In      0.000     18.964      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     Z        Out     0.923     19.887      -         
output_N_13_mux_i_3_29                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     D        In      0.000     19.887      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     Z        Out     0.923     20.811      -         
output_N_13_mux_i_3_31                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     C        In      0.000     20.811      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     Z        Out     0.923     21.734      -         
output_N_13_mux_i_3_33                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     D        In      0.000     21.734      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     Z        Out     1.135     22.869      -         
FPGA5_COMM_c[10]                                                                    Net          -        -       -         -           4         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     A        In      0.000     22.869      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     Z        Out     0.923     23.793      -         
inp_stretch[35]                                                                     Net          -        -       -         -           2         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     B        In      0.000     23.793      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     Z        Out     0.403     24.196      -         
inp_stretch_1[35]                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35]                                FD1S3AX      D        In      0.000     24.196      -         
==================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      20.606
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.559

    - Propagation time:                      24.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.636

    Number of logic level(s):                26
    Starting point:                          THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3]                  FD1P3AX      Q        Out     1.337     1.337       -         
coincidence_config_1_6[3]                                                           Net          -        -       -         -           16        
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_22_am_1                     ORCALUT4     A        In      0.000     1.337       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_22_am_1                     ORCALUT4     Z        Out     0.923     2.261       -         
un494_t_22_am_1                                                                     Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_22_am                       ORCALUT4     D        In      0.000     2.261       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_22_am                       ORCALUT4     Z        Out     0.923     3.184       -         
un494_t_22_am                                                                       Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_22                          PFUMX        BLUT     In      0.000     3.184       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_22                          PFUMX        Z        Out     0.091     3.275       -         
N_1523                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_30                          L6MUX21      D0       In      0.000     3.275       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_30                          L6MUX21      Z        Out     0.813     4.088       -         
N_1531                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      D1       In      0.000     4.088       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      Z        Out     0.813     4.900       -         
un494_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     B        In      0.000     4.900       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     Z        Out     0.923     5.824       -         
un527_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     C        In      0.000     5.824       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     Z        Out     1.135     6.958       -         
got_coincidence_2                                                                   Net          -        -       -         -           4         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     A        In      0.000     6.958       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     Z        Out     0.923     7.882       -         
got_coincidence_1                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     B        In      0.000     7.882       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     Z        Out     0.923     8.805       -         
output_N_13_mux_i_3_4                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     C        In      0.000     8.805       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     Z        Out     0.923     9.729       -         
output_N_13_mux_i_3_6                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     D        In      0.000     9.729       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     Z        Out     0.923     10.652      -         
output_N_13_mux_i_3_8                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     C        In      0.000     10.652      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     Z        Out     0.923     11.576      -         
output_N_13_mux_i_3_10                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     B        In      0.000     11.576      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     Z        Out     0.923     12.499      -         
output_N_13_mux_i_3_13                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     C        In      0.000     12.499      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     Z        Out     0.923     13.423      -         
output_N_13_mux_i_3_15                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     D        In      0.000     13.423      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     Z        Out     0.923     14.346      -         
output_N_13_mux_i_3_17                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     D        In      0.000     14.346      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     Z        Out     0.923     15.270      -         
output_N_13_mux_i_3_19                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     D        In      0.000     15.270      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     Z        Out     0.923     16.193      -         
output_N_13_mux_i_3_21                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     C        In      0.000     16.193      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     Z        Out     0.923     17.117      -         
output_N_13_mux_i_3_23                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     C        In      0.000     17.117      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     Z        Out     0.923     18.040      -         
output_N_13_mux_i_3_25                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     C        In      0.000     18.040      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     Z        Out     0.923     18.964      -         
output_N_13_mux_i_3_27                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     C        In      0.000     18.964      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     Z        Out     0.923     19.887      -         
output_N_13_mux_i_3_29                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     D        In      0.000     19.887      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     Z        Out     0.923     20.811      -         
output_N_13_mux_i_3_31                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     C        In      0.000     20.811      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     Z        Out     0.923     21.734      -         
output_N_13_mux_i_3_33                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     D        In      0.000     21.734      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     Z        Out     1.135     22.869      -         
FPGA5_COMM_c[10]                                                                    Net          -        -       -         -           4         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     A        In      0.000     22.869      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     Z        Out     0.923     23.793      -         
inp_stretch[35]                                                                     Net          -        -       -         -           2         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     B        In      0.000     23.793      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     Z        Out     0.403     24.196      -         
inp_stretch_1[35]                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35]                                FD1S3AX      D        In      0.000     24.196      -         
==================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      20.606
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.559

    - Propagation time:                      24.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.636

    Number of logic level(s):                26
    Starting point:                          THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3]                  FD1P3AX      Q        Out     1.337     1.337       -         
coincidence_config_1_6[3]                                                           Net          -        -       -         -           16        
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_14_am_1                     ORCALUT4     A        In      0.000     1.337       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_14_am_1                     ORCALUT4     Z        Out     0.923     2.261       -         
un494_t_14_am_1                                                                     Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_14_am                       ORCALUT4     D        In      0.000     2.261       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_14_am                       ORCALUT4     Z        Out     0.923     3.184       -         
un494_t_14_am                                                                       Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_14                          PFUMX        BLUT     In      0.000     3.184       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_14                          PFUMX        Z        Out     0.091     3.275       -         
N_1515                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_15                          L6MUX21      D1       In      0.000     3.275       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_15                          L6MUX21      Z        Out     0.813     4.088       -         
N_1516                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      D0       In      0.000     4.088       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      Z        Out     0.813     4.900       -         
un494_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     B        In      0.000     4.900       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     Z        Out     0.923     5.824       -         
un527_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     C        In      0.000     5.824       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     Z        Out     1.135     6.958       -         
got_coincidence_2                                                                   Net          -        -       -         -           4         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     A        In      0.000     6.958       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     Z        Out     0.923     7.882       -         
got_coincidence_1                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     B        In      0.000     7.882       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     Z        Out     0.923     8.805       -         
output_N_13_mux_i_3_4                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     C        In      0.000     8.805       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     Z        Out     0.923     9.729       -         
output_N_13_mux_i_3_6                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     D        In      0.000     9.729       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     Z        Out     0.923     10.652      -         
output_N_13_mux_i_3_8                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     C        In      0.000     10.652      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     Z        Out     0.923     11.576      -         
output_N_13_mux_i_3_10                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     B        In      0.000     11.576      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     Z        Out     0.923     12.499      -         
output_N_13_mux_i_3_13                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     C        In      0.000     12.499      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     Z        Out     0.923     13.423      -         
output_N_13_mux_i_3_15                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     D        In      0.000     13.423      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     Z        Out     0.923     14.346      -         
output_N_13_mux_i_3_17                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     D        In      0.000     14.346      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     Z        Out     0.923     15.270      -         
output_N_13_mux_i_3_19                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     D        In      0.000     15.270      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     Z        Out     0.923     16.193      -         
output_N_13_mux_i_3_21                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     C        In      0.000     16.193      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     Z        Out     0.923     17.117      -         
output_N_13_mux_i_3_23                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     C        In      0.000     17.117      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     Z        Out     0.923     18.040      -         
output_N_13_mux_i_3_25                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     C        In      0.000     18.040      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     Z        Out     0.923     18.964      -         
output_N_13_mux_i_3_27                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     C        In      0.000     18.964      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     Z        Out     0.923     19.887      -         
output_N_13_mux_i_3_29                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     D        In      0.000     19.887      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     Z        Out     0.923     20.811      -         
output_N_13_mux_i_3_31                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     C        In      0.000     20.811      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     Z        Out     0.923     21.734      -         
output_N_13_mux_i_3_33                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     D        In      0.000     21.734      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     Z        Out     1.135     22.869      -         
FPGA5_COMM_c[10]                                                                    Net          -        -       -         -           4         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     A        In      0.000     22.869      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     Z        Out     0.923     23.793      -         
inp_stretch[35]                                                                     Net          -        -       -         -           2         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     B        In      0.000     23.793      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     Z        Out     0.403     24.196      -         
inp_stretch_1[35]                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35]                                FD1S3AX      D        In      0.000     24.196      -         
==================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      20.606
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.559

    - Propagation time:                      24.171
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.612

    Number of logic level(s):                26
    Starting point:                          THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.coincidence_config_1_6[3]                  FD1P3AX      Q        Out     1.337     1.337       -         
coincidence_config_1_6[3]                                                           Net          -        -       -         -           16        
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_bm_1                     ORCALUT4     A        In      0.000     1.337       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_bm_1                     ORCALUT4     Z        Out     0.923     2.261       -         
un494_t_29_bm_1                                                                     Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_bm                       ORCALUT4     D        In      0.000     2.261       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29_bm                       ORCALUT4     Z        Out     0.923     3.184       -         
un494_t_29_bm                                                                       Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29                          PFUMX        ALUT     In      0.000     3.184       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_29                          PFUMX        Z        Out     0.066     3.251       -         
N_1530                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_30                          L6MUX21      D1       In      0.000     3.251       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_30                          L6MUX21      Z        Out     0.813     4.063       -         
N_1531                                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      D1       In      0.000     4.063       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un494_t_31                          L6MUX21      Z        Out     0.813     4.876       -         
un494_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     B        In      0.000     4.876       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.loop6\.un527_t                             ORCALUT4     Z        Out     0.923     5.799       -         
un527_t                                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     C        In      0.000     5.799       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_2                          ORCALUT4     Z        Out     1.135     6.934       -         
got_coincidence_2                                                                   Net          -        -       -         -           4         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     A        In      0.000     6.934       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1                          ORCALUT4     Z        Out     0.923     7.857       -         
got_coincidence_1                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     B        In      0.000     7.857       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.got_coincidence_1_RNITI2U2                 ORCALUT4     Z        Out     0.923     8.781       -         
output_N_13_mux_i_3_4                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     C        In      0.000     8.781       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBKVF3[31]                      ORCALUT4     Z        Out     0.923     9.704       -         
output_N_13_mux_i_3_6                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     D        In      0.000     9.704       -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIDLJ84[30]                      ORCALUT4     Z        Out     0.923     10.628      -         
output_N_13_mux_i_3_8                                                               Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     C        In      0.000     10.628      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNI52LU4[18]                      ORCALUT4     Z        Out     0.923     11.552      -         
output_N_13_mux_i_3_10                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     B        In      0.000     11.552      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIQAPK6[2]                       ORCALUT4     Z        Out     0.923     12.475      -         
output_N_13_mux_i_3_13                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     C        In      0.000     12.475      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIHBVH7[5]                       ORCALUT4     Z        Out     0.923     13.399      -         
output_N_13_mux_i_3_15                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     D        In      0.000     13.399      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBSSN8[4]                       ORCALUT4     Z        Out     0.923     14.322      -         
output_N_13_mux_i_3_17                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     D        In      0.000     14.322      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNID9HR9[1]                       ORCALUT4     Z        Out     0.923     15.245      -         
output_N_13_mux_i_3_19                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     D        In      0.000     15.245      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIOOP0B[0]                       ORCALUT4     Z        Out     0.923     16.169      -         
output_N_13_mux_i_3_21                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     C        In      0.000     16.169      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIGTV8C[7]                       ORCALUT4     Z        Out     0.923     17.093      -         
output_N_13_mux_i_3_23                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     C        In      0.000     17.093      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI1PC2D[9]     ORCALUT4     Z        Out     0.923     18.016      -         
output_N_13_mux_i_3_25                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     C        In      0.000     18.016      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIUM7ND[11]                      ORCALUT4     Z        Out     0.923     18.939      -         
output_N_13_mux_i_3_27                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     C        In      0.000     18.939      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIBDO8E[27]                      ORCALUT4     Z        Out     0.923     19.863      -         
output_N_13_mux_i_3_29                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     D        In      0.000     19.863      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIVLE6F[10]                      ORCALUT4     Z        Out     0.923     20.787      -         
output_N_13_mux_i_3_31                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     C        In      0.000     20.787      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.gen_outs\.3\.un90_output_i_RNI8N4NF[6]     ORCALUT4     Z        Out     0.923     21.710      -         
output_N_13_mux_i_3_33                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     D        In      0.000     21.710      -         
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.enable_3_RNIJRGTG[13]                      ORCALUT4     Z        Out     1.135     22.845      -         
FPGA5_COMM_c[10]                                                                    Net          -        -       -         -           4         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     A        In      0.000     22.845      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]                            ORCALUT4     Z        Out     0.923     23.768      -         
inp_stretch[35]                                                                     Net          -        -       -         -           2         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     B        In      0.000     23.768      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[35]                          ORCALUT4     Z        Out     0.403     24.171      -         
inp_stretch_1[35]                                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_reg[35]                                FD1S3AX      D        In      0.000     24.171      -         
==================================================================================================================================================




====================================
Detailed Report for Clock: sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                                                       Arrival           
Instance                                                 Reference                                                                                              Type        Pin     Net                 Time        Slack 
                                                         Clock                                                                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[0]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[1]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[2]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[3]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[4]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[8]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[8]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[14]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[14]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[15]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[15]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[16]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[16]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[17]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[17]     1.069       0.116 
==========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                                                                                Required           
Instance                                                             Reference                                                                                              Type        Pin      Net                         Time         Slack 
                                                                     Clock                                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words                sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     D        reset_word_cnt_1_sqmuxa     4.040        -0.365
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[1]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[2]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[3]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[4]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.make_trbnet_reset               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     D        make_trbnet_reset_3         4.040        0.549 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B0       rcount_w0                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B1       rcount_w1                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.pdp_ram_0_0_0     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     DP16KC      DIA0     fifo_rx_din[0]              2.384        1.239 
================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[0]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[1]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[2]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     C        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[3]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[4]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|CLK_PCLK_RIGHT
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                              Arrival           
Instance                          Reference                            Type        Pin     Net          Time        Slack 
                                  Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.Blink.count[0]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[0]     0.982       -0.615
ScatterTrigger.Blink.count[1]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[1]     0.982       -0.565
ScatterTrigger.Blink.count[2]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[2]     0.982       -0.565
ScatterTrigger.Blink.count[3]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[3]     0.982       -0.515
ScatterTrigger.Blink.count[4]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[4]     0.982       -0.515
ScatterTrigger.Blink.count[5]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[5]     0.982       -0.465
ScatterTrigger.Blink.count[6]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[6]     0.982       -0.465
ScatterTrigger.Blink.count[7]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[7]     0.982       -0.415
ScatterTrigger.Blink.count[8]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[8]     0.982       -0.415
ScatterTrigger.Blink.count[9]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     Q       count[9]     0.982       -0.365
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                 Required           
Instance                           Reference                            Type        Pin     Net             Time         Slack 
                                   Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.Blink.count[31]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[31]     3.403        -0.615
ScatterTrigger.Blink.count[29]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[29]     3.403        -0.565
ScatterTrigger.Blink.count[30]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[30]     3.403        -0.565
ScatterTrigger.Blink.count[27]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[27]     3.403        -0.515
ScatterTrigger.Blink.count[28]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[28]     3.403        -0.515
ScatterTrigger.Blink.count[25]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[25]     3.403        -0.465
ScatterTrigger.Blink.count[26]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[26]     3.403        -0.465
ScatterTrigger.Blink.count[23]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[23]     3.403        -0.415
ScatterTrigger.Blink.count[24]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[24]     3.403        -0.415
ScatterTrigger.Blink.count[21]     trb3_periph_blank|CLK_PCLK_RIGHT     FD1S3AX     D       count_s[21]     3.403        -0.365
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      4.018
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                17
    Starting point:                          ScatterTrigger.Blink.count[0] / Q
    Ending point:                            ScatterTrigger.Blink.count[31] / D
    The start point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ScatterTrigger.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                                 Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
ScatterTrigger.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.956       -         
count_cry[30]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.956       -         
ScatterTrigger.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     4.018       -         
count_s[31]                              Net         -        -       -         -           1         
ScatterTrigger.Blink.count[31]           FD1S3AX     D        In      0.000     4.018       -         
======================================================================================================


Path information for path number 2: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          ScatterTrigger.Blink.count[1] / Q
    Ending point:                            ScatterTrigger.Blink.count[31] / D
    The start point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ScatterTrigger.Blink.count[1]            FD1S3AX     Q        Out     0.982     0.982       -         
count[1]                                 Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       A0       In      0.000     0.982       -         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
ScatterTrigger.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]                              Net         -        -       -         -           1         
ScatterTrigger.Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
======================================================================================================


Path information for path number 3: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          ScatterTrigger.Blink.count[2] / Q
    Ending point:                            ScatterTrigger.Blink.count[31] / D
    The start point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ScatterTrigger.Blink.count[2]            FD1S3AX     Q        Out     0.982     0.982       -         
count[2]                                 Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       A1       In      0.000     0.982       -         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
ScatterTrigger.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]                              Net         -        -       -         -           1         
ScatterTrigger.Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
======================================================================================================


Path information for path number 4: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          ScatterTrigger.Blink.count[0] / Q
    Ending point:                            ScatterTrigger.Blink.count[29] / D
    The start point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ScatterTrigger.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                                 Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
ScatterTrigger.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       S0       Out     1.063     3.968       -         
count_s[29]                              Net         -        -       -         -           1         
ScatterTrigger.Blink.count[29]           FD1S3AX     D        In      0.000     3.968       -         
======================================================================================================


Path information for path number 5: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          ScatterTrigger.Blink.count[0] / Q
    Ending point:                            ScatterTrigger.Blink.count[30] / D
    The start point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|CLK_PCLK_RIGHT [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ScatterTrigger.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                                 Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
ScatterTrigger.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
ScatterTrigger.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
ScatterTrigger.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
ScatterTrigger.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
ScatterTrigger.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                             Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
ScatterTrigger.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
ScatterTrigger.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
ScatterTrigger.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
ScatterTrigger.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
ScatterTrigger.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
ScatterTrigger.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
ScatterTrigger.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
ScatterTrigger.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
ScatterTrigger.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
ScatterTrigger.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                            Net         -        -       -         -           1         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
ScatterTrigger.Blink.count_cry_0[29]     CCU2C       S1       Out     1.063     3.968       -         
count_s[30]                              Net         -        -       -         -           1         
ScatterTrigger.Blink.count[30]           FD1S3AX     D        In      0.000     3.968       -         
======================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[0]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[0\]\.C[0]     trb3_periph_blank|INP[0]     FD1S3DX     Q       Pout6[0]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[0\]\.retr[0]     trb3_periph_blank|INP[0]     FD1S3BX     D       Pout6_i[0]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[0\]\.C[0] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[0\]\.retr[0] / D
    The start point is clocked by            trb3_periph_blank|INP[0] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[0] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[0\]\.C[0]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[0]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[0\]\.C_RNI28E1[0]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[0\]\.C_RNI28E1[0]     INV         Z        Out     0.682     1.750       -         
Pout6_i[0]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[0\]\.retr[0]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[1]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[1\]\.C[1]     trb3_periph_blank|INP[1]     FD1S3DX     Q       Pout6[1]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[1\]\.retr[1]     trb3_periph_blank|INP[1]     FD1S3BX     D       Pout6_i[1]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[1\]\.C[1] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[1\]\.retr[1] / D
    The start point is clocked by            trb3_periph_blank|INP[1] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[1] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[1\]\.C[1]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[1]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[1\]\.C_RNI4FT5[1]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[1\]\.C_RNI4FT5[1]     INV         Z        Out     0.682     1.750       -         
Pout6_i[1]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[1\]\.retr[1]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[2]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[2\]\.C[2]     trb3_periph_blank|INP[2]     FD1S3DX     Q       Pout6[2]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[2\]\.retr[2]     trb3_periph_blank|INP[2]     FD1S3BX     D       Pout6_i[2]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[2\]\.C[2] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[2\]\.retr[2] / D
    The start point is clocked by            trb3_periph_blank|INP[2] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[2] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[2\]\.C[2]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[2]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[2\]\.C_RNI6MCA[2]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[2\]\.C_RNI6MCA[2]     INV         Z        Out     0.682     1.750       -         
Pout6_i[2]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[2\]\.retr[2]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[3]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[3\]\.C[3]     trb3_periph_blank|INP[3]     FD1S3DX     Q       Pout6[3]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[3\]\.retr[3]     trb3_periph_blank|INP[3]     FD1S3BX     D       Pout6_i[3]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[3\]\.C[3] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[3\]\.retr[3] / D
    The start point is clocked by            trb3_periph_blank|INP[3] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[3] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[3\]\.C[3]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[3]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[3\]\.C_RNI8TRE[3]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[3\]\.C_RNI8TRE[3]     INV         Z        Out     0.682     1.750       -         
Pout6_i[3]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[3\]\.retr[3]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[4]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[4\]\.C[4]     trb3_periph_blank|INP[4]     FD1S3DX     Q       Pout6[4]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[4\]\.retr[4]     trb3_periph_blank|INP[4]     FD1S3BX     D       Pout6_i[4]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[4\]\.C[4] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[4\]\.retr[4] / D
    The start point is clocked by            trb3_periph_blank|INP[4] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[4] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[4\]\.C[4]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[4]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[4\]\.C_RNIA4B3[4]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[4\]\.C_RNIA4B3[4]     INV         Z        Out     0.682     1.750       -         
Pout6_i[4]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[4\]\.retr[4]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[5]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[5\]\.C[5]     trb3_periph_blank|INP[5]     FD1S3DX     Q       Pout6[5]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[5\]\.retr[5]     trb3_periph_blank|INP[5]     FD1S3BX     D       Pout6_i[5]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[5\]\.C[5] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[5\]\.retr[5] / D
    The start point is clocked by            trb3_periph_blank|INP[5] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[5] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[5\]\.C[5]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[5]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[5\]\.C_RNICBQ7[5]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[5\]\.C_RNICBQ7[5]     INV         Z        Out     0.682     1.750       -         
Pout6_i[5]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[5\]\.retr[5]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[6]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[6\]\.C[6]     trb3_periph_blank|INP[6]     FD1S3DX     Q       Pout6[6]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[6\]\.retr[6]     trb3_periph_blank|INP[6]     FD1S3BX     D       Pout6_i[6]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[6\]\.C[6] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[6\]\.retr[6] / D
    The start point is clocked by            trb3_periph_blank|INP[6] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[6] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[6\]\.C[6]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[6]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[6\]\.C_RNIEI9C[6]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[6\]\.C_RNIEI9C[6]     INV         Z        Out     0.682     1.750       -         
Pout6_i[6]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[6\]\.retr[6]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[7]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[7\]\.C[7]     trb3_periph_blank|INP[7]     FD1S3DX     Q       Pout6[7]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[7\]\.retr[7]     trb3_periph_blank|INP[7]     FD1S3BX     D       Pout6_i[7]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[7\]\.C[7] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[7\]\.retr[7] / D
    The start point is clocked by            trb3_periph_blank|INP[7] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[7] [rising] on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                    Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[7\]\.C[7]            FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[7]                                                Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[7\]\.C_RNIGPO[7]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[7\]\.C_RNIGPO[7]     INV         Z        Out     0.682     1.750       -         
Pout6_i[7]                                              Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[7\]\.retr[7]      FD1S3BX     D        In      0.000     1.750       -         
=====================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[8]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[8\]\.C[8]     trb3_periph_blank|INP[8]     FD1S3DX     Q       Pout6[8]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[8\]\.retr[8]     trb3_periph_blank|INP[8]     FD1S3BX     D       Pout6_i[8]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[8\]\.C[8] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[8\]\.retr[8] / D
    The start point is clocked by            trb3_periph_blank|INP[8] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[8] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[8\]\.C[8]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[8]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[8\]\.C_RNII085[8]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[8\]\.C_RNII085[8]     INV         Z        Out     0.682     1.750       -         
Pout6_i[8]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[8\]\.retr[8]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[9]
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                      Arrival           
Instance                                         Reference                    Type        Pin     Net          Time        Slack 
                                                 Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[9\]\.C[9]     trb3_periph_blank|INP[9]     FD1S3DX     Q       Pout6[9]     1.069       -0.275
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                        Required           
Instance                                               Reference                    Type        Pin     Net            Time         Slack 
                                                       Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[9\]\.retr[9]     trb3_periph_blank|INP[9]     FD1S3BX     D       Pout6_i[9]     1.475        -0.275
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[9\]\.C[9] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[9\]\.retr[9] / D
    The start point is clocked by            trb3_periph_blank|INP[9] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[9] [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[9\]\.C[9]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[9]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[9\]\.C_RNIK7N9[9]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[9\]\.C_RNIK7N9[9]     INV         Z        Out     0.682     1.750       -         
Pout6_i[9]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[9\]\.retr[9]       FD1S3BX     D        In      0.000     1.750       -         
======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[10]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[10\]\.C[10]     trb3_periph_blank|INP[10]     FD1S3DX     Q       Pout6[10]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[10\]\.retr[10]     trb3_periph_blank|INP[10]     FD1S3BX     D       Pout6_i[10]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[10\]\.C[10] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[10\]\.retr[10] / D
    The start point is clocked by            trb3_periph_blank|INP[10] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[10] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[10\]\.C[10]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[10]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[10\]\.C_RNI4639[10]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[10\]\.C_RNI4639[10]     INV         Z        Out     0.682     1.750       -         
Pout6_i[10]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[10\]\.retr[10]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[11]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[11\]\.C[11]     trb3_periph_blank|INP[11]     FD1S3DX     Q       Pout6[11]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[11\]\.retr[11]     trb3_periph_blank|INP[11]     FD1S3BX     D       Pout6_i[11]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[11\]\.C[11] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[11\]\.retr[11] / D
    The start point is clocked by            trb3_periph_blank|INP[11] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[11] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[11\]\.C[11]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[11]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[11\]\.C_RNI6EOC[11]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[11\]\.C_RNI6EOC[11]     INV         Z        Out     0.682     1.750       -         
Pout6_i[11]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[11\]\.retr[11]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[12]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[12\]\.C[12]     trb3_periph_blank|INP[12]     FD1S3DX     Q       Pout6[12]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[12\]\.retr[12]     trb3_periph_blank|INP[12]     FD1S3BX     D       Pout6_i[12]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[12\]\.C[12] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[12\]\.retr[12] / D
    The start point is clocked by            trb3_periph_blank|INP[12] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[12] [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[12\]\.C[12]            FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[12]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[12\]\.C_RNI8MD[12]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[12\]\.C_RNI8MD[12]     INV         Z        Out     0.682     1.750       -         
Pout6_i[12]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[12\]\.retr[12]      FD1S3BX     D        In      0.000     1.750       -         
=======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[13]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[13\]\.C[13]     trb3_periph_blank|INP[13]     FD1S3DX     Q       Pout6[13]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[13\]\.retr[13]     trb3_periph_blank|INP[13]     FD1S3BX     D       Pout6_i[13]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[13\]\.C[13] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[13\]\.retr[13] / D
    The start point is clocked by            trb3_periph_blank|INP[13] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[13] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[13\]\.C[13]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[13]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[13\]\.C_RNIAU24[13]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[13\]\.C_RNIAU24[13]     INV         Z        Out     0.682     1.750       -         
Pout6_i[13]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[13\]\.retr[13]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[14]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[14\]\.C[14]     trb3_periph_blank|INP[14]     FD1S3DX     Q       Pout6[14]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[14\]\.retr[14]     trb3_periph_blank|INP[14]     FD1S3BX     D       Pout6_i[14]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[14\]\.C[14] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[14\]\.retr[14] / D
    The start point is clocked by            trb3_periph_blank|INP[14] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[14] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[14\]\.C[14]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[14]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[14\]\.C_RNIC6O7[14]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[14\]\.C_RNIC6O7[14]     INV         Z        Out     0.682     1.750       -         
Pout6_i[14]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[14\]\.retr[14]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[15]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[15\]\.C[15]     trb3_periph_blank|INP[15]     FD1S3DX     Q       Pout6[15]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[15\]\.retr[15]     trb3_periph_blank|INP[15]     FD1S3BX     D       Pout6_i[15]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[15\]\.C[15] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[15\]\.retr[15] / D
    The start point is clocked by            trb3_periph_blank|INP[15] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[15] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[15\]\.C[15]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[15]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[15\]\.C_RNIEEDB[15]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[15\]\.C_RNIEEDB[15]     INV         Z        Out     0.682     1.750       -         
Pout6_i[15]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[15\]\.retr[15]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[16]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[16\]\.C[16]     trb3_periph_blank|INP[16]     FD1S3DX     Q       Pout6[16]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[16\]\.retr[16]     trb3_periph_blank|INP[16]     FD1S3BX     D       Pout6_i[16]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[16\]\.C[16] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[16\]\.retr[16] / D
    The start point is clocked by            trb3_periph_blank|INP[16] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[16] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[16\]\.C[16]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[16]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[16\]\.C_RNIGM2F[16]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[16\]\.C_RNIGM2F[16]     INV         Z        Out     0.682     1.750       -         
Pout6_i[16]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[16\]\.retr[16]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[17]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[17\]\.C[17]     trb3_periph_blank|INP[17]     FD1S3DX     Q       Pout6[17]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[17\]\.retr[17]     trb3_periph_blank|INP[17]     FD1S3BX     D       Pout6_i[17]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[17\]\.C[17] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[17\]\.retr[17] / D
    The start point is clocked by            trb3_periph_blank|INP[17] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[17] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[17\]\.C[17]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[17]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[17\]\.C_RNIIUN2[17]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[17\]\.C_RNIIUN2[17]     INV         Z        Out     0.682     1.750       -         
Pout6_i[17]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[17\]\.retr[17]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[18]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[18\]\.C[18]     trb3_periph_blank|INP[18]     FD1S3DX     Q       Pout6[18]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[18\]\.retr[18]     trb3_periph_blank|INP[18]     FD1S3BX     D       Pout6_i[18]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[18\]\.C[18] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[18\]\.retr[18] / D
    The start point is clocked by            trb3_periph_blank|INP[18] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[18] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[18\]\.C[18]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[18]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[18\]\.C_RNIK6D6[18]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[18\]\.C_RNIK6D6[18]     INV         Z        Out     0.682     1.750       -         
Pout6_i[18]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[18\]\.retr[18]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[19]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[19\]\.C[19]     trb3_periph_blank|INP[19]     FD1S3DX     Q       Pout6[19]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[19\]\.retr[19]     trb3_periph_blank|INP[19]     FD1S3BX     D       Pout6_i[19]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[19\]\.C[19] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[19\]\.retr[19] / D
    The start point is clocked by            trb3_periph_blank|INP[19] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[19] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[19\]\.C[19]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[19]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[19\]\.C_RNIME2A[19]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[19\]\.C_RNIME2A[19]     INV         Z        Out     0.682     1.750       -         
Pout6_i[19]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[19\]\.retr[19]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[20]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[20\]\.C[20]     trb3_periph_blank|INP[20]     FD1S3DX     Q       Pout6[20]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[20\]\.retr[20]     trb3_periph_blank|INP[20]     FD1S3BX     D       Pout6_i[20]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[20\]\.C[20] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[20\]\.retr[20] / D
    The start point is clocked by            trb3_periph_blank|INP[20] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[20] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[20\]\.C[20]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[20]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[20\]\.C_RNI6G02[20]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[20\]\.C_RNI6G02[20]     INV         Z        Out     0.682     1.750       -         
Pout6_i[20]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[20\]\.retr[20]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[21]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[21\]\.C[21]     trb3_periph_blank|INP[21]     FD1S3DX     Q       Pout6[21]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[21\]\.retr[21]     trb3_periph_blank|INP[21]     FD1S3BX     D       Pout6_i[21]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[21\]\.C[21] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[21\]\.retr[21] / D
    The start point is clocked by            trb3_periph_blank|INP[21] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[21] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[21\]\.C[21]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[21]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[21\]\.C_RNI8OL5[21]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[21\]\.C_RNI8OL5[21]     INV         Z        Out     0.682     1.750       -         
Pout6_i[21]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[21\]\.retr[21]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[22]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[22\]\.C[22]     trb3_periph_blank|INP[22]     FD1S3DX     Q       Pout6[22]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[22\]\.retr[22]     trb3_periph_blank|INP[22]     FD1S3BX     D       Pout6_i[22]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[22\]\.C[22] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[22\]\.retr[22] / D
    The start point is clocked by            trb3_periph_blank|INP[22] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[22] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[22\]\.C[22]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[22]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[22\]\.C_RNIA0B9[22]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[22\]\.C_RNIA0B9[22]     INV         Z        Out     0.682     1.750       -         
Pout6_i[22]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[22\]\.retr[22]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[23]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[23\]\.C[23]     trb3_periph_blank|INP[23]     FD1S3DX     Q       Pout6[23]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[23\]\.retr[23]     trb3_periph_blank|INP[23]     FD1S3BX     D       Pout6_i[23]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[23\]\.C[23] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[23\]\.retr[23] / D
    The start point is clocked by            trb3_periph_blank|INP[23] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[23] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[23\]\.C[23]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[23]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[23\]\.C_RNIC80D[23]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[23\]\.C_RNIC80D[23]     INV         Z        Out     0.682     1.750       -         
Pout6_i[23]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[23\]\.retr[23]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[24]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[24\]\.C[24]     trb3_periph_blank|INP[24]     FD1S3DX     Q       Pout6[24]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[24\]\.retr[24]     trb3_periph_blank|INP[24]     FD1S3BX     D       Pout6_i[24]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[24\]\.C[24] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[24\]\.retr[24] / D
    The start point is clocked by            trb3_periph_blank|INP[24] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[24] [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[24\]\.C[24]            FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[24]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[24\]\.C_RNIEGL[24]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[24\]\.C_RNIEGL[24]     INV         Z        Out     0.682     1.750       -         
Pout6_i[24]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[24\]\.retr[24]      FD1S3BX     D        In      0.000     1.750       -         
=======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[25]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[25\]\.C[25]     trb3_periph_blank|INP[25]     FD1S3DX     Q       Pout6[25]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[25\]\.retr[25]     trb3_periph_blank|INP[25]     FD1S3BX     D       Pout6_i[25]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[25\]\.C[25] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[25\]\.retr[25] / D
    The start point is clocked by            trb3_periph_blank|INP[25] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[25] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[25\]\.C[25]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[25]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[25\]\.C_RNIGOA4[25]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[25\]\.C_RNIGOA4[25]     INV         Z        Out     0.682     1.750       -         
Pout6_i[25]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[25\]\.retr[25]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[26]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[26\]\.C[26]     trb3_periph_blank|INP[26]     FD1S3DX     Q       Pout6[26]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[26\]\.retr[26]     trb3_periph_blank|INP[26]     FD1S3BX     D       Pout6_i[26]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[26\]\.C[26] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[26\]\.retr[26] / D
    The start point is clocked by            trb3_periph_blank|INP[26] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[26] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[26\]\.C[26]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[26]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[26\]\.C_RNII008[26]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[26\]\.C_RNII008[26]     INV         Z        Out     0.682     1.750       -         
Pout6_i[26]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[26\]\.retr[26]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[27]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[27\]\.C[27]     trb3_periph_blank|INP[27]     FD1S3DX     Q       Pout6[27]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[27\]\.retr[27]     trb3_periph_blank|INP[27]     FD1S3BX     D       Pout6_i[27]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[27\]\.C[27] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[27\]\.retr[27] / D
    The start point is clocked by            trb3_periph_blank|INP[27] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[27] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[27\]\.C[27]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[27]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[27\]\.C_RNIK8LB[27]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[27\]\.C_RNIK8LB[27]     INV         Z        Out     0.682     1.750       -         
Pout6_i[27]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[27\]\.retr[27]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[28]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[28\]\.C[28]     trb3_periph_blank|INP[28]     FD1S3DX     Q       Pout6[28]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[28\]\.retr[28]     trb3_periph_blank|INP[28]     FD1S3BX     D       Pout6_i[28]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[28\]\.C[28] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[28\]\.retr[28] / D
    The start point is clocked by            trb3_periph_blank|INP[28] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[28] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[28\]\.C[28]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[28]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[28\]\.C_RNIMGAF[28]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[28\]\.C_RNIMGAF[28]     INV         Z        Out     0.682     1.750       -         
Pout6_i[28]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[28\]\.retr[28]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[29]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[29\]\.C[29]     trb3_periph_blank|INP[29]     FD1S3DX     Q       Pout6[29]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[29\]\.retr[29]     trb3_periph_blank|INP[29]     FD1S3BX     D       Pout6_i[29]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[29\]\.C[29] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[29\]\.retr[29] / D
    The start point is clocked by            trb3_periph_blank|INP[29] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[29] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[29\]\.C[29]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[29]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[29\]\.C_RNIOOV2[29]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[29\]\.C_RNIOOV2[29]     INV         Z        Out     0.682     1.750       -         
Pout6_i[29]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[29\]\.retr[29]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[30]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[30\]\.C[30]     trb3_periph_blank|INP[30]     FD1S3DX     Q       Pout6[30]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[30\]\.retr[30]     trb3_periph_blank|INP[30]     FD1S3BX     D       Pout6_i[30]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[30\]\.C[30] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[30\]\.retr[30] / D
    The start point is clocked by            trb3_periph_blank|INP[30] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[30] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[30\]\.C[30]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[30]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[30\]\.C_RNI8QTA[30]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[30\]\.C_RNI8QTA[30]     INV         Z        Out     0.682     1.750       -         
Pout6_i[30]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[30\]\.retr[30]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[31]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[31\]\.C[31]     trb3_periph_blank|INP[31]     FD1S3DX     Q       Pout6[31]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[31\]\.retr[31]     trb3_periph_blank|INP[31]     FD1S3BX     D       Pout6_i[31]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[31\]\.C[31] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[31\]\.retr[31] / D
    The start point is clocked by            trb3_periph_blank|INP[31] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[31] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[31\]\.C[31]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[31]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[31\]\.C_RNIA2JE[31]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[31\]\.C_RNIA2JE[31]     INV         Z        Out     0.682     1.750       -         
Pout6_i[31]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[31\]\.retr[31]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[32]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[32\]\.C[32]     trb3_periph_blank|INP[32]     FD1S3DX     Q       Pout6[32]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[32\]\.retr[32]     trb3_periph_blank|INP[32]     FD1S3BX     D       Pout6_i[32]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[32\]\.C[32] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[32\]\.retr[32] / D
    The start point is clocked by            trb3_periph_blank|INP[32] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[32] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[32\]\.C[32]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[32]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[32\]\.C_RNICA82[32]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[32\]\.C_RNICA82[32]     INV         Z        Out     0.682     1.750       -         
Pout6_i[32]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[32\]\.retr[32]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[33]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[33\]\.C[33]     trb3_periph_blank|INP[33]     FD1S3DX     Q       Pout6[33]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[33\]\.retr[33]     trb3_periph_blank|INP[33]     FD1S3BX     D       Pout6_i[33]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[33\]\.C[33] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[33\]\.retr[33] / D
    The start point is clocked by            trb3_periph_blank|INP[33] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[33] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[33\]\.C[33]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[33]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[33\]\.C_RNIEIT5[33]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[33\]\.C_RNIEIT5[33]     INV         Z        Out     0.682     1.750       -         
Pout6_i[33]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[33\]\.retr[33]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[34]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[34\]\.C[34]     trb3_periph_blank|INP[34]     FD1S3DX     Q       Pout6[34]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[34\]\.retr[34]     trb3_periph_blank|INP[34]     FD1S3BX     D       Pout6_i[34]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[34\]\.C[34] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[34\]\.retr[34] / D
    The start point is clocked by            trb3_periph_blank|INP[34] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[34] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[34\]\.C[34]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[34]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[34\]\.C_RNIGQI9[34]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[34\]\.C_RNIGQI9[34]     INV         Z        Out     0.682     1.750       -         
Pout6_i[34]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[34\]\.retr[34]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[35]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[35\]\.C[35]     trb3_periph_blank|INP[35]     FD1S3DX     Q       Pout6[35]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[35\]\.retr[35]     trb3_periph_blank|INP[35]     FD1S3BX     D       Pout6_i[35]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[35\]\.C[35] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[35\]\.retr[35] / D
    The start point is clocked by            trb3_periph_blank|INP[35] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[35] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[35\]\.C[35]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[35]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[35\]\.C_RNII28D[35]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[35\]\.C_RNII28D[35]     INV         Z        Out     0.682     1.750       -         
Pout6_i[35]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[35\]\.retr[35]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[36]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[36\]\.C[36]     trb3_periph_blank|INP[36]     FD1S3DX     Q       Pout6[36]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[36\]\.retr[36]     trb3_periph_blank|INP[36]     FD1S3BX     D       Pout6_i[36]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[36\]\.C[36] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[36\]\.retr[36] / D
    The start point is clocked by            trb3_periph_blank|INP[36] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[36] [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[36\]\.C[36]            FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[36]                                                 Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[36\]\.C_RNIKAT[36]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[36\]\.C_RNIKAT[36]     INV         Z        Out     0.682     1.750       -         
Pout6_i[36]                                               Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[36\]\.retr[36]      FD1S3BX     D        In      0.000     1.750       -         
=======================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[37]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[37\]\.C[37]     trb3_periph_blank|INP[37]     FD1S3DX     Q       Pout6[37]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[37\]\.retr[37]     trb3_periph_blank|INP[37]     FD1S3BX     D       Pout6_i[37]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[37\]\.C[37] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[37\]\.retr[37] / D
    The start point is clocked by            trb3_periph_blank|INP[37] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[37] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[37\]\.C[37]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[37]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[37\]\.C_RNIMII4[37]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[37\]\.C_RNIMII4[37]     INV         Z        Out     0.682     1.750       -         
Pout6_i[37]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[37\]\.retr[37]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[38]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[38\]\.C[38]     trb3_periph_blank|INP[38]     FD1S3DX     Q       Pout6[38]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[38\]\.retr[38]     trb3_periph_blank|INP[38]     FD1S3BX     D       Pout6_i[38]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[38\]\.C[38] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[38\]\.retr[38] / D
    The start point is clocked by            trb3_periph_blank|INP[38] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[38] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[38\]\.C[38]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[38]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[38\]\.C_RNIOQ78[38]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[38\]\.C_RNIOQ78[38]     INV         Z        Out     0.682     1.750       -         
Pout6_i[38]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[38\]\.retr[38]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[39]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[39\]\.C[39]     trb3_periph_blank|INP[39]     FD1S3DX     Q       Pout6[39]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[39\]\.retr[39]     trb3_periph_blank|INP[39]     FD1S3BX     D       Pout6_i[39]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[39\]\.C[39] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[39\]\.retr[39] / D
    The start point is clocked by            trb3_periph_blank|INP[39] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[39] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[39\]\.C[39]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[39]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[39\]\.C_RNIQ2TB[39]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[39\]\.C_RNIQ2TB[39]     INV         Z        Out     0.682     1.750       -         
Pout6_i[39]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[39\]\.retr[39]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[40]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[40\]\.C[40]     trb3_periph_blank|INP[40]     FD1S3DX     Q       Pout6[40]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[40\]\.retr[40]     trb3_periph_blank|INP[40]     FD1S3BX     D       Pout6_i[40]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[40\]\.C[40] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[40\]\.retr[40] / D
    The start point is clocked by            trb3_periph_blank|INP[40] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[40] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[40\]\.C[40]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[40]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[40\]\.C_RNIA4R3[40]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[40\]\.C_RNIA4R3[40]     INV         Z        Out     0.682     1.750       -         
Pout6_i[40]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[40\]\.retr[40]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[41]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[41\]\.C[41]     trb3_periph_blank|INP[41]     FD1S3DX     Q       Pout6[41]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[41\]\.retr[41]     trb3_periph_blank|INP[41]     FD1S3BX     D       Pout6_i[41]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[41\]\.C[41] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[41\]\.retr[41] / D
    The start point is clocked by            trb3_periph_blank|INP[41] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[41] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[41\]\.C[41]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[41]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[41\]\.C_RNICCG7[41]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[41\]\.C_RNICCG7[41]     INV         Z        Out     0.682     1.750       -         
Pout6_i[41]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[41\]\.retr[41]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[42]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[42\]\.C[42]     trb3_periph_blank|INP[42]     FD1S3DX     Q       Pout6[42]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[42\]\.retr[42]     trb3_periph_blank|INP[42]     FD1S3BX     D       Pout6_i[42]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[42\]\.C[42] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[42\]\.retr[42] / D
    The start point is clocked by            trb3_periph_blank|INP[42] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[42] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[42\]\.C[42]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[42]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[42\]\.C_RNIEK5B[42]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[42\]\.C_RNIEK5B[42]     INV         Z        Out     0.682     1.750       -         
Pout6_i[42]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[42\]\.retr[42]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[43]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[43\]\.C[43]     trb3_periph_blank|INP[43]     FD1S3DX     Q       Pout6[43]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[43\]\.retr[43]     trb3_periph_blank|INP[43]     FD1S3BX     D       Pout6_i[43]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[43\]\.C[43] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[43\]\.retr[43] / D
    The start point is clocked by            trb3_periph_blank|INP[43] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[43] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[43\]\.C[43]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[43]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[43\]\.C_RNIGSQE[43]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[43\]\.C_RNIGSQE[43]     INV         Z        Out     0.682     1.750       -         
Pout6_i[43]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[43\]\.retr[43]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[44]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[44\]\.C[44]     trb3_periph_blank|INP[44]     FD1S3DX     Q       Pout6[44]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[44\]\.retr[44]     trb3_periph_blank|INP[44]     FD1S3BX     D       Pout6_i[44]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[44\]\.C[44] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[44\]\.retr[44] / D
    The start point is clocked by            trb3_periph_blank|INP[44] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[44] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[44\]\.C[44]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[44]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[44\]\.C_RNII4G2[44]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[44\]\.C_RNII4G2[44]     INV         Z        Out     0.682     1.750       -         
Pout6_i[44]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[44\]\.retr[44]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: trb3_periph_blank|INP[45]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                        Arrival           
Instance                                           Reference                     Type        Pin     Net           Time        Slack 
                                                   Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[45\]\.C[45]     trb3_periph_blank|INP[45]     FD1S3DX     Q       Pout6[45]     1.069       -0.275
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required           
Instance                                                 Reference                     Type        Pin     Net             Time         Slack 
                                                         Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.iretrig.retrigger\[45\]\.retr[45]     trb3_periph_blank|INP[45]     FD1S3BX     D       Pout6_i[45]     1.475        -0.275
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.559
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.475

    - Propagation time:                      1.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                1
    Starting point:                          ScatterTrigger.ps6.ireg.input_reg\[45\]\.C[45] / Q
    Ending point:                            ScatterTrigger.ps6.iretrig.retrigger\[45\]\.retr[45] / D
    The start point is clocked by            trb3_periph_blank|INP[45] [rising] on pin CK
    The end   point is clocked by            trb3_periph_blank|INP[45] [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ScatterTrigger.ps6.ireg.input_reg\[45\]\.C[45]             FD1S3DX     Q        Out     1.069     1.069       -         
Pout6[45]                                                  Net         -        -       -         -           2         
ScatterTrigger.ps6.ireg.input_reg\[45\]\.C_RNIKC56[45]     INV         A        In      0.000     1.069       -         
ScatterTrigger.ps6.ireg.input_reg\[45\]\.C_RNIKC56[45]     INV         Z        Out     0.682     1.750       -         
Pout6_i[45]                                                Net         -        -       -         -           8         
ScatterTrigger.ps6.iretrig.retrigger\[45\]\.retr[45]       FD1S3BX     D        In      0.000     1.750       -         
========================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                            Starting                                  Arrival           
Instance                                                                                                                    Reference     Type     Pin     Net        Time        Slack 
                                                                                                                            Clock                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5     System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.AND2_t5               System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.AND2_t5                            System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.2\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_MEDIA_UPLINK.THE_FIFO_FPGA_TO_SFP.FIFO_DP_BRAM.AND2_t11                                                                 System        AND2     Z       rden_i     0.000       -0.184
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                 Starting                                     Required           
Instance                                                                                                                         Reference     Type      Pin     Net          Time         Slack 
                                                                                                                                 Clock                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_0               System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_MEDIA_UPLINK.THE_FIFO_FPGA_TO_SFP.FIFO_DP_BRAM.af_set_cmp_0                                                                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0     System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.2\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_0                            System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
=================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                              Net        -        -       -         -           35        
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                                            Net        -        -       -         -           1         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
================================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                    Net        -        -       -         -           48        
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                                  Net        -        -       -         -           1         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
======================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                       Net        -        -       -         -           35        
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                     Net        -        -       -         -           1         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
=========================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:04m:16s; CPU Time elapsed 0h:04m:41s; Memory used current: 288MB peak: 333MB)


Finished timing report (Real Time elapsed 0h:04m:16s; CPU Time elapsed 0h:04m:41s; Memory used current: 288MB peak: 333MB)

---------------------------------------
Resource Usage Report
Part: lfe3_150ea-8

Register bits: 8664 of 149040 (6%)
PIC Latch:       0
I/O cells:       98
Block Rams : 25 of 372 (6%)


Details:
AND2:           55
BB:             3
CB2:            82
CCU2C:          1111
CU2:            163
DP16KC:         16
DPR16X4C:       12
FADD2B:         152
FD1P3AX:        2658
FD1P3AY:        15
FD1P3BX:        26
FD1P3DX:        649
FD1P3IX:        650
FD1P3JX:        50
FD1S3AX:        1911
FD1S3AY:        15
FD1S3BX:        69
FD1S3DX:        533
FD1S3IX:        1947
FD1S3JX:        140
FSUB2B:         37
GSR:            1
IB:             52
IFS1P3DX:       1
INV:            271
L6MUX21:        405
OB:             36
OBZ:            7
OR2:            2
ORCALUT4:       8164
PDPW16KC:       8
PFUMX:          1030
PUR:            1
ROM16X1A:       64
SP16KC:         1
SPR16X4C:       11
VHI:            193
VLO:            193
XOR2:           46
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:04m:21s; CPU Time elapsed 0h:04m:44s; Memory used current: 77MB peak: 333MB)

Process took 0h:04m:22s realtime, 0h:04m:44s cputime
# Fri Mar 22 17:13:54 2019

###########################################################]
