<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8 Project: /mnt/V8SourceCode/src/codegen/riscv/extension-riscv-d.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">V8 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('extension-riscv-d_8cc_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">extension-riscv-d.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="extension-riscv-d_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright 2022 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="extension-riscv-d_8h.html">src/codegen/riscv/extension-riscv-d.h</a>&quot;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// RV32D Standard Extension</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a81525e138a66b3bc790bac90e1240dc8">   10</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a81525e138a66b3bc790bac90e1240dc8">AssemblerRISCVD::fld</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">GenInstrLoadFP_ri</a>(0b011, rd, rs1, imm12);</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;}</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a89a1f3d651ed5147a4a321f650551b82">   14</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a89a1f3d651ed5147a4a321f650551b82">AssemblerRISCVD::fsd</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> source, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> base, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">GenInstrStoreFP_rri</a>(0b011, base, source, imm12);</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;}</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ae1157dcf8dc732f09c02bee78365c737">   18</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ae1157dcf8dc732f09c02bee78365c737">AssemblerRISCVD::fmadd_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;                              <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs3, <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(0b01, <a class="code" href="namespacev8_1_1internal.html#ad0d4d8147752b9e5bcb563f1c671a016">MADD</a>, rd, rs1, rs2, rs3, frm);</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;}</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ad0cd8559afcd1cf8a680c3f95550bb33">   23</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ad0cd8559afcd1cf8a680c3f95550bb33">AssemblerRISCVD::fmsub_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;                              <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs3, <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(0b01, <a class="code" href="namespacev8_1_1internal.html#a3a93ddc2530e927fa3c55a3f1a3dc544">MSUB</a>, rd, rs1, rs2, rs3, frm);</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;}</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a5a6e3ed120a4c8b791a2a3363cc304d4">   28</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a5a6e3ed120a4c8b791a2a3363cc304d4">AssemblerRISCVD::fnmsub_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                               <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs3, <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(0b01, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a5262df87b3f54cceeb67206ffdf90f9d">NMSUB</a>, rd, rs1, rs2, rs3, frm);</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;}</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#aa3d90f21ca7887a00e01a1b64f04c315">   33</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#aa3d90f21ca7887a00e01a1b64f04c315">AssemblerRISCVD::fnmadd_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                               <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs3, <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(0b01, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a2fc2969ea3cb89a3d03c1d8dc5cd91b9">NMADD</a>, rd, rs1, rs2, rs3, frm);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a15c0d6dd29bf95b4d76ee4c4dfd6a743">   38</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a15c0d6dd29bf95b4d76ee4c4dfd6a743">AssemblerRISCVD::fadd_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0000001, frm, rd, rs1, rs2);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a082fc535889ed7ad1948ae195f96061c">   43</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a082fc535889ed7ad1948ae195f96061c">AssemblerRISCVD::fsub_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0000101, frm, rd, rs1, rs2);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ac5a98eeaa04dfd70f63e1f53243aae95">   48</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ac5a98eeaa04dfd70f63e1f53243aae95">AssemblerRISCVD::fmul_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0001001, frm, rd, rs1, rs2);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a9e0cb50729d9efb3d3e4b3541646e62d">   53</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a9e0cb50729d9efb3d3e4b3541646e62d">AssemblerRISCVD::fdiv_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0001101, frm, rd, rs1, rs2);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a788d5d3ea2c60e494d5cd25503342fc0">   58</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a788d5d3ea2c60e494d5cd25503342fc0">AssemblerRISCVD::fsqrt_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0101101, frm, rd, rs1, zero_reg);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a617d2140b003e8c6e212c6db6878e796">   63</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a617d2140b003e8c6e212c6db6878e796">AssemblerRISCVD::fsgnj_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                              <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0010001, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a12fa29f66eb9af83163e02a7887a4f00">   68</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a12fa29f66eb9af83163e02a7887a4f00">AssemblerRISCVD::fsgnjn_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                               <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0010001, 0b001, rd, rs1, rs2);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a01827be318dc48287d0a8f5b8027e8a3">   73</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a01827be318dc48287d0a8f5b8027e8a3">AssemblerRISCVD::fsgnjx_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                               <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0010001, 0b010, rd, rs1, rs2);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#aedd0ec51d9ff8d1056fa269dcb9fabde">   78</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#aedd0ec51d9ff8d1056fa269dcb9fabde">AssemblerRISCVD::fmin_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0010101, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ab4b9b8033bae3161cb13976bdac28381">   82</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ab4b9b8033bae3161cb13976bdac28381">AssemblerRISCVD::fmax_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0010101, 0b001, rd, rs1, rs2);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a0f537c0bee9bbfe069cf34b9f12bc3a7">   86</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a0f537c0bee9bbfe069cf34b9f12bc3a7">AssemblerRISCVD::fcvt_s_d</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0100000, frm, rd, rs1, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(1));</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a23d38b93b34e6b0374c16b103e0f5895">   91</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a23d38b93b34e6b0374c16b103e0f5895">AssemblerRISCVD::fcvt_d_s</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b0100001, frm, rd, rs1, zero_reg);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a50629b492ad1f767ddba7682fe4de5e6">   96</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a50629b492ad1f767ddba7682fe4de5e6">AssemblerRISCVD::feq_d</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1010001, 0b010, rd, rs1, rs2);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a1b9d0267bfed40cc34e676adffc4d31c">  100</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a1b9d0267bfed40cc34e676adffc4d31c">AssemblerRISCVD::flt_d</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1010001, 0b001, rd, rs1, rs2);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;}</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a573ae9cc88cfc6e3464e2983da6e5c1a">  104</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a573ae9cc88cfc6e3464e2983da6e5c1a">AssemblerRISCVD::fle_d</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1010001, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#aee5885bb5c192319a522239a28181405">  108</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#aee5885bb5c192319a522239a28181405">AssemblerRISCVD::fclass_d</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1) {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1110001, 0b001, rd, rs1, zero_reg);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a50a36eb61e4be29dba4828b8df81d6f6">  112</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a50a36eb61e4be29dba4828b8df81d6f6">AssemblerRISCVD::fcvt_w_d</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1100001, frm, rd, rs1, zero_reg);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a0810e71117b94e2641c4d8169db75b0b">  117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a0810e71117b94e2641c4d8169db75b0b">AssemblerRISCVD::fcvt_wu_d</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1100001, frm, rd, rs1, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(1));</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a62ab60187606816be2626916e0775a17">  122</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#a62ab60187606816be2626916e0775a17">AssemblerRISCVD::fcvt_d_w</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1101001, frm, rd, rs1, zero_reg);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ae3f3f35911bff1999df772c21fe32873">  127</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVD.html#ae3f3f35911bff1999df772c21fe32873">AssemblerRISCVD::fcvt_d_wu</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1101001, frm, rd, rs1, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(1));</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// RV64D Standard Extension (in addition to RV32D)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVD::fcvt_l_d(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1100001, frm, rd, rs1, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(2));</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVD::fcvt_lu_d(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, FPURegister rs1,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1100001, frm, rd, rs1, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(3));</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVD::fmv_x_d(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, FPURegister rs1) {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1110001, 0b000, rd, rs1, zero_reg);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVD::fcvt_d_l(FPURegister rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1101001, frm, rd, rs1, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(2));</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVD::fcvt_d_lu(FPURegister rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1101001, frm, rd, rs1, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(3));</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVD::fmv_d_x(FPURegister rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1) {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(0b1111001, 0b000, rd, rs1, zero_reg);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}  <span class="comment">// namespace internal</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}  <span class="comment">// namespace v8</span></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a01827be318dc48287d0a8f5b8027e8a3"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a01827be318dc48287d0a8f5b8027e8a3">v8::internal::AssemblerRISCVD::fsgnjx_d</a></div><div class="ttdeci">void fsgnjx_d(FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00073">extension-riscv-d.cc:73</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a0810e71117b94e2641c4d8169db75b0b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a0810e71117b94e2641c4d8169db75b0b">v8::internal::AssemblerRISCVD::fcvt_wu_d</a></div><div class="ttdeci">void fcvt_wu_d(Register rd, FPURegister rs1, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00117">extension-riscv-d.cc:117</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a082fc535889ed7ad1948ae195f96061c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a082fc535889ed7ad1948ae195f96061c">v8::internal::AssemblerRISCVD::fsub_d</a></div><div class="ttdeci">void fsub_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00043">extension-riscv-d.cc:43</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a0f537c0bee9bbfe069cf34b9f12bc3a7"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a0f537c0bee9bbfe069cf34b9f12bc3a7">v8::internal::AssemblerRISCVD::fcvt_s_d</a></div><div class="ttdeci">void fcvt_s_d(FPURegister rd, FPURegister rs1, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00086">extension-riscv-d.cc:86</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a12fa29f66eb9af83163e02a7887a4f00"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a12fa29f66eb9af83163e02a7887a4f00">v8::internal::AssemblerRISCVD::fsgnjn_d</a></div><div class="ttdeci">void fsgnjn_d(FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00068">extension-riscv-d.cc:68</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a15c0d6dd29bf95b4d76ee4c4dfd6a743"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a15c0d6dd29bf95b4d76ee4c4dfd6a743">v8::internal::AssemblerRISCVD::fadd_d</a></div><div class="ttdeci">void fadd_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00038">extension-riscv-d.cc:38</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a1b9d0267bfed40cc34e676adffc4d31c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a1b9d0267bfed40cc34e676adffc4d31c">v8::internal::AssemblerRISCVD::flt_d</a></div><div class="ttdeci">void flt_d(Register rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00100">extension-riscv-d.cc:100</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a23d38b93b34e6b0374c16b103e0f5895"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a23d38b93b34e6b0374c16b103e0f5895">v8::internal::AssemblerRISCVD::fcvt_d_s</a></div><div class="ttdeci">void fcvt_d_s(FPURegister rd, FPURegister rs1, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00091">extension-riscv-d.cc:91</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a50629b492ad1f767ddba7682fe4de5e6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a50629b492ad1f767ddba7682fe4de5e6">v8::internal::AssemblerRISCVD::feq_d</a></div><div class="ttdeci">void feq_d(Register rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00096">extension-riscv-d.cc:96</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a50a36eb61e4be29dba4828b8df81d6f6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a50a36eb61e4be29dba4828b8df81d6f6">v8::internal::AssemblerRISCVD::fcvt_w_d</a></div><div class="ttdeci">void fcvt_w_d(Register rd, FPURegister rs1, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00112">extension-riscv-d.cc:112</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a573ae9cc88cfc6e3464e2983da6e5c1a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a573ae9cc88cfc6e3464e2983da6e5c1a">v8::internal::AssemblerRISCVD::fle_d</a></div><div class="ttdeci">void fle_d(Register rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00104">extension-riscv-d.cc:104</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a5a6e3ed120a4c8b791a2a3363cc304d4"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a5a6e3ed120a4c8b791a2a3363cc304d4">v8::internal::AssemblerRISCVD::fnmsub_d</a></div><div class="ttdeci">void fnmsub_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00028">extension-riscv-d.cc:28</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a617d2140b003e8c6e212c6db6878e796"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a617d2140b003e8c6e212c6db6878e796">v8::internal::AssemblerRISCVD::fsgnj_d</a></div><div class="ttdeci">void fsgnj_d(FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00063">extension-riscv-d.cc:63</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a62ab60187606816be2626916e0775a17"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a62ab60187606816be2626916e0775a17">v8::internal::AssemblerRISCVD::fcvt_d_w</a></div><div class="ttdeci">void fcvt_d_w(FPURegister rd, Register rs1, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00122">extension-riscv-d.cc:122</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a788d5d3ea2c60e494d5cd25503342fc0"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a788d5d3ea2c60e494d5cd25503342fc0">v8::internal::AssemblerRISCVD::fsqrt_d</a></div><div class="ttdeci">void fsqrt_d(FPURegister rd, FPURegister rs1, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00058">extension-riscv-d.cc:58</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a81525e138a66b3bc790bac90e1240dc8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a81525e138a66b3bc790bac90e1240dc8">v8::internal::AssemblerRISCVD::fld</a></div><div class="ttdeci">void fld(FPURegister rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00010">extension-riscv-d.cc:10</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a89a1f3d651ed5147a4a321f650551b82"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a89a1f3d651ed5147a4a321f650551b82">v8::internal::AssemblerRISCVD::fsd</a></div><div class="ttdeci">void fsd(FPURegister source, Register base, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00014">extension-riscv-d.cc:14</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_a9e0cb50729d9efb3d3e4b3541646e62d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#a9e0cb50729d9efb3d3e4b3541646e62d">v8::internal::AssemblerRISCVD::fdiv_d</a></div><div class="ttdeci">void fdiv_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00053">extension-riscv-d.cc:53</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_aa3d90f21ca7887a00e01a1b64f04c315"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#aa3d90f21ca7887a00e01a1b64f04c315">v8::internal::AssemblerRISCVD::fnmadd_d</a></div><div class="ttdeci">void fnmadd_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00033">extension-riscv-d.cc:33</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_ab4b9b8033bae3161cb13976bdac28381"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#ab4b9b8033bae3161cb13976bdac28381">v8::internal::AssemblerRISCVD::fmax_d</a></div><div class="ttdeci">void fmax_d(FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00082">extension-riscv-d.cc:82</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_ac5a98eeaa04dfd70f63e1f53243aae95"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#ac5a98eeaa04dfd70f63e1f53243aae95">v8::internal::AssemblerRISCVD::fmul_d</a></div><div class="ttdeci">void fmul_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00048">extension-riscv-d.cc:48</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_ad0cd8559afcd1cf8a680c3f95550bb33"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#ad0cd8559afcd1cf8a680c3f95550bb33">v8::internal::AssemblerRISCVD::fmsub_d</a></div><div class="ttdeci">void fmsub_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00023">extension-riscv-d.cc:23</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_ae1157dcf8dc732f09c02bee78365c737"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#ae1157dcf8dc732f09c02bee78365c737">v8::internal::AssemblerRISCVD::fmadd_d</a></div><div class="ttdeci">void fmadd_d(FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00018">extension-riscv-d.cc:18</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_ae3f3f35911bff1999df772c21fe32873"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#ae3f3f35911bff1999df772c21fe32873">v8::internal::AssemblerRISCVD::fcvt_d_wu</a></div><div class="ttdeci">void fcvt_d_wu(FPURegister rd, Register rs1, FPURoundingMode frm=RNE)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00127">extension-riscv-d.cc:127</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_aedd0ec51d9ff8d1056fa269dcb9fabde"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#aedd0ec51d9ff8d1056fa269dcb9fabde">v8::internal::AssemblerRISCVD::fmin_d</a></div><div class="ttdeci">void fmin_d(FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00078">extension-riscv-d.cc:78</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVD_html_aee5885bb5c192319a522239a28181405"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVD.html#aee5885bb5c192319a522239a28181405">v8::internal::AssemblerRISCVD::fclass_d</a></div><div class="ttdeci">void fclass_d(Register rd, FPURegister rs1)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-d_8cc_source.html#l00108">extension-riscv-d.cc:108</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a534db77c149492eb5e44bccfa4ed612c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">v8::internal::AssemblerRiscvBase::GenInstrR4</a></div><div class="ttdeci">void GenInstrR4(uint8_t funct2, BaseOpcode opcode, Register rd, Register rs1, Register rs2, Register rs3, FPURoundingMode frm)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00110">base-assembler-riscv.cc:110</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a986b4203cbddabe1645f00246bf683a5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">v8::internal::AssemblerRiscvBase::GenInstrStoreFP_rri</a></div><div class="ttdeci">void GenInstrStoreFP_rri(uint8_t funct3, Register rs1, FPURegister rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00458">base-assembler-riscv.cc:458</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aab88bf8af5ce22a96aab492f9b547033"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">v8::internal::AssemblerRiscvBase::GenInstrALUFP_rr</a></div><div class="ttdeci">void GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00463">base-assembler-riscv.cc:463</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_adb88251b69568c10eac6a439000f2a4d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">v8::internal::AssemblerRiscvBase::GenInstrLoadFP_ri</a></div><div class="ttdeci">void GenInstrLoadFP_ri(uint8_t funct3, FPURegister rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00453">base-assembler-riscv.cc:453</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1FPURegister_html"><div class="ttname"><a href="classv8_1_1internal_1_1FPURegister.html">v8::internal::FPURegister</a></div><div class="ttdef"><b>Definition:</b> <a href="register-loong64_8h_source.html#l00145">register-loong64.h:145</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition:</b> <a href="register-arm_8h_source.html#l00070">register-arm.h:70</a></div></div>
<div class="ttc" id="aextension-riscv-d_8h_html"><div class="ttname"><a href="extension-riscv-d_8h.html">extension-riscv-d.h</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_a511cc0636aed6a00d37d3e7cc0ec4e7c"><div class="ttname"><a href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">unibrow::int16_t</a></div><div class="ttdeci">signed short int16_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00040">unicode.cc:40</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_1_1ETWJITInterface_html_a6782da00e5166055555c65db3a9ec7eb"><div class="ttname"><a href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">v8::internal::ETWJITInterface::Register</a></div><div class="ttdeci">void Register()</div><div class="ttdef"><b>Definition:</b> <a href="etw-jit-win_8cc_source.html#l00187">etw-jit-win.cc:187</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3a93ddc2530e927fa3c55a3f1a3dc544"><div class="ttname"><a href="namespacev8_1_1internal.html#a3a93ddc2530e927fa3c55a3f1a3dc544">v8::internal::MSUB</a></div><div class="ttdeci">constexpr DataProcessing3SourceOp MSUB</div><div class="ttdef"><b>Definition:</b> <a href="constants-arm64_8h_source.html#l01277">constants-arm64.h:1277</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition:</b> <a href="wasm-objects-inl_8h_source.html#l00453">wasm-objects-inl.h:453</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aad4614e9eaee9371d87d0f56ffb440e3"><div class="ttname"><a href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">v8::internal::ToRegister</a></div><div class="ttdeci">Register ToRegister(int num)</div><div class="ttdef"><b>Definition:</b> <a href="assembler-riscv_8cc_source.html#l00176">assembler-riscv.cc:176</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ad0d4d8147752b9e5bcb563f1c671a016"><div class="ttname"><a href="namespacev8_1_1internal.html#ad0d4d8147752b9e5bcb563f1c671a016">v8::internal::MADD</a></div><div class="ttdeci">constexpr DataProcessing3SourceOp MADD</div><div class="ttdef"><b>Definition:</b> <a href="constants-arm64_8h_source.html#l01272">constants-arm64.h:1272</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ae44b680736024dd587e6d14f2db2a13b"><div class="ttname"><a href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">v8::internal::FPURoundingMode</a></div><div class="ttdeci">FPURoundingMode</div><div class="ttdef"><b>Definition:</b> <a href="constants-loong64_8h_source.html#l00671">constants-loong64.h:671</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a2fc2969ea3cb89a3d03c1d8dc5cd91b9"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a2fc2969ea3cb89a3d03c1d8dc5cd91b9">v8::internal::NMADD</a></div><div class="ttdeci">@ NMADD</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00647">base-constants-riscv.h:647</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a5262df87b3f54cceeb67206ffdf90f9d"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a5262df87b3f54cceeb67206ffdf90f9d">v8::internal::NMSUB</a></div><div class="ttdeci">@ NMSUB</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00646">base-constants-riscv.h:646</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdoc">This file provides additional API on top of the default one for making API calls, which come from emb...</div><div class="ttdef"><b>Definition:</b> <a href="api-arguments-inl_8h_source.html#l00019">api-arguments-inl.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19225156eb7ba052e31d1a736469917a.html">mnt</a></li><li class="navelem"><a class="el" href="dir_3536f6d353061322e9ef91134b76e9ed.html">V8SourceCode</a></li><li class="navelem"><a class="el" href="dir_fbd53c45610d490c9fb8d0716db4e3a3.html">src</a></li><li class="navelem"><a class="el" href="dir_313fec8840c8aa07b688695bcdb7b436.html">codegen</a></li><li class="navelem"><a class="el" href="dir_a3d39f0345b5385cefd161658c3b000f.html">riscv</a></li><li class="navelem"><a class="el" href="extension-riscv-d_8cc.html">extension-riscv-d.cc</a></li>
    <li class="footer">Generated on Thu Jun 12 2025 15:54:21 for V8 Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
