#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul  4 20:25:42 2021
# Process ID: 28692
# Current directory: C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1
# Command line: vivado.exe -log MiniMIPS32_SYS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MiniMIPS32_SYS.tcl
# Log file: C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/MiniMIPS32_SYS.vds
# Journal file: C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MiniMIPS32_SYS.tcl -notrace
Command: synth_design -top MiniMIPS32_SYS -part xc7a35tftg256-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 360.297 ; gain = 98.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MiniMIPS32_SYS' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32_SYS.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MiniMIPS32' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32.sv:3]
INFO: [Synth 8-6157] synthesizing module 'big2little' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/big2little.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'big2little' (1#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/big2little.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PC_trigger' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/PC_trigger.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_trigger' (2#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/PC_trigger.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rca' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/rca.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/fulladder.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (3#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/fulladder.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'rca' (4#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/rca.sv:3]
WARNING: [Synth 8-3848] Net A2 in module/entity alu does not have driver. [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:23]
WARNING: [Synth 8-3848] Net B2 in module/entity alu does not have driver. [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:24]
WARNING: [Synth 8-3848] Net Cin2 in module/entity alu does not have driver. [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:3]
WARNING: [Synth 8-350] instance 'PCPLUS4' of module 'alu' requires 6 connections, but only 4 given [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32.sv:59]
INFO: [Synth 8-6157] synthesizing module 'reg_file_32' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/reg_file_32.sv:21]
WARNING: [Synth 8-5788] Register regs_32_32_reg[31] in module reg_file_32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/reg_file_32.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'reg_file_32' (6#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/reg_file_32.sv:21]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:55]
WARNING: [Synth 8-87] always_comb on 'RegWrite_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:45]
WARNING: [Synth 8-87] always_comb on 'RegDst_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:46]
WARNING: [Synth 8-87] always_comb on 'ALUSrcB_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:47]
WARNING: [Synth 8-87] always_comb on 'ALUSrcA_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:48]
WARNING: [Synth 8-87] always_comb on 'ZeroOrNot_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:49]
WARNING: [Synth 8-87] always_comb on 'ExtendType_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:50]
WARNING: [Synth 8-87] always_comb on 'Branch_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:51]
WARNING: [Synth 8-87] always_comb on 'JCondition_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:52]
WARNING: [Synth 8-87] always_comb on 'MemWrite_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:53]
WARNING: [Synth 8-87] always_comb on 'MemtoReg_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:54]
WARNING: [Synth 8-87] always_comb on 'ALUControl_reg' did not result in combinational logic [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (7#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:23]
CRITICAL WARNING: [Synth 8-5972] variable 'ExtendType' cannot be written by both continuous and procedural assignments [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32.sv:92]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mux_2.sv:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (8#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mux_2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend_32' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/sign_extend_32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend_32' (9#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/sign_extend_32.sv:23]
WARNING: [Synth 8-350] instance 'PCBRANCH' of module 'alu' requires 6 connections, but only 4 given [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32.sv:102]
INFO: [Synth 8-6157] synthesizing module 'mux_2__parameterized0' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mux_2.sv:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2__parameterized0' (9#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mux_2.sv:23]
WARNING: [Synth 8-350] instance 'MAINALU' of module 'alu' requires 6 connections, but only 5 given [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'MiniMIPS32' (10#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32.sv:3]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/.Xil/Vivado-28692-LAPTOP-TLHLP7T6/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (11#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/.Xil/Vivado-28692-LAPTOP-TLHLP7T6/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/.Xil/Vivado-28692-LAPTOP-TLHLP7T6/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (12#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/.Xil/Vivado-28692-LAPTOP-TLHLP7T6/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MiniMIPS32_SYS' (13#1) [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32_SYS.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 414.738 ; gain = 152.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[31] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[30] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[29] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[28] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[27] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[26] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[25] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[24] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[23] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[22] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[21] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[20] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[19] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[18] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[17] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[16] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[15] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[14] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[13] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[12] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[11] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[10] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[9] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[8] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[7] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[6] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[5] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[4] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[3] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[2] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[1] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In1[0] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[31] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[30] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[29] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[28] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[27] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[26] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[25] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[24] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[23] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[22] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[21] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[20] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[19] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[18] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[17] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[16] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[15] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[14] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[13] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[12] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[11] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[10] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[9] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[8] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[7] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[6] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[5] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[4] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[3] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[2] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[1] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:In2[0] to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
WARNING: [Synth 8-3295] tying undriven pin rcadder2:Cin to constant 0 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:30]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 414.738 ; gain = 152.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 414.738 ; gain = 152.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [c:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [c:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom'
Finished Parsing XDC File [c:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom'
Parsing XDC File [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MiniMIPS32_SYS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MiniMIPS32_SYS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 755.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 755.879 ; gain = 493.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 755.879 ; gain = 493.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 755.879 ; gain = 493.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:42]
INFO: [Synth 8-5546] ROM "regs_32_32_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_32_32_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_r_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'A1_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'B1_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'Cin1_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/alu.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'JCondition_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroOrNot_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'ExtendType_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/control_unit.sv:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 755.879 ; gain = 493.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 27    
	  16 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MiniMIPS32_SYS 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module PC_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module reg_file_32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module mux_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sign_extend_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux_2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MiniMIPS32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-5546] ROM "led_r_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (CPU/CONTROLUNIT/ExtendType_reg) is unused and will be removed from module MiniMIPS32_SYS.
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[30]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[29]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[28]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[27]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[26]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[25]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[24]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[23]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[22]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[21]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[20]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[19]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[18]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/PCBRANCH/A1_reg[17]' (LD) to 'CPU/PCBRANCH/A1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCBRANCH /\A1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCBRANCH /\A1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCBRANCH /Cin1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CPU/PCPLUS4 /\B1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /Cin1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/PCPLUS4 /\B1_reg[9] )
WARNING: [Synth 8-3332] Sequential element (A1_reg[31]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[30]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[29]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[28]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[27]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[26]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[25]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[24]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[23]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[22]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[21]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[20]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[19]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[18]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[17]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[16]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[15]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[14]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[13]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[12]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[11]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[10]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[9]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[8]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[7]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[6]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[5]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[4]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[3]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[2]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[1]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[0]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[31]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[30]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[29]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[28]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[27]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[26]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[25]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[24]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[23]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[22]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[21]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[20]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[19]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[18]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[17]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[16]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[15]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[14]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[13]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[12]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[11]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[10]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[9]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[8]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[7]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[6]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[5]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[4]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[3]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[2]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[1]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (B1_reg[0]) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (Cin1_reg) is unused and will be removed from module alu__1.
WARNING: [Synth 8-3332] Sequential element (A1_reg[31]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[16]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[15]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[14]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[13]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[12]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[11]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[10]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[9]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[8]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[7]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[6]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[5]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[4]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[3]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[2]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[1]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (A1_reg[0]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[31]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[30]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[29]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[28]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[27]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[26]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[25]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[24]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[23]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[22]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[21]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[20]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[19]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[18]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[17]) is unused and will be removed from module alu__2.
WARNING: [Synth 8-3332] Sequential element (B1_reg[16]) is unused and will be removed from module alu__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 755.879 ; gain = 493.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 796.168 ; gain = 534.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 798.652 ; gain = 536.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_1149 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_rom      |         1|
|2     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_ram |     1|
|2     |inst_rom |     1|
|3     |BUFG     |     2|
|4     |CARRY4   |    14|
|5     |DSP48E1  |    10|
|6     |LUT1     |     2|
|7     |LUT2     |    60|
|8     |LUT3     |   156|
|9     |LUT4     |   116|
|10    |LUT5     |   194|
|11    |LUT6     |   876|
|12    |MUXF7    |   281|
|13    |MUXF8    |    32|
|14    |FDCE     |   992|
|15    |FDPE     |     8|
|16    |FDRE     |    34|
|17    |LD       |    78|
|18    |IBUF     |     2|
|19    |OBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+----------------+----------------------+------+
|      |Instance        |Module                |Cells |
+------+----------------+----------------------+------+
|1     |top             |                      |  2923|
|2     |  CPU           |MiniMIPS32            |  2851|
|3     |    ALUSRCAMUX  |mux_2__parameterized0 |    32|
|4     |    CONTROLUNIT |control_unit          |   574|
|5     |    MAINALU     |alu                   |   199|
|6     |    PCBRANCH    |alu_0                 |     5|
|7     |    PCPLUS4     |alu_1                 |     8|
|8     |    PCTRIGGER   |PC_trigger            |    10|
|9     |    REGFILE32   |reg_file_32           |  2023|
+------+----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 829.180 ; gain = 567.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 829.180 ; gain = 226.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 829.180 ; gain = 567.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  LD => LDCE: 78 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 198 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 829.180 ; gain = 578.676
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/v25bh/Desktop/Lab5/MiniMIPS32_stu/MiniMIPS32/MiniMIPS32.runs/synth_1/MiniMIPS32_SYS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MiniMIPS32_SYS_utilization_synth.rpt -pb MiniMIPS32_SYS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 829.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul  4 20:27:32 2021...
