#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001db54364280 .scope module, "mealy_tb" "mealy_tb" 2 3;
 .timescale -6 -15;
P_000001db5435fc80 .param/l "blue_state" 0 2 8, C4<11>;
P_000001db5435fcb8 .param/l "green_state" 0 2 7, C4<10>;
P_000001db5435fcf0 .param/l "red_state" 0 2 6, C4<01>;
P_000001db5435fd28 .param/l "white_state" 0 2 5, C4<00>;
v000001db54316d90_0 .var "blue", 0 0;
v000001db543e90e0_0 .var "clk", 0 0;
v000001db543e9b80_0 .net "current_state", 1 0, v000001db54364410_0;  1 drivers
v000001db543e8f00_0 .var/real "delay", 0 0;
v000001db543e9c20_0 .var/i "error_count", 31 0;
v000001db543e8fa0_0 .var "green", 0 0;
v000001db543e9180_0 .net "mealy_out", 0 0, v000001db54316b10_0;  1 drivers
v000001db543e9400_0 .net "next_state", 1 0, v000001db54316bb0_0;  1 drivers
v000001db543e9220_0 .var "red", 0 0;
v000001db543e9680_0 .var "reset", 0 0;
v000001db543e92c0_0 .var/i "tb_cycle_number", 31 0;
v000001db543e9540_0 .var/i "total_errors", 31 0;
E_000001db54389b80 .event anyedge, v000001db543e92c0_0;
E_000001db543896c0 .event "watchdog";
E_000001db54389080 .event "tb_cycle_update";
E_000001db54389f80 .event "state_loop";
E_000001db543897c0 .event "reset_fsm";
E_000001db54389740 .event "error_print";
S_000001db5436be20 .scope task, "error_print_task" "error_print_task" 2 45, 2 45 0, S_000001db54364280;
 .timescale -6 -15;
E_000001db543893c0 .event posedge, v000001db5436c1e0_0;
TD_mealy_tb.error_print_task ;
    %wait E_000001db543893c0;
    %load/vec4 v000001db543e9c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 48 "$display", "Case Passed:", v000001db543e9c20_0, " error(s)" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$display", "Case Failed:", v000001db543e9c20_0, " error(s)" {0 0 0};
T_0.1 ;
    %load/vec4 v000001db543e9540_0;
    %load/vec4 v000001db543e9c20_0;
    %add;
    %store/vec4 v000001db543e9540_0, 0, 32;
    %end;
S_000001db5436bfb0 .scope module, "fsm" "mealy" 2 78, 3 1 0, S_000001db54364280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "red";
    .port_info 3 /INPUT 1 "green";
    .port_info 4 /INPUT 1 "blue";
    .port_info 5 /OUTPUT 1 "mealy_out";
    .port_info 6 /OUTPUT 2 "current_state";
    .port_info 7 /OUTPUT 2 "next_state";
P_000001db5438b3b0 .param/l "blue_state" 0 3 6, C4<11>;
P_000001db5438b3e8 .param/l "green_state" 0 3 5, C4<10>;
P_000001db5438b420 .param/l "red_state" 0 3 4, C4<01>;
P_000001db5438b458 .param/l "white_state" 0 3 3, C4<00>;
v000001db5436c140_0 .net "blue", 0 0, v000001db54316d90_0;  1 drivers
v000001db5436c1e0_0 .net "clk", 0 0, v000001db543e90e0_0;  1 drivers
v000001db54364410_0 .var "current_state", 1 0;
v000001db543644b0_0 .net "green", 0 0, v000001db543e8fa0_0;  1 drivers
v000001db54316b10_0 .var "mealy_out", 0 0;
v000001db54316bb0_0 .var "next_state", 1 0;
v000001db54316c50_0 .net "red", 0 0, v000001db543e9220_0;  1 drivers
v000001db54316cf0_0 .net "reset", 0 0, v000001db543e9680_0;  1 drivers
E_000001db54389600 .event posedge, v000001db54316cf0_0, v000001db5436c1e0_0;
E_000001db54389a00 .event anyedge, v000001db54364410_0, v000001db5436c140_0, v000001db543644b0_0, v000001db54316c50_0;
    .scope S_000001db5436bfb0;
T_1 ;
    %wait E_000001db54389a00;
    %load/vec4 v000001db54364410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001db54316c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001db543644b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.10, 8;
    %load/vec4 v000001db5436c140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.10;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
T_1.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001db543644b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v000001db54316c50_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.15, 8;
    %load/vec4 v000001db5436c140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.15;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
T_1.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
T_1.12 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001db5436c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v000001db54316c50_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.20, 8;
    %load/vec4 v000001db543644b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.20;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
T_1.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
T_1.17 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001db54316c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v000001db543644b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v000001db5436c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
    %jmp T_1.26;
T_1.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db54316b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db54316bb0_0, 0, 2;
T_1.26 ;
T_1.24 ;
T_1.22 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001db5436bfb0;
T_2 ;
    %wait E_000001db54389600;
    %load/vec4 v000001db54316cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db54364410_0, 0, 2;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001db54316bb0_0;
    %store/vec4 v000001db54364410_0, 0, 2;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001db54364280;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001db543e92c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %pushi/real 1717986918, 4062; load=0.100000
    %pushi/real 1677722, 4040; load=0.100000
    %add/wr;
    %store/real v000001db543e8f00_0;
    %end;
    .thread T_3;
    .scope S_000001db54364280;
T_4 ;
T_4.0 ;
    %wait E_000001db54389080;
    %load/vec4 v000001db543e92c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001db543e92c0_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001db54364280;
T_5 ;
T_5.0 ;
    %wait E_000001db54389740;
    %load/vec4 v000001db543e9c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.1, 4;
    %vpi_call 2 39 "$display", "Case Passed:", v000001db543e9c20_0, " error(s)" {0 0 0};
    %jmp T_5.2;
T_5.1 ;
    %vpi_call 2 40 "$display", "Case Failed:", v000001db543e9c20_0, " error(s)" {0 0 0};
T_5.2 ;
    %load/vec4 v000001db543e9540_0;
    %load/vec4 v000001db543e9c20_0;
    %add;
    %store/vec4 v000001db543e9540_0, 0, 32;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001db54364280;
T_6 ;
T_6.0 ;
    %wait E_000001db543896c0;
    %load/real v000001db543e8f00_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 60 "$display", "\012Total Error Count: ", v000001db543e9540_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001db54364280;
T_7 ;
T_7.0 ;
    %wait E_000001db543897c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db54316d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001db543e9680_0, 0;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e9680_0, 0;
    %event E_000001db54389080;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001db54364280;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e90e0_0, 0;
T_8.0 ;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001db543e90e0_0;
    %inv;
    %assign/vec4 v000001db543e90e0_0, 0;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001db54364280;
T_9 ;
T_9.0 ;
    %wait E_000001db54389f80;
    %vpi_call 2 96 "$display", "\012Testing Transition: 1XX / 1 (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %load/vec4 v000001db543e9180_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.1, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001db543e9220_0, 0;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001db543e9180_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.3 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.5 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.7 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 108 "$display", "\012Testing Transition: 1XX / 0 (RedState)" {0 0 0};
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %load/vec4 v000001db543e9180_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_9.9, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.9 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.11, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.11 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.13, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.13 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 117 "$display", "\012Testing Transition: 000 / 0 (RedState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e9220_0, 0;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001db543e9180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.15, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.15 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.17, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.17 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.19, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.19 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 128 "$display", "\012Testing Transition: 000 / 0 (WhiteState)" {0 0 0};
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %load/vec4 v000001db543e9180_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.21 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.23 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.25, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.25 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 137 "$display", "\012Testing Transition: 01X / 0 (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e9220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001db543e8fa0_0, 0;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001db543e9180_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.27 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.29 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.31, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.31 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 148 "$display", "\012Testing Transition: X1X / 0 (GreenState)" {0 0 0};
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %load/vec4 v000001db543e9180_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.33 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.35 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.37, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.37 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 157 "$display", "\012Testing Transition: 000 / 0 (GreenState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e8fa0_0, 0;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001db543e9180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.39, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.39 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.41, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.41 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.43, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.43 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 169 "$display", "\012Testing Transition: 001 / 1 (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e8fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001db54316d90_0, 0;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001db543e9180_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.45, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.45 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.47, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.47 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.49, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.49 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 181 "$display", "\012Testing Transition: XX1 / 0 (BlueState)" {0 0 0};
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %load/vec4 v000001db543e9180_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_9.51, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.51 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.53, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.53 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.55, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.55 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %vpi_call 2 190 "$display", "\012Testing Transition: 000 / 0 (BlueState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db543e8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001db54316d90_0, 0;
    %load/real v000001db543e8f00_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001db543e9180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.57, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.57 ;
    %load/vec4 v000001db543e9b80_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.59, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.59 ;
    %load/vec4 v000001db543e9400_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.61, 4;
    %load/vec4 v000001db543e9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001db543e9c20_0, 0, 32;
T_9.61 ;
    %fork TD_mealy_tb.error_print_task, S_000001db5436be20;
    %join;
    %event E_000001db54389080;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001db54364280;
T_10 ;
    %wait E_000001db54389b80;
    %load/vec4 v000001db543e92c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %event E_000001db543896c0;
    %jmp T_10.3;
T_10.0 ;
    %event E_000001db543897c0;
    %jmp T_10.3;
T_10.1 ;
    %event E_000001db54389f80;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001db54364280;
T_11 ;
    %vpi_call 2 218 "$dumpfile", "mealy.vcd" {0 0 0};
    %vpi_call 2 219 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001db54364280 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mealy_tb.v";
    "mealy.v";
