
stm32h7disco-i2s-baremetal_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f62c  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  0800f8c4  0800f8c4  0001f8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fdac  0800fdac  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800fdac  0800fdac  0001fdac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdb4  0800fdb4  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdb4  0800fdb4  0001fdb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fdb8  0800fdb8  0001fdb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  24000000  0800fdbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001744  240000ac  0800fe68  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240017f0  0800fe68  000217f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c1c3  00000000  00000000  000200da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000382d  00000000  00000000  0003c29d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0003fad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001348  00000000  00000000  00040fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00043259  00000000  00000000  000422f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000206ed  00000000  00000000  00085551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019f2cc  00000000  00000000  000a5c3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00244f0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057e4  00000000  00000000  00244f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000ac 	.word	0x240000ac
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800f8ac 	.word	0x0800f8ac

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000b0 	.word	0x240000b0
 80002d4:	0800f8ac 	.word	0x0800f8ac

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005e0:	4b3d      	ldr	r3, [pc, #244]	; (80006d8 <SystemInit+0xfc>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a3c      	ldr	r2, [pc, #240]	; (80006d8 <SystemInit+0xfc>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0xfc>)
 80005f2:	691b      	ldr	r3, [r3, #16]
 80005f4:	4a38      	ldr	r2, [pc, #224]	; (80006d8 <SystemInit+0xfc>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005fc:	4b37      	ldr	r3, [pc, #220]	; (80006dc <SystemInit+0x100>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	2b06      	cmp	r3, #6
 8000606:	d807      	bhi.n	8000618 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000608:	4b34      	ldr	r3, [pc, #208]	; (80006dc <SystemInit+0x100>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 030f 	bic.w	r3, r3, #15
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x100>)
 8000612:	f043 0307 	orr.w	r3, r3, #7
 8000616:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000618:	4b31      	ldr	r3, [pc, #196]	; (80006e0 <SystemInit+0x104>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a30      	ldr	r2, [pc, #192]	; (80006e0 <SystemInit+0x104>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x104>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800062a:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <SystemInit+0x104>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	492c      	ldr	r1, [pc, #176]	; (80006e0 <SystemInit+0x104>)
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <SystemInit+0x108>)
 8000632:	4013      	ands	r3, r2
 8000634:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000636:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemInit+0x100>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemInit+0x100>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	4a24      	ldr	r2, [pc, #144]	; (80006dc <SystemInit+0x100>)
 800064c:	f043 0307 	orr.w	r3, r3, #7
 8000650:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000652:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemInit+0x104>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <SystemInit+0x104>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <SystemInit+0x104>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <SystemInit+0x104>)
 8000666:	4a20      	ldr	r2, [pc, #128]	; (80006e8 <SystemInit+0x10c>)
 8000668:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <SystemInit+0x104>)
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <SystemInit+0x110>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <SystemInit+0x104>)
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <SystemInit+0x114>)
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <SystemInit+0x104>)
 8000678:	2200      	movs	r2, #0
 800067a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <SystemInit+0x104>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <SystemInit+0x114>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <SystemInit+0x104>)
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <SystemInit+0x104>)
 800068a:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <SystemInit+0x114>)
 800068c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <SystemInit+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <SystemInit+0x104>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <SystemInit+0x104>)
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <SystemInit+0x104>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x118>)
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <SystemInit+0x118>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <SystemInit+0x11c>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x120>)
 80006b8:	4013      	ands	r3, r2
 80006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006be:	d202      	bcs.n	80006c6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <SystemInit+0x124>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <SystemInit+0x128>)
 80006c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006cc:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00
 80006dc:	52002000 	.word	0x52002000
 80006e0:	58024400 	.word	0x58024400
 80006e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e8:	02020200 	.word	0x02020200
 80006ec:	01ff0000 	.word	0x01ff0000
 80006f0:	01010280 	.word	0x01010280
 80006f4:	580000c0 	.word	0x580000c0
 80006f8:	5c001000 	.word	0x5c001000
 80006fc:	ffff0000 	.word	0xffff0000
 8000700:	51008108 	.word	0x51008108
 8000704:	52004000 	.word	0x52004000

08000708 <sd_card_init>:
static FIL wavFile;
static uint32_t wav_file_size;
static uint8_t first_time = 0;
static uint8_t first_play = 0;
void sd_card_init()
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
	//	mounting an sd card
	sd_result = f_mount(&sdCard,SDPath, 1);
 800070c:	2201      	movs	r2, #1
 800070e:	4907      	ldr	r1, [pc, #28]	; (800072c <sd_card_init+0x24>)
 8000710:	4807      	ldr	r0, [pc, #28]	; (8000730 <sd_card_init+0x28>)
 8000712:	f00d ff9f 	bl	800e654 <f_mount>
 8000716:	4603      	mov	r3, r0
 8000718:	461a      	mov	r2, r3
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <sd_card_init+0x2c>)
 800071c:	701a      	strb	r2, [r3, #0]
	if(sd_result != 0)
 800071e:	4b05      	ldr	r3, [pc, #20]	; (8000734 <sd_card_init+0x2c>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d000      	beq.n	8000728 <sd_card_init+0x20>
	{
//		printf("error in mounting an sd card: %d \n", sd_result);
		while(1);
 8000726:	e7fe      	b.n	8000726 <sd_card_init+0x1e>
	}
//	else
//	{
//		printf("succeded in mounting an sd card \n");
//	}
}
 8000728:	bf00      	nop
 800072a:	bd80      	pop	{r7, pc}
 800072c:	240017a8 	.word	0x240017a8
 8000730:	240000cc 	.word	0x240000cc
 8000734:	240000c8 	.word	0x240000c8

08000738 <start_recording>:

void start_recording(uint32_t frequency)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
	static char file_name[] = "samp.wav";

	uint32_t byte_rate = frequency * 2 * 2;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	60fb      	str	r3, [r7, #12]
	wav_file_header[24] = (uint8_t)frequency;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	4b1c      	ldr	r3, [pc, #112]	; (80007bc <start_recording+0x84>)
 800074c:	761a      	strb	r2, [r3, #24]
	wav_file_header[25] = (uint8_t)(frequency >> 8);
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	0a1b      	lsrs	r3, r3, #8
 8000752:	b2da      	uxtb	r2, r3
 8000754:	4b19      	ldr	r3, [pc, #100]	; (80007bc <start_recording+0x84>)
 8000756:	765a      	strb	r2, [r3, #25]
	wav_file_header[26] = (uint8_t)(frequency >> 16);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	0c1b      	lsrs	r3, r3, #16
 800075c:	b2da      	uxtb	r2, r3
 800075e:	4b17      	ldr	r3, [pc, #92]	; (80007bc <start_recording+0x84>)
 8000760:	769a      	strb	r2, [r3, #26]
	wav_file_header[27] = (uint8_t)(frequency >> 24);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	0e1b      	lsrs	r3, r3, #24
 8000766:	b2da      	uxtb	r2, r3
 8000768:	4b14      	ldr	r3, [pc, #80]	; (80007bc <start_recording+0x84>)
 800076a:	76da      	strb	r2, [r3, #27]
	wav_file_header[28] = (uint8_t)byte_rate;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	b2da      	uxtb	r2, r3
 8000770:	4b12      	ldr	r3, [pc, #72]	; (80007bc <start_recording+0x84>)
 8000772:	771a      	strb	r2, [r3, #28]
	wav_file_header[29] = (uint8_t)(byte_rate >> 8);
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	0a1b      	lsrs	r3, r3, #8
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4b10      	ldr	r3, [pc, #64]	; (80007bc <start_recording+0x84>)
 800077c:	775a      	strb	r2, [r3, #29]
	wav_file_header[30] = (uint8_t)(byte_rate >> 16);
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	0c1b      	lsrs	r3, r3, #16
 8000782:	b2da      	uxtb	r2, r3
 8000784:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <start_recording+0x84>)
 8000786:	779a      	strb	r2, [r3, #30]
	wav_file_header[31] = (uint8_t)(byte_rate >> 24);
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	0e1b      	lsrs	r3, r3, #24
 800078c:	b2da      	uxtb	r2, r3
 800078e:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <start_recording+0x84>)
 8000790:	77da      	strb	r2, [r3, #31]

	// creating a file
	sd_result = f_open(&wavFile ,file_name, FA_WRITE|FA_CREATE_ALWAYS);
 8000792:	220a      	movs	r2, #10
 8000794:	490a      	ldr	r1, [pc, #40]	; (80007c0 <start_recording+0x88>)
 8000796:	480b      	ldr	r0, [pc, #44]	; (80007c4 <start_recording+0x8c>)
 8000798:	f00d ffa2 	bl	800e6e0 <f_open>
 800079c:	4603      	mov	r3, r0
 800079e:	461a      	mov	r2, r3
 80007a0:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <start_recording+0x90>)
 80007a2:	701a      	strb	r2, [r3, #0]
	if(sd_result != 0)
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <start_recording+0x90>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d000      	beq.n	80007ae <start_recording+0x76>
	{
//		printf("error in creating a file: %d \n", sd_result);
		while(1);
 80007ac:	e7fe      	b.n	80007ac <start_recording+0x74>
	}
//	else
//	{
//		printf("succeeded in opening a file \n");
//	}
	wav_file_size = 0;
 80007ae:	4b07      	ldr	r3, [pc, #28]	; (80007cc <start_recording+0x94>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]


}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	24000008 	.word	0x24000008
 80007c0:	24000034 	.word	0x24000034
 80007c4:	24000300 	.word	0x24000300
 80007c8:	240000c8 	.word	0x240000c8
 80007cc:	24000530 	.word	0x24000530

080007d0 <write2wave_file>:

void write2wave_file(uint8_t *data, uint16_t data_size)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	807b      	strh	r3, [r7, #2]
	uint32_t temp_number;
//	printf("w\n");
	if(first_time == 0)
 80007dc:	4b18      	ldr	r3, [pc, #96]	; (8000840 <write2wave_file+0x70>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d113      	bne.n	800080c <write2wave_file+0x3c>
	{
		for(int i = 0; i < 44; i++)
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	e00a      	b.n	8000800 <write2wave_file+0x30>
		{
			*(data + i) = wav_file_header[i];
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	4413      	add	r3, r2
 80007f0:	4914      	ldr	r1, [pc, #80]	; (8000844 <write2wave_file+0x74>)
 80007f2:	68fa      	ldr	r2, [r7, #12]
 80007f4:	440a      	add	r2, r1
 80007f6:	7812      	ldrb	r2, [r2, #0]
 80007f8:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 44; i++)
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	3301      	adds	r3, #1
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	2b2b      	cmp	r3, #43	; 0x2b
 8000804:	ddf1      	ble.n	80007ea <write2wave_file+0x1a>
		}
		first_time = 1;
 8000806:	4b0e      	ldr	r3, [pc, #56]	; (8000840 <write2wave_file+0x70>)
 8000808:	2201      	movs	r2, #1
 800080a:	701a      	strb	r2, [r3, #0]
	}

	sd_result = f_write(&wavFile,(void *)data, data_size,(UINT*)&temp_number);
 800080c:	887a      	ldrh	r2, [r7, #2]
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	6879      	ldr	r1, [r7, #4]
 8000814:	480c      	ldr	r0, [pc, #48]	; (8000848 <write2wave_file+0x78>)
 8000816:	f00e fa70 	bl	800ecfa <f_write>
 800081a:	4603      	mov	r3, r0
 800081c:	461a      	mov	r2, r3
 800081e:	4b0b      	ldr	r3, [pc, #44]	; (800084c <write2wave_file+0x7c>)
 8000820:	701a      	strb	r2, [r3, #0]

	if(sd_result != 0)
 8000822:	4b0a      	ldr	r3, [pc, #40]	; (800084c <write2wave_file+0x7c>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d000      	beq.n	800082c <write2wave_file+0x5c>
	{
//		printf("error in writing to the file: %d \n", sd_result);
		while(1);
 800082a:	e7fe      	b.n	800082a <write2wave_file+0x5a>
	}
	wav_file_size += data_size;
 800082c:	887a      	ldrh	r2, [r7, #2]
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <write2wave_file+0x80>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4413      	add	r3, r2
 8000834:	4a06      	ldr	r2, [pc, #24]	; (8000850 <write2wave_file+0x80>)
 8000836:	6013      	str	r3, [r2, #0]
}
 8000838:	bf00      	nop
 800083a:	3710      	adds	r7, #16
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	24000534 	.word	0x24000534
 8000844:	24000008 	.word	0x24000008
 8000848:	24000300 	.word	0x24000300
 800084c:	240000c8 	.word	0x240000c8
 8000850:	24000530 	.word	0x24000530

08000854 <stop_recording>:

void stop_recording()
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
	uint16_t temp_number;
	// updating data size sector
	wav_file_size -= 8;
 800085a:	4b2a      	ldr	r3, [pc, #168]	; (8000904 <stop_recording+0xb0>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	3b08      	subs	r3, #8
 8000860:	4a28      	ldr	r2, [pc, #160]	; (8000904 <stop_recording+0xb0>)
 8000862:	6013      	str	r3, [r2, #0]
	wav_file_header[4] = (uint8_t)wav_file_size;
 8000864:	4b27      	ldr	r3, [pc, #156]	; (8000904 <stop_recording+0xb0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4b27      	ldr	r3, [pc, #156]	; (8000908 <stop_recording+0xb4>)
 800086c:	711a      	strb	r2, [r3, #4]
	wav_file_header[5] = (uint8_t)(wav_file_size >> 8);
 800086e:	4b25      	ldr	r3, [pc, #148]	; (8000904 <stop_recording+0xb0>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	0a1b      	lsrs	r3, r3, #8
 8000874:	b2da      	uxtb	r2, r3
 8000876:	4b24      	ldr	r3, [pc, #144]	; (8000908 <stop_recording+0xb4>)
 8000878:	715a      	strb	r2, [r3, #5]
	wav_file_header[6] = (uint8_t)(wav_file_size >> 16);
 800087a:	4b22      	ldr	r3, [pc, #136]	; (8000904 <stop_recording+0xb0>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	0c1b      	lsrs	r3, r3, #16
 8000880:	b2da      	uxtb	r2, r3
 8000882:	4b21      	ldr	r3, [pc, #132]	; (8000908 <stop_recording+0xb4>)
 8000884:	719a      	strb	r2, [r3, #6]
	wav_file_header[7] = (uint8_t)(wav_file_size >> 24);
 8000886:	4b1f      	ldr	r3, [pc, #124]	; (8000904 <stop_recording+0xb0>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	0e1b      	lsrs	r3, r3, #24
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4b1e      	ldr	r3, [pc, #120]	; (8000908 <stop_recording+0xb4>)
 8000890:	71da      	strb	r2, [r3, #7]
	wav_file_size -= 36;
 8000892:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <stop_recording+0xb0>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	3b24      	subs	r3, #36	; 0x24
 8000898:	4a1a      	ldr	r2, [pc, #104]	; (8000904 <stop_recording+0xb0>)
 800089a:	6013      	str	r3, [r2, #0]
	wav_file_header[40] = (uint8_t)wav_file_size;
 800089c:	4b19      	ldr	r3, [pc, #100]	; (8000904 <stop_recording+0xb0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4b19      	ldr	r3, [pc, #100]	; (8000908 <stop_recording+0xb4>)
 80008a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	wav_file_header[41] = (uint8_t)(wav_file_size >> 8);
 80008a8:	4b16      	ldr	r3, [pc, #88]	; (8000904 <stop_recording+0xb0>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	0a1b      	lsrs	r3, r3, #8
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	4b15      	ldr	r3, [pc, #84]	; (8000908 <stop_recording+0xb4>)
 80008b2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	wav_file_header[42] = (uint8_t)(wav_file_size >> 16);
 80008b6:	4b13      	ldr	r3, [pc, #76]	; (8000904 <stop_recording+0xb0>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	0c1b      	lsrs	r3, r3, #16
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4b12      	ldr	r3, [pc, #72]	; (8000908 <stop_recording+0xb4>)
 80008c0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	wav_file_header[43] = (uint8_t)(wav_file_size >> 24);
 80008c4:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <stop_recording+0xb0>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	0e1b      	lsrs	r3, r3, #24
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	4b0e      	ldr	r3, [pc, #56]	; (8000908 <stop_recording+0xb4>)
 80008ce:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

	// moving to the beginning of the file to update the file format
	f_lseek(&wavFile, 0);
 80008d2:	2100      	movs	r1, #0
 80008d4:	480d      	ldr	r0, [pc, #52]	; (800090c <stop_recording+0xb8>)
 80008d6:	f00e fc2d 	bl	800f134 <f_lseek>
	f_write(&wavFile,(void *)wav_file_header, sizeof(wav_file_header),(UINT*)&temp_number);
 80008da:	1dbb      	adds	r3, r7, #6
 80008dc:	222c      	movs	r2, #44	; 0x2c
 80008de:	490a      	ldr	r1, [pc, #40]	; (8000908 <stop_recording+0xb4>)
 80008e0:	480a      	ldr	r0, [pc, #40]	; (800090c <stop_recording+0xb8>)
 80008e2:	f00e fa0a 	bl	800ecfa <f_write>
	if(sd_result != 0)
 80008e6:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <stop_recording+0xbc>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d000      	beq.n	80008f0 <stop_recording+0x9c>
	{
//		printf("error in updating the first sector: %d \n", sd_result);
		while(1);
 80008ee:	e7fe      	b.n	80008ee <stop_recording+0x9a>
	}
	f_close(&wavFile);
 80008f0:	4806      	ldr	r0, [pc, #24]	; (800090c <stop_recording+0xb8>)
 80008f2:	f00e fbf5 	bl	800f0e0 <f_close>
	first_time = 0;
 80008f6:	4b07      	ldr	r3, [pc, #28]	; (8000914 <stop_recording+0xc0>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
//	printf("closed the file \n");
}
 80008fc:	bf00      	nop
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	24000530 	.word	0x24000530
 8000908:	24000008 	.word	0x24000008
 800090c:	24000300 	.word	0x24000300
 8000910:	240000c8 	.word	0x240000c8
 8000914:	24000534 	.word	0x24000534

08000918 <play_record>:

bool play_record(uint8_t *data, uint16_t data_size){
 8000918:	b580      	push	{r7, lr}
 800091a:	b088      	sub	sp, #32
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	460b      	mov	r3, r1
 8000922:	807b      	strh	r3, [r7, #2]
	FRESULT fr = FR_NOT_READY;
 8000924:	2303      	movs	r3, #3
 8000926:	77fb      	strb	r3, [r7, #31]
	UINT bytesRead = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	61bb      	str	r3, [r7, #24]

	char folderPath[] = "0:samp.wav";
 800092c:	4a1b      	ldr	r2, [pc, #108]	; (800099c <play_record+0x84>)
 800092e:	f107 030c 	add.w	r3, r7, #12
 8000932:	ca07      	ldmia	r2, {r0, r1, r2}
 8000934:	c303      	stmia	r3!, {r0, r1}
 8000936:	801a      	strh	r2, [r3, #0]
 8000938:	3302      	adds	r3, #2
 800093a:	0c12      	lsrs	r2, r2, #16
 800093c:	701a      	strb	r2, [r3, #0]
	if(first_play == 0){
 800093e:	4b18      	ldr	r3, [pc, #96]	; (80009a0 <play_record+0x88>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d112      	bne.n	800096c <play_record+0x54>
		fr = f_open(&wavFile, folderPath, FA_READ);
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	2201      	movs	r2, #1
 800094c:	4619      	mov	r1, r3
 800094e:	4815      	ldr	r0, [pc, #84]	; (80009a4 <play_record+0x8c>)
 8000950:	f00d fec6 	bl	800e6e0 <f_open>
 8000954:	4603      	mov	r3, r0
 8000956:	77fb      	strb	r3, [r7, #31]

		if (fr == FR_OK)
 8000958:	7ffb      	ldrb	r3, [r7, #31]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d103      	bne.n	8000966 <play_record+0x4e>
		{
		  f_lseek(&wavFile, 44);
 800095e:	212c      	movs	r1, #44	; 0x2c
 8000960:	4810      	ldr	r0, [pc, #64]	; (80009a4 <play_record+0x8c>)
 8000962:	f00e fbe7 	bl	800f134 <f_lseek>
		}
		first_play = 1;
 8000966:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <play_record+0x88>)
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]
	}

	f_read(&wavFile, data, data_size, &bytesRead);
 800096c:	887a      	ldrh	r2, [r7, #2]
 800096e:	f107 0318 	add.w	r3, r7, #24
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	480b      	ldr	r0, [pc, #44]	; (80009a4 <play_record+0x8c>)
 8000976:	f00e f881 	bl	800ea7c <f_read>
	if(bytesRead < data_size){
 800097a:	887a      	ldrh	r2, [r7, #2]
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	429a      	cmp	r2, r3
 8000980:	d907      	bls.n	8000992 <play_record+0x7a>
		f_close(&wavFile);
 8000982:	4808      	ldr	r0, [pc, #32]	; (80009a4 <play_record+0x8c>)
 8000984:	f00e fbac 	bl	800f0e0 <f_close>
		first_play = 0;
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <play_record+0x88>)
 800098a:	2200      	movs	r2, #0
 800098c:	701a      	strb	r2, [r3, #0]
		return false;
 800098e:	2300      	movs	r3, #0
 8000990:	e000      	b.n	8000994 <play_record+0x7c>
	}

	return true;
 8000992:	2301      	movs	r3, #1
}
 8000994:	4618      	mov	r0, r3
 8000996:	3720      	adds	r7, #32
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	0800f8c4 	.word	0x0800f8c4
 80009a0:	24000535 	.word	0x24000535
 80009a4:	24000300 	.word	0x24000300

080009a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80009ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009b2:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80009b4:	bf00      	nop
 80009b6:	4b99      	ldr	r3, [pc, #612]	; (8000c1c <main+0x274>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d004      	beq.n	80009cc <main+0x24>
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	1e5a      	subs	r2, r3, #1
 80009c6:	617a      	str	r2, [r7, #20]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	dcf4      	bgt.n	80009b6 <main+0xe>
  if ( timeout < 0 )
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	da01      	bge.n	80009d6 <main+0x2e>
  {
  Error_Handler();
 80009d2:	f000 fc6f 	bl	80012b4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d6:	f000 ff5f 	bl	8001898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009da:	f000 f9df 	bl	8000d9c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80009de:	4b8f      	ldr	r3, [pc, #572]	; (8000c1c <main+0x274>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e4:	4a8d      	ldr	r2, [pc, #564]	; (8000c1c <main+0x274>)
 80009e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009ee:	4b8b      	ldr	r3, [pc, #556]	; (8000c1c <main+0x274>)
 80009f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009f8:	607b      	str	r3, [r7, #4]
 80009fa:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f003 fef5 	bl	80047ec <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000a02:	2100      	movs	r1, #0
 8000a04:	2000      	movs	r0, #0
 8000a06:	f003 ff0b 	bl	8004820 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a0e:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000a10:	bf00      	nop
 8000a12:	4b82      	ldr	r3, [pc, #520]	; (8000c1c <main+0x274>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d104      	bne.n	8000a28 <main+0x80>
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	1e5a      	subs	r2, r3, #1
 8000a22:	617a      	str	r2, [r7, #20]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	dcf4      	bgt.n	8000a12 <main+0x6a>
if ( timeout < 0 )
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	da01      	bge.n	8000a32 <main+0x8a>
{
Error_Handler();
 8000a2e:	f000 fc41 	bl	80012b4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a32:	f000 fafd 	bl	8001030 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a36:	f000 fadb 	bl	8000ff0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000a3a:	f000 fa8d 	bl	8000f58 <MX_USART1_UART_Init>
  MX_I2S1_Init();
 8000a3e:	f000 fa33 	bl	8000ea8 <MX_I2S1_Init>
  MX_SDMMC1_SD_Init();
 8000a42:	f000 fa65 	bl	8000f10 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8000a46:	f00b fa7f 	bl	800bf48 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(500);
 8000a4a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a4e:	f000 ffb5 	bl	80019bc <HAL_Delay>
  sd_card_init();
 8000a52:	f7ff fe59 	bl	8000708 <sd_card_init>
  HAL_Delay(500);
 8000a56:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a5a:	f000 ffaf 	bl	80019bc <HAL_Delay>

  buttonCheckTick = HAL_GetTick();
 8000a5e:	f000 ffa1 	bl	80019a4 <HAL_GetTick>
 8000a62:	4603      	mov	r3, r0
 8000a64:	4a6e      	ldr	r2, [pc, #440]	; (8000c20 <main+0x278>)
 8000a66:	6013      	str	r3, [r2, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // CHECK RECORD AND PLAY BUTTONS STATES
	  if(HAL_GetTick() - buttonCheckTick > 5){
 8000a68:	f000 ff9c 	bl	80019a4 <HAL_GetTick>
 8000a6c:	4602      	mov	r2, r0
 8000a6e:	4b6c      	ldr	r3, [pc, #432]	; (8000c20 <main+0x278>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	2b05      	cmp	r3, #5
 8000a76:	d93c      	bls.n	8000af2 <main+0x14a>
		  buttonCheckTick = HAL_GetTick();
 8000a78:	f000 ff94 	bl	80019a4 <HAL_GetTick>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4a68      	ldr	r2, [pc, #416]	; (8000c20 <main+0x278>)
 8000a80:	6013      	str	r3, [r2, #0]

		  // RECORD BUTTON STATE
		  if(HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin) == 0 && recordBtnPrevState != HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin))
 8000a82:	2108      	movs	r1, #8
 8000a84:	4867      	ldr	r0, [pc, #412]	; (8000c24 <main+0x27c>)
 8000a86:	f003 fe7f 	bl	8004788 <HAL_GPIO_ReadPin>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d10c      	bne.n	8000aaa <main+0x102>
 8000a90:	2108      	movs	r1, #8
 8000a92:	4864      	ldr	r0, [pc, #400]	; (8000c24 <main+0x27c>)
 8000a94:	f003 fe78 	bl	8004788 <HAL_GPIO_ReadPin>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	4b62      	ldr	r3, [pc, #392]	; (8000c28 <main+0x280>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d002      	beq.n	8000aaa <main+0x102>
			  recordBtnPressed = 1;
 8000aa4:	4b61      	ldr	r3, [pc, #388]	; (8000c2c <main+0x284>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	701a      	strb	r2, [r3, #0]

		  recordBtnPrevState = HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin);
 8000aaa:	2108      	movs	r1, #8
 8000aac:	485d      	ldr	r0, [pc, #372]	; (8000c24 <main+0x27c>)
 8000aae:	f003 fe6b 	bl	8004788 <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	4b5c      	ldr	r3, [pc, #368]	; (8000c28 <main+0x280>)
 8000ab8:	701a      	strb	r2, [r3, #0]

		  // PLAY BUTTON STATE
		  if(HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin) == 0 && playBtnPrevState != HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin))
 8000aba:	2140      	movs	r1, #64	; 0x40
 8000abc:	4859      	ldr	r0, [pc, #356]	; (8000c24 <main+0x27c>)
 8000abe:	f003 fe63 	bl	8004788 <HAL_GPIO_ReadPin>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d10c      	bne.n	8000ae2 <main+0x13a>
 8000ac8:	2140      	movs	r1, #64	; 0x40
 8000aca:	4856      	ldr	r0, [pc, #344]	; (8000c24 <main+0x27c>)
 8000acc:	f003 fe5c 	bl	8004788 <HAL_GPIO_ReadPin>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	4b56      	ldr	r3, [pc, #344]	; (8000c30 <main+0x288>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d002      	beq.n	8000ae2 <main+0x13a>
			  playBtnPressed = 1;
 8000adc:	4b55      	ldr	r3, [pc, #340]	; (8000c34 <main+0x28c>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]

		  playBtnPrevState = HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin);
 8000ae2:	2140      	movs	r1, #64	; 0x40
 8000ae4:	484f      	ldr	r0, [pc, #316]	; (8000c24 <main+0x27c>)
 8000ae6:	f003 fe4f 	bl	8004788 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	461a      	mov	r2, r3
 8000aee:	4b50      	ldr	r3, [pc, #320]	; (8000c30 <main+0x288>)
 8000af0:	701a      	strb	r2, [r3, #0]
	  }

	  // RECORD WAV FILE ROUTINE BY USING I2S_RX AND SD CARD
	  if(recordBtnPressed == 1 && playWAV_File == 0){
 8000af2:	4b4e      	ldr	r3, [pc, #312]	; (8000c2c <main+0x284>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d12d      	bne.n	8000b56 <main+0x1ae>
 8000afa:	4b4f      	ldr	r3, [pc, #316]	; (8000c38 <main+0x290>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d129      	bne.n	8000b56 <main+0x1ae>
		  recordWAV_File ^= 0x01;
 8000b02:	4b4e      	ldr	r3, [pc, #312]	; (8000c3c <main+0x294>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	f083 0301 	eor.w	r3, r3, #1
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	4b4b      	ldr	r3, [pc, #300]	; (8000c3c <main+0x294>)
 8000b0e:	701a      	strb	r2, [r3, #0]
		  if(recordWAV_File){
 8000b10:	4b4a      	ldr	r3, [pc, #296]	; (8000c3c <main+0x294>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d013      	beq.n	8000b40 <main+0x198>
			  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12, GPIO_PIN_RESET);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b1e:	4848      	ldr	r0, [pc, #288]	; (8000c40 <main+0x298>)
 8000b20:	f003 fe4a 	bl	80047b8 <HAL_GPIO_WritePin>
			  I2S1_ReInit(I2S_MODE_MASTER_RX);
 8000b24:	2006      	movs	r0, #6
 8000b26:	f000 fb49 	bl	80011bc <I2S1_ReInit>
			  start_recording(I2S_AUDIOFREQ_11K);
 8000b2a:	f642 3011 	movw	r0, #11025	; 0x2b11
 8000b2e:	f7ff fe03 	bl	8000738 <start_recording>
			  HAL_I2S_Receive_DMA(&hi2s1, (uint8_t *)data_i2s, sizeof(data_i2s)/2);
 8000b32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b36:	4943      	ldr	r1, [pc, #268]	; (8000c44 <main+0x29c>)
 8000b38:	4843      	ldr	r0, [pc, #268]	; (8000c48 <main+0x2a0>)
 8000b3a:	f004 f84b 	bl	8004bd4 <HAL_I2S_Receive_DMA>
 8000b3e:	e00a      	b.n	8000b56 <main+0x1ae>
		  }
		  else{
			  HAL_I2S_DMAStop(&hi2s1);
 8000b40:	4841      	ldr	r0, [pc, #260]	; (8000c48 <main+0x2a0>)
 8000b42:	f004 f8e9 	bl	8004d18 <HAL_I2S_DMAStop>
			  stop_recording();
 8000b46:	f7ff fe85 	bl	8000854 <stop_recording>
			  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12, GPIO_PIN_SET);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b50:	483b      	ldr	r0, [pc, #236]	; (8000c40 <main+0x298>)
 8000b52:	f003 fe31 	bl	80047b8 <HAL_GPIO_WritePin>
		  }
	  }

	  if(recordWAV_File == 1 && half_i2s == 1){
 8000b56:	4b39      	ldr	r3, [pc, #228]	; (8000c3c <main+0x294>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d10c      	bne.n	8000b78 <main+0x1d0>
 8000b5e:	4b3b      	ldr	r3, [pc, #236]	; (8000c4c <main+0x2a4>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d107      	bne.n	8000b78 <main+0x1d0>
		  write2wave_file(((uint8_t*)data_i2s), WAV_WRITE_SAMPLE_COUNT);
 8000b68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b6c:	4835      	ldr	r0, [pc, #212]	; (8000c44 <main+0x29c>)
 8000b6e:	f7ff fe2f 	bl	80007d0 <write2wave_file>
		  half_i2s = 0;
 8000b72:	4b36      	ldr	r3, [pc, #216]	; (8000c4c <main+0x2a4>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
	  }
	  if(recordWAV_File == 1 && full_i2s == 1){
 8000b78:	4b30      	ldr	r3, [pc, #192]	; (8000c3c <main+0x294>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d10d      	bne.n	8000b9c <main+0x1f4>
 8000b80:	4b33      	ldr	r3, [pc, #204]	; (8000c50 <main+0x2a8>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d108      	bne.n	8000b9c <main+0x1f4>
		  write2wave_file(((uint8_t*)data_i2s) + WAV_WRITE_SAMPLE_COUNT, WAV_WRITE_SAMPLE_COUNT);
 8000b8a:	4b32      	ldr	r3, [pc, #200]	; (8000c54 <main+0x2ac>)
 8000b8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fe1d 	bl	80007d0 <write2wave_file>
		  full_i2s = 0;
 8000b96:	4b2e      	ldr	r3, [pc, #184]	; (8000c50 <main+0x2a8>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	701a      	strb	r2, [r3, #0]
	  }

	  // PLAY RECORDED WAV FILE ROUTINE BY USING I2S_TX AND SD CARD
	  if(endOfWavFile == 1 && full_i2s_tx == 1){
 8000b9c:	4b2e      	ldr	r3, [pc, #184]	; (8000c58 <main+0x2b0>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d116      	bne.n	8000bd2 <main+0x22a>
 8000ba4:	4b2d      	ldr	r3, [pc, #180]	; (8000c5c <main+0x2b4>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d111      	bne.n	8000bd2 <main+0x22a>
		  endOfWavFile = 0;
 8000bae:	4b2a      	ldr	r3, [pc, #168]	; (8000c58 <main+0x2b0>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
		  full_i2s_tx = 0;
 8000bb4:	4b29      	ldr	r3, [pc, #164]	; (8000c5c <main+0x2b4>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	701a      	strb	r2, [r3, #0]
		  playWAV_File = 0;
 8000bba:	4b1f      	ldr	r3, [pc, #124]	; (8000c38 <main+0x290>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	701a      	strb	r2, [r3, #0]
		  HAL_I2S_DMAStop(&hi2s1);
 8000bc0:	4821      	ldr	r0, [pc, #132]	; (8000c48 <main+0x2a0>)
 8000bc2:	f004 f8a9 	bl	8004d18 <HAL_I2S_DMAStop>
		  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_13, GPIO_PIN_SET);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bcc:	481c      	ldr	r0, [pc, #112]	; (8000c40 <main+0x298>)
 8000bce:	f003 fdf3 	bl	80047b8 <HAL_GPIO_WritePin>
	  }

	  if(playBtnPressed == 1 &&  recordWAV_File == 0){
 8000bd2:	4b18      	ldr	r3, [pc, #96]	; (8000c34 <main+0x28c>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d159      	bne.n	8000c8e <main+0x2e6>
 8000bda:	4b18      	ldr	r3, [pc, #96]	; (8000c3c <main+0x294>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d155      	bne.n	8000c8e <main+0x2e6>
		  playWAV_File = 1;
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <main+0x290>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_13, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bee:	4814      	ldr	r0, [pc, #80]	; (8000c40 <main+0x298>)
 8000bf0:	f003 fde2 	bl	80047b8 <HAL_GPIO_WritePin>
		  I2S1_ReInit(I2S_MODE_MASTER_TX);
 8000bf4:	2004      	movs	r0, #4
 8000bf6:	f000 fae1 	bl	80011bc <I2S1_ReInit>
		  if(!play_record(((uint8_t*)data_i2s), WAV_WRITE_SAMPLE_COUNT/4)){
 8000bfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bfe:	4811      	ldr	r0, [pc, #68]	; (8000c44 <main+0x29c>)
 8000c00:	f7ff fe8a 	bl	8000918 <play_record>
 8000c04:	4603      	mov	r3, r0
 8000c06:	f083 0301 	eor.w	r3, r3, #1
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d002      	beq.n	8000c16 <main+0x26e>
			  endOfWavFile = 1;
 8000c10:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <main+0x2b0>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	701a      	strb	r2, [r3, #0]
		  }
		  for(int i=0; i<WAV_WRITE_SAMPLE_COUNT/16; i++)
 8000c16:	2300      	movs	r3, #0
 8000c18:	613b      	str	r3, [r7, #16]
 8000c1a:	e02f      	b.n	8000c7c <main+0x2d4>
 8000c1c:	58024400 	.word	0x58024400
 8000c20:	24000790 	.word	0x24000790
 8000c24:	58022800 	.word	0x58022800
 8000c28:	2400078d 	.word	0x2400078d
 8000c2c:	2400078c 	.word	0x2400078c
 8000c30:	2400078f 	.word	0x2400078f
 8000c34:	2400078e 	.word	0x2400078e
 8000c38:	24001797 	.word	0x24001797
 8000c3c:	24001796 	.word	0x24001796
 8000c40:	58022000 	.word	0x58022000
 8000c44:	24000794 	.word	0x24000794
 8000c48:	24000538 	.word	0x24000538
 8000c4c:	24001794 	.word	0x24001794
 8000c50:	24001795 	.word	0x24001795
 8000c54:	24000f94 	.word	0x24000f94
 8000c58:	24001798 	.word	0x24001798
 8000c5c:	24001799 	.word	0x24001799
			  data_i2s[2*i+1] = data_i2s[2*i];
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	005a      	lsls	r2, r3, #1
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	3301      	adds	r3, #1
 8000c6a:	4943      	ldr	r1, [pc, #268]	; (8000d78 <main+0x3d0>)
 8000c6c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000c70:	4a41      	ldr	r2, [pc, #260]	; (8000d78 <main+0x3d0>)
 8000c72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  for(int i=0; i<WAV_WRITE_SAMPLE_COUNT/16; i++)
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c80:	ddee      	ble.n	8000c60 <main+0x2b8>
		  HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)data_i2s, WAV_WRITE_SAMPLE_COUNT/8);
 8000c82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c86:	493c      	ldr	r1, [pc, #240]	; (8000d78 <main+0x3d0>)
 8000c88:	483c      	ldr	r0, [pc, #240]	; (8000d7c <main+0x3d4>)
 8000c8a:	f003 ff01 	bl	8004a90 <HAL_I2S_Transmit_DMA>
	  }

	  if(playWAV_File == 1 && half_i2s_tx == 1){
 8000c8e:	4b3c      	ldr	r3, [pc, #240]	; (8000d80 <main+0x3d8>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d129      	bne.n	8000cea <main+0x342>
 8000c96:	4b3b      	ldr	r3, [pc, #236]	; (8000d84 <main+0x3dc>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d124      	bne.n	8000cea <main+0x342>
		  if(!play_record(((uint8_t*)data_i2s), WAV_WRITE_SAMPLE_COUNT/8)){
 8000ca0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ca4:	4834      	ldr	r0, [pc, #208]	; (8000d78 <main+0x3d0>)
 8000ca6:	f7ff fe37 	bl	8000918 <play_record>
 8000caa:	4603      	mov	r3, r0
 8000cac:	f083 0301 	eor.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d002      	beq.n	8000cbc <main+0x314>
			  endOfWavFile = 1;
 8000cb6:	4b34      	ldr	r3, [pc, #208]	; (8000d88 <main+0x3e0>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	701a      	strb	r2, [r3, #0]
		  }
		  for(int i=0; i<WAV_WRITE_SAMPLE_COUNT/32; i++)
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	e00d      	b.n	8000cde <main+0x336>
			  data_i2s[2*i+1] = data_i2s[2*i];
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	005a      	lsls	r2, r3, #1
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	3301      	adds	r3, #1
 8000ccc:	492a      	ldr	r1, [pc, #168]	; (8000d78 <main+0x3d0>)
 8000cce:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000cd2:	4a29      	ldr	r2, [pc, #164]	; (8000d78 <main+0x3d0>)
 8000cd4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  for(int i=0; i<WAV_WRITE_SAMPLE_COUNT/32; i++)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	2b3f      	cmp	r3, #63	; 0x3f
 8000ce2:	ddee      	ble.n	8000cc2 <main+0x31a>
		  half_i2s_tx = 0;
 8000ce4:	4b27      	ldr	r3, [pc, #156]	; (8000d84 <main+0x3dc>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	701a      	strb	r2, [r3, #0]
	  }
	  if(playWAV_File == 1 && full_i2s_tx == 1){
 8000cea:	4b25      	ldr	r3, [pc, #148]	; (8000d80 <main+0x3d8>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d127      	bne.n	8000d42 <main+0x39a>
 8000cf2:	4b26      	ldr	r3, [pc, #152]	; (8000d8c <main+0x3e4>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d122      	bne.n	8000d42 <main+0x39a>
		  if(!play_record(((uint8_t*)data_i2s) + WAV_WRITE_SAMPLE_COUNT/8, WAV_WRITE_SAMPLE_COUNT/8)){
 8000cfc:	4b24      	ldr	r3, [pc, #144]	; (8000d90 <main+0x3e8>)
 8000cfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fe08 	bl	8000918 <play_record>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	f083 0301 	eor.w	r3, r3, #1
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d002      	beq.n	8000d1a <main+0x372>
			  endOfWavFile = 1;
 8000d14:	4b1c      	ldr	r3, [pc, #112]	; (8000d88 <main+0x3e0>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
		  }
		  for(int i = WAV_WRITE_SAMPLE_COUNT/32; i<WAV_WRITE_SAMPLE_COUNT/16; i++)
 8000d1a:	2340      	movs	r3, #64	; 0x40
 8000d1c:	60bb      	str	r3, [r7, #8]
 8000d1e:	e00d      	b.n	8000d3c <main+0x394>
			  data_i2s[2*i+1] = data_i2s[2*i];
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	005a      	lsls	r2, r3, #1
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	3301      	adds	r3, #1
 8000d2a:	4913      	ldr	r1, [pc, #76]	; (8000d78 <main+0x3d0>)
 8000d2c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000d30:	4a11      	ldr	r2, [pc, #68]	; (8000d78 <main+0x3d0>)
 8000d32:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  for(int i = WAV_WRITE_SAMPLE_COUNT/32; i<WAV_WRITE_SAMPLE_COUNT/16; i++)
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	2b7f      	cmp	r3, #127	; 0x7f
 8000d40:	ddee      	ble.n	8000d20 <main+0x378>
	  }

	  if(playWAV_File == 1 && full_i2s_tx == 1){
 8000d42:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <main+0x3d8>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d10e      	bne.n	8000d68 <main+0x3c0>
 8000d4a:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <main+0x3e4>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d109      	bne.n	8000d68 <main+0x3c0>
		  full_i2s_tx = 0;
 8000d54:	4b0d      	ldr	r3, [pc, #52]	; (8000d8c <main+0x3e4>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
//		  HAL_I2S_Transmit(&hi2s1, data_i2s, WAV_WRITE_SAMPLE_COUNT, 1000);
//		  HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)data_i2s, WAV_WRITE_SAMPLE_COUNT);
		  if(endOfWavFile){
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <main+0x3e0>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d002      	beq.n	8000d68 <main+0x3c0>
			  playWAV_File = 0;
 8000d62:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <main+0x3d8>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  recordBtnPressed = 0;
 8000d68:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <main+0x3ec>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
	  playBtnPressed = 0;
 8000d6e:	4b0a      	ldr	r3, [pc, #40]	; (8000d98 <main+0x3f0>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	701a      	strb	r2, [r3, #0]
	  if(HAL_GetTick() - buttonCheckTick > 5){
 8000d74:	e678      	b.n	8000a68 <main+0xc0>
 8000d76:	bf00      	nop
 8000d78:	24000794 	.word	0x24000794
 8000d7c:	24000538 	.word	0x24000538
 8000d80:	24001797 	.word	0x24001797
 8000d84:	2400179a 	.word	0x2400179a
 8000d88:	24001798 	.word	0x24001798
 8000d8c:	24001799 	.word	0x24001799
 8000d90:	24000894 	.word	0x24000894
 8000d94:	2400078c 	.word	0x2400078c
 8000d98:	2400078e 	.word	0x2400078e

08000d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b09c      	sub	sp, #112	; 0x70
 8000da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da6:	224c      	movs	r2, #76	; 0x4c
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f00e fc78 	bl	800f6a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	2220      	movs	r2, #32
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f00e fc72 	bl	800f6a0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000dbc:	2004      	movs	r0, #4
 8000dbe:	f004 f889 	bl	8004ed4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	603b      	str	r3, [r7, #0]
 8000dc6:	4b36      	ldr	r3, [pc, #216]	; (8000ea0 <SystemClock_Config+0x104>)
 8000dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dca:	4a35      	ldr	r2, [pc, #212]	; (8000ea0 <SystemClock_Config+0x104>)
 8000dcc:	f023 0301 	bic.w	r3, r3, #1
 8000dd0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000dd2:	4b33      	ldr	r3, [pc, #204]	; (8000ea0 <SystemClock_Config+0x104>)
 8000dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd6:	f003 0301 	and.w	r3, r3, #1
 8000dda:	603b      	str	r3, [r7, #0]
 8000ddc:	4b31      	ldr	r3, [pc, #196]	; (8000ea4 <SystemClock_Config+0x108>)
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	4a30      	ldr	r2, [pc, #192]	; (8000ea4 <SystemClock_Config+0x108>)
 8000de2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000de6:	6193      	str	r3, [r2, #24]
 8000de8:	4b2e      	ldr	r3, [pc, #184]	; (8000ea4 <SystemClock_Config+0x108>)
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000df0:	603b      	str	r3, [r7, #0]
 8000df2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000df4:	bf00      	nop
 8000df6:	4b2b      	ldr	r3, [pc, #172]	; (8000ea4 <SystemClock_Config+0x108>)
 8000df8:	699b      	ldr	r3, [r3, #24]
 8000dfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000dfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e02:	d1f8      	bne.n	8000df6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000e04:	230b      	movs	r3, #11
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e0c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e12:	2340      	movs	r3, #64	; 0x40
 8000e14:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000e16:	2301      	movs	r3, #1
 8000e18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000e22:	2305      	movs	r3, #5
 8000e24:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000e26:	23a0      	movs	r3, #160	; 0xa0
 8000e28:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e32:	2302      	movs	r3, #2
 8000e34:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000e36:	2308      	movs	r3, #8
 8000e38:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e46:	4618      	mov	r0, r3
 8000e48:	f004 f89e 	bl	8004f88 <HAL_RCC_OscConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000e52:	f000 fa2f 	bl	80012b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e56:	233f      	movs	r3, #63	; 0x3f
 8000e58:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000e62:	2308      	movs	r3, #8
 8000e64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000e66:	2340      	movs	r3, #64	; 0x40
 8000e68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000e6a:	2340      	movs	r3, #64	; 0x40
 8000e6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000e6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e72:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000e74:	2340      	movs	r3, #64	; 0x40
 8000e76:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	2102      	movs	r1, #2
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f004 fcdd 	bl	800583c <HAL_RCC_ClockConfig>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000e88:	f000 fa14 	bl	80012b4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000e8c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000e90:	2100      	movs	r1, #0
 8000e92:	2000      	movs	r0, #0
 8000e94:	f004 fe88 	bl	8005ba8 <HAL_RCC_MCOConfig>
}
 8000e98:	bf00      	nop
 8000e9a:	3770      	adds	r7, #112	; 0x70
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	58000400 	.word	0x58000400
 8000ea4:	58024800 	.word	0x58024800

08000ea8 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000eac:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000eae:	4a17      	ldr	r2, [pc, #92]	; (8000f0c <MX_I2S1_Init+0x64>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000eb4:	2206      	movs	r2, #6
 8000eb6:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000eb8:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000ec0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ec4:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000ec6:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_11K;
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000ece:	f642 3211 	movw	r2, #11025	; 0x2b11
 8000ed2:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000eda:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000ee0:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000ee6:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_I2S_Init(&hi2s1, I2S_MODE_MASTER_RX) != HAL_OK)
 8000ef2:	2106      	movs	r1, #6
 8000ef4:	4804      	ldr	r0, [pc, #16]	; (8000f08 <MX_I2S1_Init+0x60>)
 8000ef6:	f003 fca7 	bl	8004848 <HAL_I2S_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_I2S1_Init+0x5c>
  {
    Error_Handler();
 8000f00:	f000 f9d8 	bl	80012b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	24000538 	.word	0x24000538
 8000f0c:	40013000 	.word	0x40013000

08000f10 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000f14:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <MX_SDMMC1_SD_Init+0x40>)
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <MX_SDMMC1_SD_Init+0x44>)
 8000f18:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <MX_SDMMC1_SD_Init+0x40>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f20:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <MX_SDMMC1_SD_Init+0x40>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <MX_SDMMC1_SD_Init+0x40>)
 8000f28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f2c:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f2e:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <MX_SDMMC1_SD_Init+0x40>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 8;
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <MX_SDMMC1_SD_Init+0x40>)
 8000f36:	2208      	movs	r2, #8
 8000f38:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000f3a:	4805      	ldr	r0, [pc, #20]	; (8000f50 <MX_SDMMC1_SD_Init+0x40>)
 8000f3c:	f007 fdb2 	bl	8008aa4 <HAL_SD_Init>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8000f46:	f000 f9b5 	bl	80012b4 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	2400067c 	.word	0x2400067c
 8000f54:	52007000 	.word	0x52007000

08000f58 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f5c:	4b22      	ldr	r3, [pc, #136]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f5e:	4a23      	ldr	r2, [pc, #140]	; (8000fec <MX_USART1_UART_Init+0x94>)
 8000f60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6a:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f70:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f76:	4b1c      	ldr	r3, [pc, #112]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f7c:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f7e:	220c      	movs	r2, #12
 8000f80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f82:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f88:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f8e:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f94:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f9a:	4b13      	ldr	r3, [pc, #76]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fa0:	4811      	ldr	r0, [pc, #68]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000fa2:	f009 f931 	bl	800a208 <HAL_UART_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000fac:	f000 f982 	bl	80012b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000fb4:	f00a f933 	bl	800b21e <HAL_UARTEx_SetTxFifoThreshold>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000fbe:	f000 f979 	bl	80012b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4808      	ldr	r0, [pc, #32]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000fc6:	f00a f968 	bl	800b29a <HAL_UARTEx_SetRxFifoThreshold>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000fd0:	f000 f970 	bl	80012b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000fd4:	4804      	ldr	r0, [pc, #16]	; (8000fe8 <MX_USART1_UART_Init+0x90>)
 8000fd6:	f00a f8e9 	bl	800b1ac <HAL_UARTEx_DisableFifoMode>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000fe0:	f000 f968 	bl	80012b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	240006f8 	.word	0x240006f8
 8000fec:	40011000 	.word	0x40011000

08000ff0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ff6:	4b0d      	ldr	r3, [pc, #52]	; (800102c <MX_DMA_Init+0x3c>)
 8000ff8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ffc:	4a0b      	ldr	r2, [pc, #44]	; (800102c <MX_DMA_Init+0x3c>)
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001006:	4b09      	ldr	r3, [pc, #36]	; (800102c <MX_DMA_Init+0x3c>)
 8001008:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]
//  __HAL_RCC_DMA2_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001014:	2200      	movs	r2, #0
 8001016:	2100      	movs	r1, #0
 8001018:	200b      	movs	r0, #11
 800101a:	f000 fdda 	bl	8001bd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800101e:	200b      	movs	r0, #11
 8001020:	f000 fdf1 	bl	8001c06 <HAL_NVIC_EnableIRQ>
//  /* DMA2_Stream0_IRQn interrupt configuration */
//  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);

}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	58024400 	.word	0x58024400

08001030 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08c      	sub	sp, #48	; 0x30
 8001034:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001046:	4b59      	ldr	r3, [pc, #356]	; (80011ac <MX_GPIO_Init+0x17c>)
 8001048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800104c:	4a57      	ldr	r2, [pc, #348]	; (80011ac <MX_GPIO_Init+0x17c>)
 800104e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001052:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001056:	4b55      	ldr	r3, [pc, #340]	; (80011ac <MX_GPIO_Init+0x17c>)
 8001058:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800105c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001060:	61bb      	str	r3, [r7, #24]
 8001062:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001064:	4b51      	ldr	r3, [pc, #324]	; (80011ac <MX_GPIO_Init+0x17c>)
 8001066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800106a:	4a50      	ldr	r2, [pc, #320]	; (80011ac <MX_GPIO_Init+0x17c>)
 800106c:	f043 0304 	orr.w	r3, r3, #4
 8001070:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001074:	4b4d      	ldr	r3, [pc, #308]	; (80011ac <MX_GPIO_Init+0x17c>)
 8001076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	4b4a      	ldr	r3, [pc, #296]	; (80011ac <MX_GPIO_Init+0x17c>)
 8001084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001088:	4a48      	ldr	r2, [pc, #288]	; (80011ac <MX_GPIO_Init+0x17c>)
 800108a:	f043 0302 	orr.w	r3, r3, #2
 800108e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001092:	4b46      	ldr	r3, [pc, #280]	; (80011ac <MX_GPIO_Init+0x17c>)
 8001094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001098:	f003 0302 	and.w	r3, r3, #2
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010a0:	4b42      	ldr	r3, [pc, #264]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010a6:	4a41      	ldr	r2, [pc, #260]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010a8:	f043 0308 	orr.w	r3, r3, #8
 80010ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010b0:	4b3e      	ldr	r3, [pc, #248]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010b6:	f003 0308 	and.w	r3, r3, #8
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010c4:	4a39      	ldr	r2, [pc, #228]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010ce:	4b37      	ldr	r3, [pc, #220]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80010dc:	4b33      	ldr	r3, [pc, #204]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010e2:	4a32      	ldr	r2, [pc, #200]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010ec:	4b2f      	ldr	r3, [pc, #188]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fa:	4b2c      	ldr	r3, [pc, #176]	; (80011ac <MX_GPIO_Init+0x17c>)
 80010fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001100:	4a2a      	ldr	r2, [pc, #168]	; (80011ac <MX_GPIO_Init+0x17c>)
 8001102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001106:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800110a:	4b28      	ldr	r3, [pc, #160]	; (80011ac <MX_GPIO_Init+0x17c>)
 800110c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001110:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001114:	603b      	str	r3, [r7, #0]
 8001116:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : JOY_RIGHT_Pin JOY_LEFT_Pin JOY_UP_Pin JOY_DOWN_Pin
                           JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin|JOY_LEFT_Pin|JOY_UP_Pin|JOY_DOWN_Pin
 8001118:	237c      	movs	r3, #124	; 0x7c
 800111a:	61fb      	str	r3, [r7, #28]
                          |JOY_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800111c:	2300      	movs	r3, #0
 800111e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001120:	2301      	movs	r3, #1
 8001122:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001124:	f107 031c 	add.w	r3, r7, #28
 8001128:	4619      	mov	r1, r3
 800112a:	4821      	ldr	r0, [pc, #132]	; (80011b0 <MX_GPIO_Init+0x180>)
 800112c:	f003 f97c 	bl	8004428 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001130:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001134:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001136:	2300      	movs	r3, #0
 8001138:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800113e:	f107 031c 	add.w	r3, r7, #28
 8001142:	4619      	mov	r1, r3
 8001144:	481b      	ldr	r0, [pc, #108]	; (80011b4 <MX_GPIO_Init+0x184>)
 8001146:	f003 f96f 	bl	8004428 <HAL_GPIO_Init>

  /*Configure GPIO pin : CEC_CK_MCO1_Pin */
  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 800114a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800114e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001150:	2302      	movs	r3, #2
 8001152:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	2300      	movs	r3, #0
 800115a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 031c 	add.w	r3, r7, #28
 8001164:	4619      	mov	r1, r3
 8001166:	4814      	ldr	r0, [pc, #80]	; (80011b8 <MX_GPIO_Init+0x188>)
 8001168:	f003 f95e 	bl	8004428 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 800116c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001170:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode= GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	480b      	ldr	r0, [pc, #44]	; (80011b4 <MX_GPIO_Init+0x184>)
 8001186:	f003 f94f 	bl	8004428 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12, GPIO_PIN_SET);
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001190:	4808      	ldr	r0, [pc, #32]	; (80011b4 <MX_GPIO_Init+0x184>)
 8001192:	f003 fb11 	bl	80047b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_13, GPIO_PIN_SET);
 8001196:	2201      	movs	r2, #1
 8001198:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800119c:	4805      	ldr	r0, [pc, #20]	; (80011b4 <MX_GPIO_Init+0x184>)
 800119e:	f003 fb0b 	bl	80047b8 <HAL_GPIO_WritePin>
/* USER CODE END MX_GPIO_Init_2 */
}
 80011a2:	bf00      	nop
 80011a4:	3730      	adds	r7, #48	; 0x30
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	58024400 	.word	0x58024400
 80011b0:	58022800 	.word	0x58022800
 80011b4:	58022000 	.word	0x58022000
 80011b8:	58020000 	.word	0x58020000

080011bc <I2S1_ReInit>:

/* USER CODE BEGIN 4 */

static void I2S1_ReInit(uint32_t Mode)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.State = HAL_I2S_STATE_RESET;
 80011c4:	4b19      	ldr	r3, [pc, #100]	; (800122c <I2S1_ReInit+0x70>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  hi2s1.Instance = SPI1;
 80011cc:	4b17      	ldr	r3, [pc, #92]	; (800122c <I2S1_ReInit+0x70>)
 80011ce:	4a18      	ldr	r2, [pc, #96]	; (8001230 <I2S1_ReInit+0x74>)
 80011d0:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = Mode;
 80011d2:	4a16      	ldr	r2, [pc, #88]	; (800122c <I2S1_ReInit+0x70>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6053      	str	r3, [r2, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 80011d8:	4b14      	ldr	r3, [pc, #80]	; (800122c <I2S1_ReInit+0x70>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <I2S1_ReInit+0x70>)
 80011e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011e4:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <I2S1_ReInit+0x70>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_11K;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <I2S1_ReInit+0x70>)
 80011ee:	f642 3211 	movw	r2, #11025	; 0x2b11
 80011f2:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 80011f4:	4b0d      	ldr	r3, [pc, #52]	; (800122c <I2S1_ReInit+0x70>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <I2S1_ReInit+0x70>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <I2S1_ReInit+0x70>)
 8001202:	2200      	movs	r2, #0
 8001204:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8001206:	4b09      	ldr	r3, [pc, #36]	; (800122c <I2S1_ReInit+0x70>)
 8001208:	2200      	movs	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <I2S1_ReInit+0x70>)
 800120e:	2200      	movs	r2, #0
 8001210:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_I2S_Init(&hi2s1, Mode) != HAL_OK)
 8001212:	6879      	ldr	r1, [r7, #4]
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <I2S1_ReInit+0x70>)
 8001216:	f003 fb17 	bl	8004848 <HAL_I2S_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <I2S1_ReInit+0x68>
  {
    Error_Handler();
 8001220:	f000 f848 	bl	80012b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	24000538 	.word	0x24000538
 8001230:	40013000 	.word	0x40013000

08001234 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	full_i2s = 1;
 800123c:	4b04      	ldr	r3, [pc, #16]	; (8001250 <HAL_I2S_RxCpltCallback+0x1c>)
 800123e:	2201      	movs	r2, #1
 8001240:	701a      	strb	r2, [r3, #0]
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	24001795 	.word	0x24001795

08001254 <HAL_I2S_RxHalfCpltCallback>:
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	half_i2s = 1;
 800125c:	4b04      	ldr	r3, [pc, #16]	; (8001270 <HAL_I2S_RxHalfCpltCallback+0x1c>)
 800125e:	2201      	movs	r2, #1
 8001260:	701a      	strb	r2, [r3, #0]
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	24001794 	.word	0x24001794

08001274 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	full_i2s_tx = 1;
 800127c:	4b04      	ldr	r3, [pc, #16]	; (8001290 <HAL_I2S_TxCpltCallback+0x1c>)
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	24001799 	.word	0x24001799

08001294 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	half_i2s_tx = 1;
 800129c:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <HAL_I2S_TxHalfCpltCallback+0x1c>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	2400179a 	.word	0x2400179a

080012b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b8:	b672      	cpsid	i
}
 80012ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012bc:	e7fe      	b.n	80012bc <Error_Handler+0x8>
	...

080012c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <HAL_MspInit+0x30>)
 80012c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80012cc:	4a08      	ldr	r2, [pc, #32]	; (80012f0 <HAL_MspInit+0x30>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80012d6:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <HAL_MspInit+0x30>)
 80012d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	58024400 	.word	0x58024400

080012f4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s, uint32_t Mode)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0be      	sub	sp, #248	; 0xf8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fe:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800130e:	f107 0318 	add.w	r3, r7, #24
 8001312:	22c8      	movs	r2, #200	; 0xc8
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f00e f9c2 	bl	800f6a0 <memset>
  if(hi2s->Instance==SPI1)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a7e      	ldr	r2, [pc, #504]	; (800151c <HAL_I2S_MspInit+0x228>)
 8001322:	4293      	cmp	r3, r2
 8001324:	f040 80f5 	bne.w	8001512 <HAL_I2S_MspInit+0x21e>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001328:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800132c:	f04f 0300 	mov.w	r3, #0
 8001330:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8001334:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001338:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800133a:	f107 0318 	add.w	r3, r7, #24
 800133e:	4618      	mov	r0, r3
 8001340:	f004 fe72 	bl	8006028 <HAL_RCCEx_PeriphCLKConfig>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 800134a:	f7ff ffb3 	bl	80012b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800134e:	4b74      	ldr	r3, [pc, #464]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 8001350:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001354:	4a72      	ldr	r2, [pc, #456]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 8001356:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800135a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800135e:	4b70      	ldr	r3, [pc, #448]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 8001360:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001364:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136c:	4b6c      	ldr	r3, [pc, #432]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 800136e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001372:	4a6b      	ldr	r2, [pc, #428]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 8001374:	f043 0302 	orr.w	r3, r3, #2
 8001378:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800137c:	4b68      	ldr	r3, [pc, #416]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 800137e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800138a:	4b65      	ldr	r3, [pc, #404]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 800138c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001390:	4a63      	ldr	r2, [pc, #396]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 8001392:	f043 0308 	orr.w	r3, r3, #8
 8001396:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800139a:	4b61      	ldr	r3, [pc, #388]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 800139c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013a0:	f003 0308 	and.w	r3, r3, #8
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a8:	4b5d      	ldr	r3, [pc, #372]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 80013aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013ae:	4a5c      	ldr	r2, [pc, #368]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013b8:	4b59      	ldr	r3, [pc, #356]	; (8001520 <HAL_I2S_MspInit+0x22c>)
 80013ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]
    PB3 (JTDO/TRACESWO)     ------> I2S1_CK
    PD7     ------> I2S1_SDO
    PA6     ------> I2S1_SDI
    PA4     ------> I2S1_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80013c6:	2308      	movs	r3, #8
 80013c8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013de:	2305      	movs	r3, #5
 80013e0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80013e8:	4619      	mov	r1, r3
 80013ea:	484e      	ldr	r0, [pc, #312]	; (8001524 <HAL_I2S_MspInit+0x230>)
 80013ec:	f003 f81c 	bl	8004428 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	2300      	movs	r3, #0
 8001404:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001408:	2305      	movs	r3, #5
 800140a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800140e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001412:	4619      	mov	r1, r3
 8001414:	4844      	ldr	r0, [pc, #272]	; (8001528 <HAL_I2S_MspInit+0x234>)
 8001416:	f003 f807 	bl	8004428 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_4;
 800141a:	2350      	movs	r3, #80	; 0x50
 800141c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001432:	2305      	movs	r3, #5
 8001434:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001438:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800143c:	4619      	mov	r1, r3
 800143e:	483b      	ldr	r0, [pc, #236]	; (800152c <HAL_I2S_MspInit+0x238>)
 8001440:	f002 fff2 	bl	8004428 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */
    if(Mode == I2S_MODE_MASTER_TX){
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	2b04      	cmp	r3, #4
 8001448:	d130      	bne.n	80014ac <HAL_I2S_MspInit+0x1b8>
		/* SPI1_TX Init */
		hdma_spi1_tx.Instance = DMA1_Stream0;
 800144a:	4b39      	ldr	r3, [pc, #228]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 800144c:	4a39      	ldr	r2, [pc, #228]	; (8001534 <HAL_I2S_MspInit+0x240>)
 800144e:	601a      	str	r2, [r3, #0]
		hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001450:	4b37      	ldr	r3, [pc, #220]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 8001452:	2226      	movs	r2, #38	; 0x26
 8001454:	605a      	str	r2, [r3, #4]
		hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001456:	4b36      	ldr	r3, [pc, #216]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 8001458:	2240      	movs	r2, #64	; 0x40
 800145a:	609a      	str	r2, [r3, #8]
		hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800145c:	4b34      	ldr	r3, [pc, #208]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
		hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001462:	4b33      	ldr	r3, [pc, #204]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 8001464:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001468:	611a      	str	r2, [r3, #16]
		hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800146a:	4b31      	ldr	r3, [pc, #196]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 800146c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001470:	615a      	str	r2, [r3, #20]
		hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001472:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 8001474:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001478:	619a      	str	r2, [r3, #24]
		hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 800147a:	4b2d      	ldr	r3, [pc, #180]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 800147c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001480:	61da      	str	r2, [r3, #28]
		hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001482:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 8001484:	2200      	movs	r2, #0
 8001486:	621a      	str	r2, [r3, #32]
		hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001488:	4b29      	ldr	r3, [pc, #164]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 800148a:	2200      	movs	r2, #0
 800148c:	625a      	str	r2, [r3, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800148e:	4828      	ldr	r0, [pc, #160]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 8001490:	f000 fbd4 	bl	8001c3c <HAL_DMA_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <HAL_I2S_MspInit+0x1aa>
		{
		  Error_Handler();
 800149a:	f7ff ff0b 	bl	80012b4 <Error_Handler>
		}

		__HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a23      	ldr	r2, [pc, #140]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 80014a2:	645a      	str	r2, [r3, #68]	; 0x44
 80014a4:	4a22      	ldr	r2, [pc, #136]	; (8001530 <HAL_I2S_MspInit+0x23c>)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6393      	str	r3, [r2, #56]	; 0x38
		__HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
	}
  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80014aa:	e032      	b.n	8001512 <HAL_I2S_MspInit+0x21e>
	else if(Mode == I2S_MODE_MASTER_RX){
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	2b06      	cmp	r3, #6
 80014b0:	d12f      	bne.n	8001512 <HAL_I2S_MspInit+0x21e>
		hdma_spi1_rx.Instance = DMA1_Stream0;
 80014b2:	4b21      	ldr	r3, [pc, #132]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014b4:	4a1f      	ldr	r2, [pc, #124]	; (8001534 <HAL_I2S_MspInit+0x240>)
 80014b6:	601a      	str	r2, [r3, #0]
		hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80014b8:	4b1f      	ldr	r3, [pc, #124]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014ba:	2225      	movs	r2, #37	; 0x25
 80014bc:	605a      	str	r2, [r3, #4]
		hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014be:	4b1e      	ldr	r3, [pc, #120]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
		hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014c4:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
		hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014ca:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014d0:	611a      	str	r2, [r3, #16]
		hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014d2:	4b19      	ldr	r3, [pc, #100]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014d8:	615a      	str	r2, [r3, #20]
		hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014e0:	619a      	str	r2, [r3, #24]
		hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80014e2:	4b15      	ldr	r3, [pc, #84]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014e8:	61da      	str	r2, [r3, #28]
		hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	621a      	str	r2, [r3, #32]
		hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	625a      	str	r2, [r3, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80014f6:	4810      	ldr	r0, [pc, #64]	; (8001538 <HAL_I2S_MspInit+0x244>)
 80014f8:	f000 fba0 	bl	8001c3c <HAL_DMA_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_I2S_MspInit+0x212>
		  Error_Handler();
 8001502:	f7ff fed7 	bl	80012b4 <Error_Handler>
		__HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <HAL_I2S_MspInit+0x244>)
 800150a:	649a      	str	r2, [r3, #72]	; 0x48
 800150c:	4a0a      	ldr	r2, [pc, #40]	; (8001538 <HAL_I2S_MspInit+0x244>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001512:	bf00      	nop
 8001514:	37f8      	adds	r7, #248	; 0xf8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40013000 	.word	0x40013000
 8001520:	58024400 	.word	0x58024400
 8001524:	58020400 	.word	0x58020400
 8001528:	58020c00 	.word	0x58020c00
 800152c:	58020000 	.word	0x58020000
 8001530:	2400058c 	.word	0x2400058c
 8001534:	40020010 	.word	0x40020010
 8001538:	24000604 	.word	0x24000604

0800153c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b0be      	sub	sp, #248	; 0xf8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001544:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001554:	f107 0318 	add.w	r3, r7, #24
 8001558:	22c8      	movs	r2, #200	; 0xc8
 800155a:	2100      	movs	r1, #0
 800155c:	4618      	mov	r0, r3
 800155e:	f00e f89f 	bl	800f6a0 <memset>
  if(hsd->Instance==SDMMC1)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a41      	ldr	r2, [pc, #260]	; (800166c <HAL_SD_MspInit+0x130>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d17a      	bne.n	8001662 <HAL_SD_MspInit+0x126>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 800156c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8001578:	2302      	movs	r3, #2
 800157a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800157c:	230c      	movs	r3, #12
 800157e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001580:	2302      	movs	r3, #2
 8001582:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001584:	2302      	movs	r3, #2
 8001586:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001588:	2302      	movs	r3, #2
 800158a:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800158c:	23c0      	movs	r3, #192	; 0xc0
 800158e:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001590:	2320      	movs	r3, #32
 8001592:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8001598:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800159c:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800159e:	f107 0318 	add.w	r3, r7, #24
 80015a2:	4618      	mov	r0, r3
 80015a4:	f004 fd40 	bl	8006028 <HAL_RCCEx_PeriphCLKConfig>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_SD_MspInit+0x76>
    {
      Error_Handler();
 80015ae:	f7ff fe81 	bl	80012b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80015b2:	4b2f      	ldr	r3, [pc, #188]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80015b8:	4a2d      	ldr	r2, [pc, #180]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015be:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 80015c2:	4b2b      	ldr	r3, [pc, #172]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80015c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015cc:	617b      	str	r3, [r7, #20]
 80015ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d0:	4b27      	ldr	r3, [pc, #156]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015d6:	4a26      	ldr	r2, [pc, #152]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015e0:	4b23      	ldr	r3, [pc, #140]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015e6:	f003 0304 	and.w	r3, r3, #4
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ee:	4b20      	ldr	r3, [pc, #128]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015f4:	4a1e      	ldr	r2, [pc, #120]	; (8001670 <HAL_SD_MspInit+0x134>)
 80015f6:	f043 0308 	orr.w	r3, r3, #8
 80015fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015fe:	4b1c      	ldr	r3, [pc, #112]	; (8001670 <HAL_SD_MspInit+0x134>)
 8001600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001604:	f003 0308 	and.w	r3, r3, #8
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fb      	ldr	r3, [r7, #12]
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = SDIO1_D2_Pin|GPIO_PIN_11|SDIO1_CK_Pin|SDIO1_D0_Pin
 800160c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001610:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001620:	2303      	movs	r3, #3
 8001622:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001626:	230c      	movs	r3, #12
 8001628:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800162c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001630:	4619      	mov	r1, r3
 8001632:	4810      	ldr	r0, [pc, #64]	; (8001674 <HAL_SD_MspInit+0x138>)
 8001634:	f002 fef8 	bl	8004428 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 8001638:	2304      	movs	r3, #4
 800163a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163e:	2302      	movs	r3, #2
 8001640:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001650:	230c      	movs	r3, #12
 8001652:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 8001656:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800165a:	4619      	mov	r1, r3
 800165c:	4806      	ldr	r0, [pc, #24]	; (8001678 <HAL_SD_MspInit+0x13c>)
 800165e:	f002 fee3 	bl	8004428 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8001662:	bf00      	nop
 8001664:	37f8      	adds	r7, #248	; 0xf8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	52007000 	.word	0x52007000
 8001670:	58024400 	.word	0x58024400
 8001674:	58020800 	.word	0x58020800
 8001678:	58020c00 	.word	0x58020c00

0800167c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b0bc      	sub	sp, #240	; 0xf0
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001694:	f107 0310 	add.w	r3, r7, #16
 8001698:	22c8      	movs	r2, #200	; 0xc8
 800169a:	2100      	movs	r1, #0
 800169c:	4618      	mov	r0, r3
 800169e:	f00d ffff 	bl	800f6a0 <memset>
  if(huart->Instance==USART1)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a27      	ldr	r2, [pc, #156]	; (8001744 <HAL_UART_MspInit+0xc8>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d146      	bne.n	800173a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016ac:	f04f 0201 	mov.w	r2, #1
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80016b8:	2300      	movs	r3, #0
 80016ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016be:	f107 0310 	add.w	r3, r7, #16
 80016c2:	4618      	mov	r0, r3
 80016c4:	f004 fcb0 	bl	8006028 <HAL_RCCEx_PeriphCLKConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80016ce:	f7ff fdf1 	bl	80012b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016d2:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <HAL_UART_MspInit+0xcc>)
 80016d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016d8:	4a1b      	ldr	r2, [pc, #108]	; (8001748 <HAL_UART_MspInit+0xcc>)
 80016da:	f043 0310 	orr.w	r3, r3, #16
 80016de:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80016e2:	4b19      	ldr	r3, [pc, #100]	; (8001748 <HAL_UART_MspInit+0xcc>)
 80016e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016e8:	f003 0310 	and.w	r3, r3, #16
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f0:	4b15      	ldr	r3, [pc, #84]	; (8001748 <HAL_UART_MspInit+0xcc>)
 80016f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016f6:	4a14      	ldr	r2, [pc, #80]	; (8001748 <HAL_UART_MspInit+0xcc>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <HAL_UART_MspInit+0xcc>)
 8001702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 800170e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001712:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001716:	2302      	movs	r3, #2
 8001718:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001728:	2307      	movs	r3, #7
 800172a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001732:	4619      	mov	r1, r3
 8001734:	4805      	ldr	r0, [pc, #20]	; (800174c <HAL_UART_MspInit+0xd0>)
 8001736:	f002 fe77 	bl	8004428 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800173a:	bf00      	nop
 800173c:	37f0      	adds	r7, #240	; 0xf0
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40011000 	.word	0x40011000
 8001748:	58024400 	.word	0x58024400
 800174c:	58020000 	.word	0x58020000

08001750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001754:	e7fe      	b.n	8001754 <NMI_Handler+0x4>

08001756 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800175a:	e7fe      	b.n	800175a <HardFault_Handler+0x4>

0800175c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001760:	e7fe      	b.n	8001760 <MemManage_Handler+0x4>

08001762 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001766:	e7fe      	b.n	8001766 <BusFault_Handler+0x4>

08001768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800176c:	e7fe      	b.n	800176c <UsageFault_Handler+0x4>

0800176e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800179c:	f000 f8ee 	bl	800197c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
//  HAL_DMA_IRQHandler(&hdma_spi1_tx);
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
	if(hi2s1.Init.Mode == I2S_MODE_MASTER_TX)
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <DMA1_Stream0_IRQHandler+0x28>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	2b04      	cmp	r3, #4
 80017ae:	d103      	bne.n	80017b8 <DMA1_Stream0_IRQHandler+0x14>
		HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017b0:	4807      	ldr	r0, [pc, #28]	; (80017d0 <DMA1_Stream0_IRQHandler+0x2c>)
 80017b2:	f001 fb27 	bl	8002e04 <HAL_DMA_IRQHandler>
	else if(hi2s1.Init.Mode == I2S_MODE_MASTER_RX)
		HAL_DMA_IRQHandler(&hdma_spi1_rx);
  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80017b6:	e006      	b.n	80017c6 <DMA1_Stream0_IRQHandler+0x22>
	else if(hi2s1.Init.Mode == I2S_MODE_MASTER_RX)
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <DMA1_Stream0_IRQHandler+0x28>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b06      	cmp	r3, #6
 80017be:	d102      	bne.n	80017c6 <DMA1_Stream0_IRQHandler+0x22>
		HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80017c0:	4804      	ldr	r0, [pc, #16]	; (80017d4 <DMA1_Stream0_IRQHandler+0x30>)
 80017c2:	f001 fb1f 	bl	8002e04 <HAL_DMA_IRQHandler>
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	24000538 	.word	0x24000538
 80017d0:	2400058c 	.word	0x2400058c
 80017d4:	24000604 	.word	0x24000604

080017d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e0:	4a14      	ldr	r2, [pc, #80]	; (8001834 <_sbrk+0x5c>)
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <_sbrk+0x60>)
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017ec:	4b13      	ldr	r3, [pc, #76]	; (800183c <_sbrk+0x64>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <_sbrk+0x64>)
 80017f6:	4a12      	ldr	r2, [pc, #72]	; (8001840 <_sbrk+0x68>)
 80017f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <_sbrk+0x64>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	429a      	cmp	r2, r3
 8001806:	d207      	bcs.n	8001818 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001808:	f00d ff10 	bl	800f62c <__errno>
 800180c:	4603      	mov	r3, r0
 800180e:	220c      	movs	r2, #12
 8001810:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001812:	f04f 33ff 	mov.w	r3, #4294967295
 8001816:	e009      	b.n	800182c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001818:	4b08      	ldr	r3, [pc, #32]	; (800183c <_sbrk+0x64>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800181e:	4b07      	ldr	r3, [pc, #28]	; (800183c <_sbrk+0x64>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	4a05      	ldr	r2, [pc, #20]	; (800183c <_sbrk+0x64>)
 8001828:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800182a:	68fb      	ldr	r3, [r7, #12]
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	24080000 	.word	0x24080000
 8001838:	00000400 	.word	0x00000400
 800183c:	2400179c 	.word	0x2400179c
 8001840:	240017f0 	.word	0x240017f0

08001844 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001844:	f8df d034 	ldr.w	sp, [pc, #52]	; 800187c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001848:	f7fe fec8 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800184c:	480c      	ldr	r0, [pc, #48]	; (8001880 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800184e:	490d      	ldr	r1, [pc, #52]	; (8001884 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001850:	4a0d      	ldr	r2, [pc, #52]	; (8001888 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001854:	e002      	b.n	800185c <LoopCopyDataInit>

08001856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185a:	3304      	adds	r3, #4

0800185c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800185c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800185e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001860:	d3f9      	bcc.n	8001856 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001862:	4a0a      	ldr	r2, [pc, #40]	; (800188c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001864:	4c0a      	ldr	r4, [pc, #40]	; (8001890 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001868:	e001      	b.n	800186e <LoopFillZerobss>

0800186a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800186c:	3204      	adds	r2, #4

0800186e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800186e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001870:	d3fb      	bcc.n	800186a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001872:	f00d fee1 	bl	800f638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001876:	f7ff f897 	bl	80009a8 <main>
  bx  lr
 800187a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800187c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001880:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001884:	240000ac 	.word	0x240000ac
  ldr r2, =_sidata
 8001888:	0800fdbc 	.word	0x0800fdbc
  ldr r2, =_sbss
 800188c:	240000ac 	.word	0x240000ac
  ldr r4, =_ebss
 8001890:	240017f0 	.word	0x240017f0

08001894 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001894:	e7fe      	b.n	8001894 <ADC3_IRQHandler>
	...

08001898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800189e:	2003      	movs	r0, #3
 80018a0:	f000 f98c 	bl	8001bbc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018a4:	f004 f9ea 	bl	8005c7c <HAL_RCC_GetSysClockFreq>
 80018a8:	4602      	mov	r2, r0
 80018aa:	4b15      	ldr	r3, [pc, #84]	; (8001900 <HAL_Init+0x68>)
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	0a1b      	lsrs	r3, r3, #8
 80018b0:	f003 030f 	and.w	r3, r3, #15
 80018b4:	4913      	ldr	r1, [pc, #76]	; (8001904 <HAL_Init+0x6c>)
 80018b6:	5ccb      	ldrb	r3, [r1, r3]
 80018b8:	f003 031f 	and.w	r3, r3, #31
 80018bc:	fa22 f303 	lsr.w	r3, r2, r3
 80018c0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80018c2:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <HAL_Init+0x68>)
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	4a0e      	ldr	r2, [pc, #56]	; (8001904 <HAL_Init+0x6c>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	f003 031f 	and.w	r3, r3, #31
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	fa22 f303 	lsr.w	r3, r2, r3
 80018d8:	4a0b      	ldr	r2, [pc, #44]	; (8001908 <HAL_Init+0x70>)
 80018da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80018dc:	4a0b      	ldr	r2, [pc, #44]	; (800190c <HAL_Init+0x74>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018e2:	2000      	movs	r0, #0
 80018e4:	f000 f814 	bl	8001910 <HAL_InitTick>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e002      	b.n	80018f8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80018f2:	f7ff fce5 	bl	80012c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	58024400 	.word	0x58024400
 8001904:	0800f918 	.word	0x0800f918
 8001908:	24000004 	.word	0x24000004
 800190c:	24000000 	.word	0x24000000

08001910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <HAL_InitTick+0x60>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e021      	b.n	8001968 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <HAL_InitTick+0x64>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	4b11      	ldr	r3, [pc, #68]	; (8001970 <HAL_InitTick+0x60>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001932:	fbb3 f3f1 	udiv	r3, r3, r1
 8001936:	fbb2 f3f3 	udiv	r3, r2, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f971 	bl	8001c22 <HAL_SYSTICK_Config>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e00e      	b.n	8001968 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b0f      	cmp	r3, #15
 800194e:	d80a      	bhi.n	8001966 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001950:	2200      	movs	r2, #0
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f000 f93b 	bl	8001bd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800195c:	4a06      	ldr	r2, [pc, #24]	; (8001978 <HAL_InitTick+0x68>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	24000044 	.word	0x24000044
 8001974:	24000000 	.word	0x24000000
 8001978:	24000040 	.word	0x24000040

0800197c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <HAL_IncTick+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <HAL_IncTick+0x24>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4413      	add	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	; (80019a0 <HAL_IncTick+0x24>)
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	24000044 	.word	0x24000044
 80019a0:	240017a0 	.word	0x240017a0

080019a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return uwTick;
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_GetTick+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	240017a0 	.word	0x240017a0

080019bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c4:	f7ff ffee 	bl	80019a4 <HAL_GetTick>
 80019c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d4:	d005      	beq.n	80019e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019d6:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <HAL_Delay+0x44>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4413      	add	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019e2:	bf00      	nop
 80019e4:	f7ff ffde 	bl	80019a4 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d8f7      	bhi.n	80019e4 <HAL_Delay+0x28>
  {
  }
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	24000044 	.word	0x24000044

08001a04 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001a08:	4b03      	ldr	r3, [pc, #12]	; (8001a18 <HAL_GetREVID+0x14>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	0c1b      	lsrs	r3, r3, #16
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	5c001000 	.word	0x5c001000

08001a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <__NVIC_SetPriorityGrouping+0x40>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a32:	68ba      	ldr	r2, [r7, #8]
 8001a34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <__NVIC_SetPriorityGrouping+0x44>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4a:	4a04      	ldr	r2, [pc, #16]	; (8001a5c <__NVIC_SetPriorityGrouping+0x40>)
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	60d3      	str	r3, [r2, #12]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000ed00 	.word	0xe000ed00
 8001a60:	05fa0000 	.word	0x05fa0000

08001a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a68:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <__NVIC_GetPriorityGrouping+0x18>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	0a1b      	lsrs	r3, r3, #8
 8001a6e:	f003 0307 	and.w	r3, r3, #7
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	db0b      	blt.n	8001aaa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a92:	88fb      	ldrh	r3, [r7, #6]
 8001a94:	f003 021f 	and.w	r2, r3, #31
 8001a98:	4907      	ldr	r1, [pc, #28]	; (8001ab8 <__NVIC_EnableIRQ+0x38>)
 8001a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a9e:	095b      	lsrs	r3, r3, #5
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001aaa:	bf00      	nop
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	e000e100 	.word	0xe000e100

08001abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	6039      	str	r1, [r7, #0]
 8001ac6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ac8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	db0a      	blt.n	8001ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	490c      	ldr	r1, [pc, #48]	; (8001b08 <__NVIC_SetPriority+0x4c>)
 8001ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ada:	0112      	lsls	r2, r2, #4
 8001adc:	b2d2      	uxtb	r2, r2
 8001ade:	440b      	add	r3, r1
 8001ae0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ae4:	e00a      	b.n	8001afc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4908      	ldr	r1, [pc, #32]	; (8001b0c <__NVIC_SetPriority+0x50>)
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	f003 030f 	and.w	r3, r3, #15
 8001af2:	3b04      	subs	r3, #4
 8001af4:	0112      	lsls	r2, r2, #4
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	440b      	add	r3, r1
 8001afa:	761a      	strb	r2, [r3, #24]
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	e000e100 	.word	0xe000e100
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b089      	sub	sp, #36	; 0x24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	f1c3 0307 	rsb	r3, r3, #7
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	bf28      	it	cs
 8001b2e:	2304      	movcs	r3, #4
 8001b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	3304      	adds	r3, #4
 8001b36:	2b06      	cmp	r3, #6
 8001b38:	d902      	bls.n	8001b40 <NVIC_EncodePriority+0x30>
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3b03      	subs	r3, #3
 8001b3e:	e000      	b.n	8001b42 <NVIC_EncodePriority+0x32>
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b44:	f04f 32ff 	mov.w	r2, #4294967295
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	43da      	mvns	r2, r3
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	401a      	ands	r2, r3
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b58:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b62:	43d9      	mvns	r1, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b68:	4313      	orrs	r3, r2
         );
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3724      	adds	r7, #36	; 0x24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b88:	d301      	bcc.n	8001b8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e00f      	b.n	8001bae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b8e:	4a0a      	ldr	r2, [pc, #40]	; (8001bb8 <SysTick_Config+0x40>)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3b01      	subs	r3, #1
 8001b94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b96:	210f      	movs	r1, #15
 8001b98:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9c:	f7ff ff8e 	bl	8001abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba0:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <SysTick_Config+0x40>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ba6:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <SysTick_Config+0x40>)
 8001ba8:	2207      	movs	r2, #7
 8001baa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	e000e010 	.word	0xe000e010

08001bbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ff29 	bl	8001a1c <__NVIC_SetPriorityGrouping>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b086      	sub	sp, #24
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001be0:	f7ff ff40 	bl	8001a64 <__NVIC_GetPriorityGrouping>
 8001be4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	68b9      	ldr	r1, [r7, #8]
 8001bea:	6978      	ldr	r0, [r7, #20]
 8001bec:	f7ff ff90 	bl	8001b10 <NVIC_EncodePriority>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff ff5f 	bl	8001abc <__NVIC_SetPriority>
}
 8001bfe:	bf00      	nop
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b082      	sub	sp, #8
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff33 	bl	8001a80 <__NVIC_EnableIRQ>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f7ff ffa4 	bl	8001b78 <SysTick_Config>
 8001c30:	4603      	mov	r3, r0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001c44:	f7ff feae 	bl	80019a4 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d101      	bne.n	8001c54 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e316      	b.n	8002282 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a66      	ldr	r2, [pc, #408]	; (8001df4 <HAL_DMA_Init+0x1b8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d04a      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a65      	ldr	r2, [pc, #404]	; (8001df8 <HAL_DMA_Init+0x1bc>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d045      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a63      	ldr	r2, [pc, #396]	; (8001dfc <HAL_DMA_Init+0x1c0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d040      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a62      	ldr	r2, [pc, #392]	; (8001e00 <HAL_DMA_Init+0x1c4>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d03b      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a60      	ldr	r2, [pc, #384]	; (8001e04 <HAL_DMA_Init+0x1c8>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d036      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a5f      	ldr	r2, [pc, #380]	; (8001e08 <HAL_DMA_Init+0x1cc>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d031      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a5d      	ldr	r2, [pc, #372]	; (8001e0c <HAL_DMA_Init+0x1d0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d02c      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a5c      	ldr	r2, [pc, #368]	; (8001e10 <HAL_DMA_Init+0x1d4>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d027      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a5a      	ldr	r2, [pc, #360]	; (8001e14 <HAL_DMA_Init+0x1d8>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d022      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a59      	ldr	r2, [pc, #356]	; (8001e18 <HAL_DMA_Init+0x1dc>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d01d      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a57      	ldr	r2, [pc, #348]	; (8001e1c <HAL_DMA_Init+0x1e0>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d018      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a56      	ldr	r2, [pc, #344]	; (8001e20 <HAL_DMA_Init+0x1e4>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d013      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a54      	ldr	r2, [pc, #336]	; (8001e24 <HAL_DMA_Init+0x1e8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d00e      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a53      	ldr	r2, [pc, #332]	; (8001e28 <HAL_DMA_Init+0x1ec>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d009      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a51      	ldr	r2, [pc, #324]	; (8001e2c <HAL_DMA_Init+0x1f0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d004      	beq.n	8001cf4 <HAL_DMA_Init+0xb8>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a50      	ldr	r2, [pc, #320]	; (8001e30 <HAL_DMA_Init+0x1f4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d101      	bne.n	8001cf8 <HAL_DMA_Init+0xbc>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <HAL_DMA_Init+0xbe>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f000 813b 	beq.w	8001f76 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2202      	movs	r2, #2
 8001d04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a37      	ldr	r2, [pc, #220]	; (8001df4 <HAL_DMA_Init+0x1b8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d04a      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a36      	ldr	r2, [pc, #216]	; (8001df8 <HAL_DMA_Init+0x1bc>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d045      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a34      	ldr	r2, [pc, #208]	; (8001dfc <HAL_DMA_Init+0x1c0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d040      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a33      	ldr	r2, [pc, #204]	; (8001e00 <HAL_DMA_Init+0x1c4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d03b      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a31      	ldr	r2, [pc, #196]	; (8001e04 <HAL_DMA_Init+0x1c8>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d036      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a30      	ldr	r2, [pc, #192]	; (8001e08 <HAL_DMA_Init+0x1cc>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d031      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a2e      	ldr	r2, [pc, #184]	; (8001e0c <HAL_DMA_Init+0x1d0>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d02c      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a2d      	ldr	r2, [pc, #180]	; (8001e10 <HAL_DMA_Init+0x1d4>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d027      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a2b      	ldr	r2, [pc, #172]	; (8001e14 <HAL_DMA_Init+0x1d8>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d022      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a2a      	ldr	r2, [pc, #168]	; (8001e18 <HAL_DMA_Init+0x1dc>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d01d      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a28      	ldr	r2, [pc, #160]	; (8001e1c <HAL_DMA_Init+0x1e0>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d018      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a27      	ldr	r2, [pc, #156]	; (8001e20 <HAL_DMA_Init+0x1e4>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d013      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a25      	ldr	r2, [pc, #148]	; (8001e24 <HAL_DMA_Init+0x1e8>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d00e      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a24      	ldr	r2, [pc, #144]	; (8001e28 <HAL_DMA_Init+0x1ec>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d009      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a22      	ldr	r2, [pc, #136]	; (8001e2c <HAL_DMA_Init+0x1f0>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d004      	beq.n	8001db0 <HAL_DMA_Init+0x174>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a21      	ldr	r2, [pc, #132]	; (8001e30 <HAL_DMA_Init+0x1f4>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d108      	bne.n	8001dc2 <HAL_DMA_Init+0x186>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 0201 	bic.w	r2, r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	e007      	b.n	8001dd2 <HAL_DMA_Init+0x196>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0201 	bic.w	r2, r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001dd2:	e02f      	b.n	8001e34 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dd4:	f7ff fde6 	bl	80019a4 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b05      	cmp	r3, #5
 8001de0:	d928      	bls.n	8001e34 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2220      	movs	r2, #32
 8001de6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2203      	movs	r2, #3
 8001dec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e246      	b.n	8002282 <HAL_DMA_Init+0x646>
 8001df4:	40020010 	.word	0x40020010
 8001df8:	40020028 	.word	0x40020028
 8001dfc:	40020040 	.word	0x40020040
 8001e00:	40020058 	.word	0x40020058
 8001e04:	40020070 	.word	0x40020070
 8001e08:	40020088 	.word	0x40020088
 8001e0c:	400200a0 	.word	0x400200a0
 8001e10:	400200b8 	.word	0x400200b8
 8001e14:	40020410 	.word	0x40020410
 8001e18:	40020428 	.word	0x40020428
 8001e1c:	40020440 	.word	0x40020440
 8001e20:	40020458 	.word	0x40020458
 8001e24:	40020470 	.word	0x40020470
 8001e28:	40020488 	.word	0x40020488
 8001e2c:	400204a0 	.word	0x400204a0
 8001e30:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1c8      	bne.n	8001dd4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	4b83      	ldr	r3, [pc, #524]	; (800205c <HAL_DMA_Init+0x420>)
 8001e4e:	4013      	ands	r3, r2
 8001e50:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001e5a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e66:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e72:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a1b      	ldr	r3, [r3, #32]
 8001e78:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d107      	bne.n	8001e98 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e90:	4313      	orrs	r3, r2
 8001e92:	697a      	ldr	r2, [r7, #20]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001e98:	4b71      	ldr	r3, [pc, #452]	; (8002060 <HAL_DMA_Init+0x424>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	4b71      	ldr	r3, [pc, #452]	; (8002064 <HAL_DMA_Init+0x428>)
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ea4:	d328      	bcc.n	8001ef8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	2b28      	cmp	r3, #40	; 0x28
 8001eac:	d903      	bls.n	8001eb6 <HAL_DMA_Init+0x27a>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b2e      	cmp	r3, #46	; 0x2e
 8001eb4:	d917      	bls.n	8001ee6 <HAL_DMA_Init+0x2aa>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	2b3e      	cmp	r3, #62	; 0x3e
 8001ebc:	d903      	bls.n	8001ec6 <HAL_DMA_Init+0x28a>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b42      	cmp	r3, #66	; 0x42
 8001ec4:	d90f      	bls.n	8001ee6 <HAL_DMA_Init+0x2aa>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b46      	cmp	r3, #70	; 0x46
 8001ecc:	d903      	bls.n	8001ed6 <HAL_DMA_Init+0x29a>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	2b48      	cmp	r3, #72	; 0x48
 8001ed4:	d907      	bls.n	8001ee6 <HAL_DMA_Init+0x2aa>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b4e      	cmp	r3, #78	; 0x4e
 8001edc:	d905      	bls.n	8001eea <HAL_DMA_Init+0x2ae>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b52      	cmp	r3, #82	; 0x52
 8001ee4:	d801      	bhi.n	8001eea <HAL_DMA_Init+0x2ae>
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e000      	b.n	8001eec <HAL_DMA_Init+0x2b0>
 8001eea:	2300      	movs	r3, #0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ef6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	f023 0307 	bic.w	r3, r3, #7
 8001f0e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f1e:	2b04      	cmp	r3, #4
 8001f20:	d117      	bne.n	8001f52 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f26:	697a      	ldr	r2, [r7, #20]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00e      	beq.n	8001f52 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f002 f8ed 	bl	8004114 <DMA_CheckFifoParam>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d008      	beq.n	8001f52 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2240      	movs	r2, #64	; 0x40
 8001f44:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e197      	b.n	8002282 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f002 f828 	bl	8003fb0 <DMA_CalcBaseAndBitshift>
 8001f60:	4603      	mov	r3, r0
 8001f62:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f68:	f003 031f 	and.w	r3, r3, #31
 8001f6c:	223f      	movs	r2, #63	; 0x3f
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	e0cd      	b.n	8002112 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a3b      	ldr	r2, [pc, #236]	; (8002068 <HAL_DMA_Init+0x42c>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d022      	beq.n	8001fc6 <HAL_DMA_Init+0x38a>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a39      	ldr	r2, [pc, #228]	; (800206c <HAL_DMA_Init+0x430>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d01d      	beq.n	8001fc6 <HAL_DMA_Init+0x38a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a38      	ldr	r2, [pc, #224]	; (8002070 <HAL_DMA_Init+0x434>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d018      	beq.n	8001fc6 <HAL_DMA_Init+0x38a>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a36      	ldr	r2, [pc, #216]	; (8002074 <HAL_DMA_Init+0x438>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d013      	beq.n	8001fc6 <HAL_DMA_Init+0x38a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a35      	ldr	r2, [pc, #212]	; (8002078 <HAL_DMA_Init+0x43c>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d00e      	beq.n	8001fc6 <HAL_DMA_Init+0x38a>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a33      	ldr	r2, [pc, #204]	; (800207c <HAL_DMA_Init+0x440>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d009      	beq.n	8001fc6 <HAL_DMA_Init+0x38a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a32      	ldr	r2, [pc, #200]	; (8002080 <HAL_DMA_Init+0x444>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d004      	beq.n	8001fc6 <HAL_DMA_Init+0x38a>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a30      	ldr	r2, [pc, #192]	; (8002084 <HAL_DMA_Init+0x448>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d101      	bne.n	8001fca <HAL_DMA_Init+0x38e>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e000      	b.n	8001fcc <HAL_DMA_Init+0x390>
 8001fca:	2300      	movs	r3, #0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f000 8097 	beq.w	8002100 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a24      	ldr	r2, [pc, #144]	; (8002068 <HAL_DMA_Init+0x42c>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d021      	beq.n	8002020 <HAL_DMA_Init+0x3e4>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a22      	ldr	r2, [pc, #136]	; (800206c <HAL_DMA_Init+0x430>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d01c      	beq.n	8002020 <HAL_DMA_Init+0x3e4>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a21      	ldr	r2, [pc, #132]	; (8002070 <HAL_DMA_Init+0x434>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d017      	beq.n	8002020 <HAL_DMA_Init+0x3e4>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a1f      	ldr	r2, [pc, #124]	; (8002074 <HAL_DMA_Init+0x438>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d012      	beq.n	8002020 <HAL_DMA_Init+0x3e4>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1e      	ldr	r2, [pc, #120]	; (8002078 <HAL_DMA_Init+0x43c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d00d      	beq.n	8002020 <HAL_DMA_Init+0x3e4>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1c      	ldr	r2, [pc, #112]	; (800207c <HAL_DMA_Init+0x440>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d008      	beq.n	8002020 <HAL_DMA_Init+0x3e4>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a1b      	ldr	r2, [pc, #108]	; (8002080 <HAL_DMA_Init+0x444>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d003      	beq.n	8002020 <HAL_DMA_Init+0x3e4>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a19      	ldr	r2, [pc, #100]	; (8002084 <HAL_DMA_Init+0x448>)
 800201e:	4293      	cmp	r3, r2
 8002020:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2202      	movs	r2, #2
 8002026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	4b12      	ldr	r3, [pc, #72]	; (8002088 <HAL_DMA_Init+0x44c>)
 800203e:	4013      	ands	r3, r2
 8002040:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	2b40      	cmp	r3, #64	; 0x40
 8002048:	d020      	beq.n	800208c <HAL_DMA_Init+0x450>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	2b80      	cmp	r3, #128	; 0x80
 8002050:	d102      	bne.n	8002058 <HAL_DMA_Init+0x41c>
 8002052:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002056:	e01a      	b.n	800208e <HAL_DMA_Init+0x452>
 8002058:	2300      	movs	r3, #0
 800205a:	e018      	b.n	800208e <HAL_DMA_Init+0x452>
 800205c:	fe10803f 	.word	0xfe10803f
 8002060:	5c001000 	.word	0x5c001000
 8002064:	ffff0000 	.word	0xffff0000
 8002068:	58025408 	.word	0x58025408
 800206c:	5802541c 	.word	0x5802541c
 8002070:	58025430 	.word	0x58025430
 8002074:	58025444 	.word	0x58025444
 8002078:	58025458 	.word	0x58025458
 800207c:	5802546c 	.word	0x5802546c
 8002080:	58025480 	.word	0x58025480
 8002084:	58025494 	.word	0x58025494
 8002088:	fffe000f 	.word	0xfffe000f
 800208c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	68d2      	ldr	r2, [r2, #12]
 8002092:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002094:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800209c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80020a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80020ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80020b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80020bc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	697a      	ldr	r2, [r7, #20]
 80020ca:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4b6e      	ldr	r3, [pc, #440]	; (800228c <HAL_DMA_Init+0x650>)
 80020d4:	4413      	add	r3, r2
 80020d6:	4a6e      	ldr	r2, [pc, #440]	; (8002290 <HAL_DMA_Init+0x654>)
 80020d8:	fba2 2303 	umull	r2, r3, r2, r3
 80020dc:	091b      	lsrs	r3, r3, #4
 80020de:	009a      	lsls	r2, r3, #2
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f001 ff63 	bl	8003fb0 <DMA_CalcBaseAndBitshift>
 80020ea:	4603      	mov	r3, r0
 80020ec:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f2:	f003 031f 	and.w	r3, r3, #31
 80020f6:	2201      	movs	r2, #1
 80020f8:	409a      	lsls	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	e008      	b.n	8002112 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2240      	movs	r2, #64	; 0x40
 8002104:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2203      	movs	r2, #3
 800210a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e0b7      	b.n	8002282 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a5f      	ldr	r2, [pc, #380]	; (8002294 <HAL_DMA_Init+0x658>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d072      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a5d      	ldr	r2, [pc, #372]	; (8002298 <HAL_DMA_Init+0x65c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d06d      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a5c      	ldr	r2, [pc, #368]	; (800229c <HAL_DMA_Init+0x660>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d068      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a5a      	ldr	r2, [pc, #360]	; (80022a0 <HAL_DMA_Init+0x664>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d063      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a59      	ldr	r2, [pc, #356]	; (80022a4 <HAL_DMA_Init+0x668>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d05e      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a57      	ldr	r2, [pc, #348]	; (80022a8 <HAL_DMA_Init+0x66c>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d059      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a56      	ldr	r2, [pc, #344]	; (80022ac <HAL_DMA_Init+0x670>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d054      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a54      	ldr	r2, [pc, #336]	; (80022b0 <HAL_DMA_Init+0x674>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d04f      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a53      	ldr	r2, [pc, #332]	; (80022b4 <HAL_DMA_Init+0x678>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d04a      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a51      	ldr	r2, [pc, #324]	; (80022b8 <HAL_DMA_Init+0x67c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d045      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a50      	ldr	r2, [pc, #320]	; (80022bc <HAL_DMA_Init+0x680>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d040      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a4e      	ldr	r2, [pc, #312]	; (80022c0 <HAL_DMA_Init+0x684>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d03b      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a4d      	ldr	r2, [pc, #308]	; (80022c4 <HAL_DMA_Init+0x688>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d036      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a4b      	ldr	r2, [pc, #300]	; (80022c8 <HAL_DMA_Init+0x68c>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d031      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a4a      	ldr	r2, [pc, #296]	; (80022cc <HAL_DMA_Init+0x690>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d02c      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a48      	ldr	r2, [pc, #288]	; (80022d0 <HAL_DMA_Init+0x694>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d027      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a47      	ldr	r2, [pc, #284]	; (80022d4 <HAL_DMA_Init+0x698>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d022      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a45      	ldr	r2, [pc, #276]	; (80022d8 <HAL_DMA_Init+0x69c>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d01d      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a44      	ldr	r2, [pc, #272]	; (80022dc <HAL_DMA_Init+0x6a0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d018      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a42      	ldr	r2, [pc, #264]	; (80022e0 <HAL_DMA_Init+0x6a4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d013      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a41      	ldr	r2, [pc, #260]	; (80022e4 <HAL_DMA_Init+0x6a8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d00e      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a3f      	ldr	r2, [pc, #252]	; (80022e8 <HAL_DMA_Init+0x6ac>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d009      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a3e      	ldr	r2, [pc, #248]	; (80022ec <HAL_DMA_Init+0x6b0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d004      	beq.n	8002202 <HAL_DMA_Init+0x5c6>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a3c      	ldr	r2, [pc, #240]	; (80022f0 <HAL_DMA_Init+0x6b4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <HAL_DMA_Init+0x5ca>
 8002202:	2301      	movs	r3, #1
 8002204:	e000      	b.n	8002208 <HAL_DMA_Init+0x5cc>
 8002206:	2300      	movs	r3, #0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d032      	beq.n	8002272 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f001 fffd 	bl	800420c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	2b80      	cmp	r3, #128	; 0x80
 8002218:	d102      	bne.n	8002220 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685a      	ldr	r2, [r3, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002228:	b2d2      	uxtb	r2, r2
 800222a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002234:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d010      	beq.n	8002260 <HAL_DMA_Init+0x624>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b08      	cmp	r3, #8
 8002244:	d80c      	bhi.n	8002260 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f002 f87a 	bl	8004340 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	e008      	b.n	8002272 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	a7fdabf8 	.word	0xa7fdabf8
 8002290:	cccccccd 	.word	0xcccccccd
 8002294:	40020010 	.word	0x40020010
 8002298:	40020028 	.word	0x40020028
 800229c:	40020040 	.word	0x40020040
 80022a0:	40020058 	.word	0x40020058
 80022a4:	40020070 	.word	0x40020070
 80022a8:	40020088 	.word	0x40020088
 80022ac:	400200a0 	.word	0x400200a0
 80022b0:	400200b8 	.word	0x400200b8
 80022b4:	40020410 	.word	0x40020410
 80022b8:	40020428 	.word	0x40020428
 80022bc:	40020440 	.word	0x40020440
 80022c0:	40020458 	.word	0x40020458
 80022c4:	40020470 	.word	0x40020470
 80022c8:	40020488 	.word	0x40020488
 80022cc:	400204a0 	.word	0x400204a0
 80022d0:	400204b8 	.word	0x400204b8
 80022d4:	58025408 	.word	0x58025408
 80022d8:	5802541c 	.word	0x5802541c
 80022dc:	58025430 	.word	0x58025430
 80022e0:	58025444 	.word	0x58025444
 80022e4:	58025458 	.word	0x58025458
 80022e8:	5802546c 	.word	0x5802546c
 80022ec:	58025480 	.word	0x58025480
 80022f0:	58025494 	.word	0x58025494

080022f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e226      	b.n	800275e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002316:	2b01      	cmp	r3, #1
 8002318:	d101      	bne.n	800231e <HAL_DMA_Start_IT+0x2a>
 800231a:	2302      	movs	r3, #2
 800231c:	e21f      	b.n	800275e <HAL_DMA_Start_IT+0x46a>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b01      	cmp	r3, #1
 8002330:	f040 820a 	bne.w	8002748 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a68      	ldr	r2, [pc, #416]	; (80024e8 <HAL_DMA_Start_IT+0x1f4>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d04a      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a66      	ldr	r2, [pc, #408]	; (80024ec <HAL_DMA_Start_IT+0x1f8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d045      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a65      	ldr	r2, [pc, #404]	; (80024f0 <HAL_DMA_Start_IT+0x1fc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d040      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a63      	ldr	r2, [pc, #396]	; (80024f4 <HAL_DMA_Start_IT+0x200>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d03b      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a62      	ldr	r2, [pc, #392]	; (80024f8 <HAL_DMA_Start_IT+0x204>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d036      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a60      	ldr	r2, [pc, #384]	; (80024fc <HAL_DMA_Start_IT+0x208>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d031      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a5f      	ldr	r2, [pc, #380]	; (8002500 <HAL_DMA_Start_IT+0x20c>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d02c      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a5d      	ldr	r2, [pc, #372]	; (8002504 <HAL_DMA_Start_IT+0x210>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d027      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a5c      	ldr	r2, [pc, #368]	; (8002508 <HAL_DMA_Start_IT+0x214>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d022      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a5a      	ldr	r2, [pc, #360]	; (800250c <HAL_DMA_Start_IT+0x218>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d01d      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a59      	ldr	r2, [pc, #356]	; (8002510 <HAL_DMA_Start_IT+0x21c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d018      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a57      	ldr	r2, [pc, #348]	; (8002514 <HAL_DMA_Start_IT+0x220>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d013      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a56      	ldr	r2, [pc, #344]	; (8002518 <HAL_DMA_Start_IT+0x224>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d00e      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a54      	ldr	r2, [pc, #336]	; (800251c <HAL_DMA_Start_IT+0x228>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d009      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a53      	ldr	r2, [pc, #332]	; (8002520 <HAL_DMA_Start_IT+0x22c>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d004      	beq.n	80023e2 <HAL_DMA_Start_IT+0xee>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a51      	ldr	r2, [pc, #324]	; (8002524 <HAL_DMA_Start_IT+0x230>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d108      	bne.n	80023f4 <HAL_DMA_Start_IT+0x100>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0201 	bic.w	r2, r2, #1
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	e007      	b.n	8002404 <HAL_DMA_Start_IT+0x110>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68b9      	ldr	r1, [r7, #8]
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f001 fc24 	bl	8003c58 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a34      	ldr	r2, [pc, #208]	; (80024e8 <HAL_DMA_Start_IT+0x1f4>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d04a      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a33      	ldr	r2, [pc, #204]	; (80024ec <HAL_DMA_Start_IT+0x1f8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d045      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a31      	ldr	r2, [pc, #196]	; (80024f0 <HAL_DMA_Start_IT+0x1fc>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d040      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a30      	ldr	r2, [pc, #192]	; (80024f4 <HAL_DMA_Start_IT+0x200>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d03b      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a2e      	ldr	r2, [pc, #184]	; (80024f8 <HAL_DMA_Start_IT+0x204>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d036      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a2d      	ldr	r2, [pc, #180]	; (80024fc <HAL_DMA_Start_IT+0x208>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d031      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a2b      	ldr	r2, [pc, #172]	; (8002500 <HAL_DMA_Start_IT+0x20c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d02c      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a2a      	ldr	r2, [pc, #168]	; (8002504 <HAL_DMA_Start_IT+0x210>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d027      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a28      	ldr	r2, [pc, #160]	; (8002508 <HAL_DMA_Start_IT+0x214>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d022      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a27      	ldr	r2, [pc, #156]	; (800250c <HAL_DMA_Start_IT+0x218>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d01d      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a25      	ldr	r2, [pc, #148]	; (8002510 <HAL_DMA_Start_IT+0x21c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d018      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a24      	ldr	r2, [pc, #144]	; (8002514 <HAL_DMA_Start_IT+0x220>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d013      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a22      	ldr	r2, [pc, #136]	; (8002518 <HAL_DMA_Start_IT+0x224>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00e      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a21      	ldr	r2, [pc, #132]	; (800251c <HAL_DMA_Start_IT+0x228>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d009      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a1f      	ldr	r2, [pc, #124]	; (8002520 <HAL_DMA_Start_IT+0x22c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d004      	beq.n	80024b0 <HAL_DMA_Start_IT+0x1bc>
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a1e      	ldr	r2, [pc, #120]	; (8002524 <HAL_DMA_Start_IT+0x230>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d101      	bne.n	80024b4 <HAL_DMA_Start_IT+0x1c0>
 80024b0:	2301      	movs	r3, #1
 80024b2:	e000      	b.n	80024b6 <HAL_DMA_Start_IT+0x1c2>
 80024b4:	2300      	movs	r3, #0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d036      	beq.n	8002528 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f023 021e 	bic.w	r2, r3, #30
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 0216 	orr.w	r2, r2, #22
 80024cc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d03e      	beq.n	8002554 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f042 0208 	orr.w	r2, r2, #8
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	e035      	b.n	8002554 <HAL_DMA_Start_IT+0x260>
 80024e8:	40020010 	.word	0x40020010
 80024ec:	40020028 	.word	0x40020028
 80024f0:	40020040 	.word	0x40020040
 80024f4:	40020058 	.word	0x40020058
 80024f8:	40020070 	.word	0x40020070
 80024fc:	40020088 	.word	0x40020088
 8002500:	400200a0 	.word	0x400200a0
 8002504:	400200b8 	.word	0x400200b8
 8002508:	40020410 	.word	0x40020410
 800250c:	40020428 	.word	0x40020428
 8002510:	40020440 	.word	0x40020440
 8002514:	40020458 	.word	0x40020458
 8002518:	40020470 	.word	0x40020470
 800251c:	40020488 	.word	0x40020488
 8002520:	400204a0 	.word	0x400204a0
 8002524:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f023 020e 	bic.w	r2, r3, #14
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 020a 	orr.w	r2, r2, #10
 800253a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0204 	orr.w	r2, r2, #4
 8002552:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a83      	ldr	r2, [pc, #524]	; (8002768 <HAL_DMA_Start_IT+0x474>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d072      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a82      	ldr	r2, [pc, #520]	; (800276c <HAL_DMA_Start_IT+0x478>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d06d      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a80      	ldr	r2, [pc, #512]	; (8002770 <HAL_DMA_Start_IT+0x47c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d068      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a7f      	ldr	r2, [pc, #508]	; (8002774 <HAL_DMA_Start_IT+0x480>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d063      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a7d      	ldr	r2, [pc, #500]	; (8002778 <HAL_DMA_Start_IT+0x484>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d05e      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a7c      	ldr	r2, [pc, #496]	; (800277c <HAL_DMA_Start_IT+0x488>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d059      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a7a      	ldr	r2, [pc, #488]	; (8002780 <HAL_DMA_Start_IT+0x48c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d054      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a79      	ldr	r2, [pc, #484]	; (8002784 <HAL_DMA_Start_IT+0x490>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d04f      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a77      	ldr	r2, [pc, #476]	; (8002788 <HAL_DMA_Start_IT+0x494>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d04a      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a76      	ldr	r2, [pc, #472]	; (800278c <HAL_DMA_Start_IT+0x498>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d045      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a74      	ldr	r2, [pc, #464]	; (8002790 <HAL_DMA_Start_IT+0x49c>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d040      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a73      	ldr	r2, [pc, #460]	; (8002794 <HAL_DMA_Start_IT+0x4a0>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d03b      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a71      	ldr	r2, [pc, #452]	; (8002798 <HAL_DMA_Start_IT+0x4a4>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d036      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a70      	ldr	r2, [pc, #448]	; (800279c <HAL_DMA_Start_IT+0x4a8>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d031      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a6e      	ldr	r2, [pc, #440]	; (80027a0 <HAL_DMA_Start_IT+0x4ac>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d02c      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a6d      	ldr	r2, [pc, #436]	; (80027a4 <HAL_DMA_Start_IT+0x4b0>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d027      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a6b      	ldr	r2, [pc, #428]	; (80027a8 <HAL_DMA_Start_IT+0x4b4>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d022      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a6a      	ldr	r2, [pc, #424]	; (80027ac <HAL_DMA_Start_IT+0x4b8>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d01d      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a68      	ldr	r2, [pc, #416]	; (80027b0 <HAL_DMA_Start_IT+0x4bc>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d018      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a67      	ldr	r2, [pc, #412]	; (80027b4 <HAL_DMA_Start_IT+0x4c0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d013      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a65      	ldr	r2, [pc, #404]	; (80027b8 <HAL_DMA_Start_IT+0x4c4>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d00e      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a64      	ldr	r2, [pc, #400]	; (80027bc <HAL_DMA_Start_IT+0x4c8>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d009      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a62      	ldr	r2, [pc, #392]	; (80027c0 <HAL_DMA_Start_IT+0x4cc>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d004      	beq.n	8002644 <HAL_DMA_Start_IT+0x350>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a61      	ldr	r2, [pc, #388]	; (80027c4 <HAL_DMA_Start_IT+0x4d0>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d101      	bne.n	8002648 <HAL_DMA_Start_IT+0x354>
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <HAL_DMA_Start_IT+0x356>
 8002648:	2300      	movs	r3, #0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d01a      	beq.n	8002684 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d007      	beq.n	800266c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002666:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800266a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002670:	2b00      	cmp	r3, #0
 8002672:	d007      	beq.n	8002684 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800267e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002682:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a37      	ldr	r2, [pc, #220]	; (8002768 <HAL_DMA_Start_IT+0x474>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d04a      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a36      	ldr	r2, [pc, #216]	; (800276c <HAL_DMA_Start_IT+0x478>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d045      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a34      	ldr	r2, [pc, #208]	; (8002770 <HAL_DMA_Start_IT+0x47c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d040      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a33      	ldr	r2, [pc, #204]	; (8002774 <HAL_DMA_Start_IT+0x480>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d03b      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a31      	ldr	r2, [pc, #196]	; (8002778 <HAL_DMA_Start_IT+0x484>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d036      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a30      	ldr	r2, [pc, #192]	; (800277c <HAL_DMA_Start_IT+0x488>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d031      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a2e      	ldr	r2, [pc, #184]	; (8002780 <HAL_DMA_Start_IT+0x48c>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d02c      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a2d      	ldr	r2, [pc, #180]	; (8002784 <HAL_DMA_Start_IT+0x490>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d027      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a2b      	ldr	r2, [pc, #172]	; (8002788 <HAL_DMA_Start_IT+0x494>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d022      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a2a      	ldr	r2, [pc, #168]	; (800278c <HAL_DMA_Start_IT+0x498>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d01d      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a28      	ldr	r2, [pc, #160]	; (8002790 <HAL_DMA_Start_IT+0x49c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d018      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a27      	ldr	r2, [pc, #156]	; (8002794 <HAL_DMA_Start_IT+0x4a0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d013      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a25      	ldr	r2, [pc, #148]	; (8002798 <HAL_DMA_Start_IT+0x4a4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d00e      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a24      	ldr	r2, [pc, #144]	; (800279c <HAL_DMA_Start_IT+0x4a8>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d009      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a22      	ldr	r2, [pc, #136]	; (80027a0 <HAL_DMA_Start_IT+0x4ac>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d004      	beq.n	8002724 <HAL_DMA_Start_IT+0x430>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a21      	ldr	r2, [pc, #132]	; (80027a4 <HAL_DMA_Start_IT+0x4b0>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d108      	bne.n	8002736 <HAL_DMA_Start_IT+0x442>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 0201 	orr.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	e012      	b.n	800275c <HAL_DMA_Start_IT+0x468>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0201 	orr.w	r2, r2, #1
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	e009      	b.n	800275c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800274e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800275c:	7dfb      	ldrb	r3, [r7, #23]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40020010 	.word	0x40020010
 800276c:	40020028 	.word	0x40020028
 8002770:	40020040 	.word	0x40020040
 8002774:	40020058 	.word	0x40020058
 8002778:	40020070 	.word	0x40020070
 800277c:	40020088 	.word	0x40020088
 8002780:	400200a0 	.word	0x400200a0
 8002784:	400200b8 	.word	0x400200b8
 8002788:	40020410 	.word	0x40020410
 800278c:	40020428 	.word	0x40020428
 8002790:	40020440 	.word	0x40020440
 8002794:	40020458 	.word	0x40020458
 8002798:	40020470 	.word	0x40020470
 800279c:	40020488 	.word	0x40020488
 80027a0:	400204a0 	.word	0x400204a0
 80027a4:	400204b8 	.word	0x400204b8
 80027a8:	58025408 	.word	0x58025408
 80027ac:	5802541c 	.word	0x5802541c
 80027b0:	58025430 	.word	0x58025430
 80027b4:	58025444 	.word	0x58025444
 80027b8:	58025458 	.word	0x58025458
 80027bc:	5802546c 	.word	0x5802546c
 80027c0:	58025480 	.word	0x58025480
 80027c4:	58025494 	.word	0x58025494

080027c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80027d0:	f7ff f8e8 	bl	80019a4 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e2dc      	b.n	8002d9a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d008      	beq.n	80027fe <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2280      	movs	r2, #128	; 0x80
 80027f0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e2cd      	b.n	8002d9a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a76      	ldr	r2, [pc, #472]	; (80029dc <HAL_DMA_Abort+0x214>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d04a      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a74      	ldr	r2, [pc, #464]	; (80029e0 <HAL_DMA_Abort+0x218>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d045      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a73      	ldr	r2, [pc, #460]	; (80029e4 <HAL_DMA_Abort+0x21c>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d040      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a71      	ldr	r2, [pc, #452]	; (80029e8 <HAL_DMA_Abort+0x220>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d03b      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a70      	ldr	r2, [pc, #448]	; (80029ec <HAL_DMA_Abort+0x224>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d036      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a6e      	ldr	r2, [pc, #440]	; (80029f0 <HAL_DMA_Abort+0x228>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d031      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a6d      	ldr	r2, [pc, #436]	; (80029f4 <HAL_DMA_Abort+0x22c>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d02c      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a6b      	ldr	r2, [pc, #428]	; (80029f8 <HAL_DMA_Abort+0x230>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d027      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a6a      	ldr	r2, [pc, #424]	; (80029fc <HAL_DMA_Abort+0x234>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d022      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a68      	ldr	r2, [pc, #416]	; (8002a00 <HAL_DMA_Abort+0x238>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d01d      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a67      	ldr	r2, [pc, #412]	; (8002a04 <HAL_DMA_Abort+0x23c>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d018      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a65      	ldr	r2, [pc, #404]	; (8002a08 <HAL_DMA_Abort+0x240>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d013      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a64      	ldr	r2, [pc, #400]	; (8002a0c <HAL_DMA_Abort+0x244>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d00e      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a62      	ldr	r2, [pc, #392]	; (8002a10 <HAL_DMA_Abort+0x248>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d009      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a61      	ldr	r2, [pc, #388]	; (8002a14 <HAL_DMA_Abort+0x24c>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d004      	beq.n	800289e <HAL_DMA_Abort+0xd6>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a5f      	ldr	r2, [pc, #380]	; (8002a18 <HAL_DMA_Abort+0x250>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d101      	bne.n	80028a2 <HAL_DMA_Abort+0xda>
 800289e:	2301      	movs	r3, #1
 80028a0:	e000      	b.n	80028a4 <HAL_DMA_Abort+0xdc>
 80028a2:	2300      	movs	r3, #0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d013      	beq.n	80028d0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 021e 	bic.w	r2, r2, #30
 80028b6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695a      	ldr	r2, [r3, #20]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028c6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	617b      	str	r3, [r7, #20]
 80028ce:	e00a      	b.n	80028e6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 020e 	bic.w	r2, r2, #14
 80028de:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a3c      	ldr	r2, [pc, #240]	; (80029dc <HAL_DMA_Abort+0x214>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d072      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a3a      	ldr	r2, [pc, #232]	; (80029e0 <HAL_DMA_Abort+0x218>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d06d      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a39      	ldr	r2, [pc, #228]	; (80029e4 <HAL_DMA_Abort+0x21c>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d068      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a37      	ldr	r2, [pc, #220]	; (80029e8 <HAL_DMA_Abort+0x220>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d063      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a36      	ldr	r2, [pc, #216]	; (80029ec <HAL_DMA_Abort+0x224>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d05e      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a34      	ldr	r2, [pc, #208]	; (80029f0 <HAL_DMA_Abort+0x228>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d059      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a33      	ldr	r2, [pc, #204]	; (80029f4 <HAL_DMA_Abort+0x22c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d054      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a31      	ldr	r2, [pc, #196]	; (80029f8 <HAL_DMA_Abort+0x230>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d04f      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a30      	ldr	r2, [pc, #192]	; (80029fc <HAL_DMA_Abort+0x234>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d04a      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a2e      	ldr	r2, [pc, #184]	; (8002a00 <HAL_DMA_Abort+0x238>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d045      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a2d      	ldr	r2, [pc, #180]	; (8002a04 <HAL_DMA_Abort+0x23c>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d040      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a2b      	ldr	r2, [pc, #172]	; (8002a08 <HAL_DMA_Abort+0x240>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d03b      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a2a      	ldr	r2, [pc, #168]	; (8002a0c <HAL_DMA_Abort+0x244>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d036      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a28      	ldr	r2, [pc, #160]	; (8002a10 <HAL_DMA_Abort+0x248>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d031      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a27      	ldr	r2, [pc, #156]	; (8002a14 <HAL_DMA_Abort+0x24c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d02c      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a25      	ldr	r2, [pc, #148]	; (8002a18 <HAL_DMA_Abort+0x250>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d027      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a24      	ldr	r2, [pc, #144]	; (8002a1c <HAL_DMA_Abort+0x254>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d022      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a22      	ldr	r2, [pc, #136]	; (8002a20 <HAL_DMA_Abort+0x258>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d01d      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a21      	ldr	r2, [pc, #132]	; (8002a24 <HAL_DMA_Abort+0x25c>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d018      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a1f      	ldr	r2, [pc, #124]	; (8002a28 <HAL_DMA_Abort+0x260>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d013      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a1e      	ldr	r2, [pc, #120]	; (8002a2c <HAL_DMA_Abort+0x264>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d00e      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a1c      	ldr	r2, [pc, #112]	; (8002a30 <HAL_DMA_Abort+0x268>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d009      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a1b      	ldr	r2, [pc, #108]	; (8002a34 <HAL_DMA_Abort+0x26c>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d004      	beq.n	80029d6 <HAL_DMA_Abort+0x20e>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a19      	ldr	r2, [pc, #100]	; (8002a38 <HAL_DMA_Abort+0x270>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d132      	bne.n	8002a3c <HAL_DMA_Abort+0x274>
 80029d6:	2301      	movs	r3, #1
 80029d8:	e031      	b.n	8002a3e <HAL_DMA_Abort+0x276>
 80029da:	bf00      	nop
 80029dc:	40020010 	.word	0x40020010
 80029e0:	40020028 	.word	0x40020028
 80029e4:	40020040 	.word	0x40020040
 80029e8:	40020058 	.word	0x40020058
 80029ec:	40020070 	.word	0x40020070
 80029f0:	40020088 	.word	0x40020088
 80029f4:	400200a0 	.word	0x400200a0
 80029f8:	400200b8 	.word	0x400200b8
 80029fc:	40020410 	.word	0x40020410
 8002a00:	40020428 	.word	0x40020428
 8002a04:	40020440 	.word	0x40020440
 8002a08:	40020458 	.word	0x40020458
 8002a0c:	40020470 	.word	0x40020470
 8002a10:	40020488 	.word	0x40020488
 8002a14:	400204a0 	.word	0x400204a0
 8002a18:	400204b8 	.word	0x400204b8
 8002a1c:	58025408 	.word	0x58025408
 8002a20:	5802541c 	.word	0x5802541c
 8002a24:	58025430 	.word	0x58025430
 8002a28:	58025444 	.word	0x58025444
 8002a2c:	58025458 	.word	0x58025458
 8002a30:	5802546c 	.word	0x5802546c
 8002a34:	58025480 	.word	0x58025480
 8002a38:	58025494 	.word	0x58025494
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d007      	beq.n	8002a52 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a50:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a6d      	ldr	r2, [pc, #436]	; (8002c0c <HAL_DMA_Abort+0x444>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d04a      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a6b      	ldr	r2, [pc, #428]	; (8002c10 <HAL_DMA_Abort+0x448>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d045      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a6a      	ldr	r2, [pc, #424]	; (8002c14 <HAL_DMA_Abort+0x44c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d040      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a68      	ldr	r2, [pc, #416]	; (8002c18 <HAL_DMA_Abort+0x450>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d03b      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a67      	ldr	r2, [pc, #412]	; (8002c1c <HAL_DMA_Abort+0x454>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d036      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a65      	ldr	r2, [pc, #404]	; (8002c20 <HAL_DMA_Abort+0x458>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d031      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a64      	ldr	r2, [pc, #400]	; (8002c24 <HAL_DMA_Abort+0x45c>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d02c      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a62      	ldr	r2, [pc, #392]	; (8002c28 <HAL_DMA_Abort+0x460>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d027      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a61      	ldr	r2, [pc, #388]	; (8002c2c <HAL_DMA_Abort+0x464>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d022      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a5f      	ldr	r2, [pc, #380]	; (8002c30 <HAL_DMA_Abort+0x468>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d01d      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a5e      	ldr	r2, [pc, #376]	; (8002c34 <HAL_DMA_Abort+0x46c>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d018      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a5c      	ldr	r2, [pc, #368]	; (8002c38 <HAL_DMA_Abort+0x470>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d013      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a5b      	ldr	r2, [pc, #364]	; (8002c3c <HAL_DMA_Abort+0x474>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00e      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a59      	ldr	r2, [pc, #356]	; (8002c40 <HAL_DMA_Abort+0x478>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d009      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a58      	ldr	r2, [pc, #352]	; (8002c44 <HAL_DMA_Abort+0x47c>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d004      	beq.n	8002af2 <HAL_DMA_Abort+0x32a>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a56      	ldr	r2, [pc, #344]	; (8002c48 <HAL_DMA_Abort+0x480>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d108      	bne.n	8002b04 <HAL_DMA_Abort+0x33c>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 0201 	bic.w	r2, r2, #1
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	e007      	b.n	8002b14 <HAL_DMA_Abort+0x34c>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002b14:	e013      	b.n	8002b3e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b16:	f7fe ff45 	bl	80019a4 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b05      	cmp	r3, #5
 8002b22:	d90c      	bls.n	8002b3e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2220      	movs	r2, #32
 8002b28:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e12d      	b.n	8002d9a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1e5      	bne.n	8002b16 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a2f      	ldr	r2, [pc, #188]	; (8002c0c <HAL_DMA_Abort+0x444>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d04a      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a2d      	ldr	r2, [pc, #180]	; (8002c10 <HAL_DMA_Abort+0x448>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d045      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a2c      	ldr	r2, [pc, #176]	; (8002c14 <HAL_DMA_Abort+0x44c>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d040      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a2a      	ldr	r2, [pc, #168]	; (8002c18 <HAL_DMA_Abort+0x450>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d03b      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a29      	ldr	r2, [pc, #164]	; (8002c1c <HAL_DMA_Abort+0x454>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d036      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a27      	ldr	r2, [pc, #156]	; (8002c20 <HAL_DMA_Abort+0x458>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d031      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a26      	ldr	r2, [pc, #152]	; (8002c24 <HAL_DMA_Abort+0x45c>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d02c      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a24      	ldr	r2, [pc, #144]	; (8002c28 <HAL_DMA_Abort+0x460>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d027      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a23      	ldr	r2, [pc, #140]	; (8002c2c <HAL_DMA_Abort+0x464>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d022      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a21      	ldr	r2, [pc, #132]	; (8002c30 <HAL_DMA_Abort+0x468>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d01d      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a20      	ldr	r2, [pc, #128]	; (8002c34 <HAL_DMA_Abort+0x46c>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d018      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1e      	ldr	r2, [pc, #120]	; (8002c38 <HAL_DMA_Abort+0x470>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d013      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a1d      	ldr	r2, [pc, #116]	; (8002c3c <HAL_DMA_Abort+0x474>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d00e      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a1b      	ldr	r2, [pc, #108]	; (8002c40 <HAL_DMA_Abort+0x478>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d009      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a1a      	ldr	r2, [pc, #104]	; (8002c44 <HAL_DMA_Abort+0x47c>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d004      	beq.n	8002bea <HAL_DMA_Abort+0x422>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a18      	ldr	r2, [pc, #96]	; (8002c48 <HAL_DMA_Abort+0x480>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d101      	bne.n	8002bee <HAL_DMA_Abort+0x426>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e000      	b.n	8002bf0 <HAL_DMA_Abort+0x428>
 8002bee:	2300      	movs	r3, #0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d02b      	beq.n	8002c4c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfe:	f003 031f 	and.w	r3, r3, #31
 8002c02:	223f      	movs	r2, #63	; 0x3f
 8002c04:	409a      	lsls	r2, r3
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	609a      	str	r2, [r3, #8]
 8002c0a:	e02a      	b.n	8002c62 <HAL_DMA_Abort+0x49a>
 8002c0c:	40020010 	.word	0x40020010
 8002c10:	40020028 	.word	0x40020028
 8002c14:	40020040 	.word	0x40020040
 8002c18:	40020058 	.word	0x40020058
 8002c1c:	40020070 	.word	0x40020070
 8002c20:	40020088 	.word	0x40020088
 8002c24:	400200a0 	.word	0x400200a0
 8002c28:	400200b8 	.word	0x400200b8
 8002c2c:	40020410 	.word	0x40020410
 8002c30:	40020428 	.word	0x40020428
 8002c34:	40020440 	.word	0x40020440
 8002c38:	40020458 	.word	0x40020458
 8002c3c:	40020470 	.word	0x40020470
 8002c40:	40020488 	.word	0x40020488
 8002c44:	400204a0 	.word	0x400204a0
 8002c48:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c50:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c56:	f003 031f 	and.w	r3, r3, #31
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a4f      	ldr	r2, [pc, #316]	; (8002da4 <HAL_DMA_Abort+0x5dc>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d072      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a4d      	ldr	r2, [pc, #308]	; (8002da8 <HAL_DMA_Abort+0x5e0>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d06d      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a4c      	ldr	r2, [pc, #304]	; (8002dac <HAL_DMA_Abort+0x5e4>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d068      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a4a      	ldr	r2, [pc, #296]	; (8002db0 <HAL_DMA_Abort+0x5e8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d063      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a49      	ldr	r2, [pc, #292]	; (8002db4 <HAL_DMA_Abort+0x5ec>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d05e      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a47      	ldr	r2, [pc, #284]	; (8002db8 <HAL_DMA_Abort+0x5f0>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d059      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a46      	ldr	r2, [pc, #280]	; (8002dbc <HAL_DMA_Abort+0x5f4>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d054      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a44      	ldr	r2, [pc, #272]	; (8002dc0 <HAL_DMA_Abort+0x5f8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d04f      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a43      	ldr	r2, [pc, #268]	; (8002dc4 <HAL_DMA_Abort+0x5fc>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d04a      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a41      	ldr	r2, [pc, #260]	; (8002dc8 <HAL_DMA_Abort+0x600>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d045      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a40      	ldr	r2, [pc, #256]	; (8002dcc <HAL_DMA_Abort+0x604>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d040      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a3e      	ldr	r2, [pc, #248]	; (8002dd0 <HAL_DMA_Abort+0x608>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d03b      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a3d      	ldr	r2, [pc, #244]	; (8002dd4 <HAL_DMA_Abort+0x60c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d036      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a3b      	ldr	r2, [pc, #236]	; (8002dd8 <HAL_DMA_Abort+0x610>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d031      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a3a      	ldr	r2, [pc, #232]	; (8002ddc <HAL_DMA_Abort+0x614>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d02c      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a38      	ldr	r2, [pc, #224]	; (8002de0 <HAL_DMA_Abort+0x618>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d027      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a37      	ldr	r2, [pc, #220]	; (8002de4 <HAL_DMA_Abort+0x61c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d022      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a35      	ldr	r2, [pc, #212]	; (8002de8 <HAL_DMA_Abort+0x620>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d01d      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a34      	ldr	r2, [pc, #208]	; (8002dec <HAL_DMA_Abort+0x624>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d018      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a32      	ldr	r2, [pc, #200]	; (8002df0 <HAL_DMA_Abort+0x628>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d013      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a31      	ldr	r2, [pc, #196]	; (8002df4 <HAL_DMA_Abort+0x62c>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d00e      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a2f      	ldr	r2, [pc, #188]	; (8002df8 <HAL_DMA_Abort+0x630>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d009      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a2e      	ldr	r2, [pc, #184]	; (8002dfc <HAL_DMA_Abort+0x634>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d004      	beq.n	8002d52 <HAL_DMA_Abort+0x58a>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a2c      	ldr	r2, [pc, #176]	; (8002e00 <HAL_DMA_Abort+0x638>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d101      	bne.n	8002d56 <HAL_DMA_Abort+0x58e>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <HAL_DMA_Abort+0x590>
 8002d56:	2300      	movs	r3, #0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d015      	beq.n	8002d88 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002d64:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00c      	beq.n	8002d88 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d7c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002d86:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3718      	adds	r7, #24
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40020010 	.word	0x40020010
 8002da8:	40020028 	.word	0x40020028
 8002dac:	40020040 	.word	0x40020040
 8002db0:	40020058 	.word	0x40020058
 8002db4:	40020070 	.word	0x40020070
 8002db8:	40020088 	.word	0x40020088
 8002dbc:	400200a0 	.word	0x400200a0
 8002dc0:	400200b8 	.word	0x400200b8
 8002dc4:	40020410 	.word	0x40020410
 8002dc8:	40020428 	.word	0x40020428
 8002dcc:	40020440 	.word	0x40020440
 8002dd0:	40020458 	.word	0x40020458
 8002dd4:	40020470 	.word	0x40020470
 8002dd8:	40020488 	.word	0x40020488
 8002ddc:	400204a0 	.word	0x400204a0
 8002de0:	400204b8 	.word	0x400204b8
 8002de4:	58025408 	.word	0x58025408
 8002de8:	5802541c 	.word	0x5802541c
 8002dec:	58025430 	.word	0x58025430
 8002df0:	58025444 	.word	0x58025444
 8002df4:	58025458 	.word	0x58025458
 8002df8:	5802546c 	.word	0x5802546c
 8002dfc:	58025480 	.word	0x58025480
 8002e00:	58025494 	.word	0x58025494

08002e04 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08a      	sub	sp, #40	; 0x28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e10:	4b67      	ldr	r3, [pc, #412]	; (8002fb0 <HAL_DMA_IRQHandler+0x1ac>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a67      	ldr	r2, [pc, #412]	; (8002fb4 <HAL_DMA_IRQHandler+0x1b0>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	0a9b      	lsrs	r3, r3, #10
 8002e1c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e22:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e28:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a5f      	ldr	r2, [pc, #380]	; (8002fb8 <HAL_DMA_IRQHandler+0x1b4>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d04a      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a5d      	ldr	r2, [pc, #372]	; (8002fbc <HAL_DMA_IRQHandler+0x1b8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d045      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a5c      	ldr	r2, [pc, #368]	; (8002fc0 <HAL_DMA_IRQHandler+0x1bc>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d040      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a5a      	ldr	r2, [pc, #360]	; (8002fc4 <HAL_DMA_IRQHandler+0x1c0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d03b      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a59      	ldr	r2, [pc, #356]	; (8002fc8 <HAL_DMA_IRQHandler+0x1c4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d036      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a57      	ldr	r2, [pc, #348]	; (8002fcc <HAL_DMA_IRQHandler+0x1c8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d031      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a56      	ldr	r2, [pc, #344]	; (8002fd0 <HAL_DMA_IRQHandler+0x1cc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d02c      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a54      	ldr	r2, [pc, #336]	; (8002fd4 <HAL_DMA_IRQHandler+0x1d0>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d027      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a53      	ldr	r2, [pc, #332]	; (8002fd8 <HAL_DMA_IRQHandler+0x1d4>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d022      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a51      	ldr	r2, [pc, #324]	; (8002fdc <HAL_DMA_IRQHandler+0x1d8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d01d      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a50      	ldr	r2, [pc, #320]	; (8002fe0 <HAL_DMA_IRQHandler+0x1dc>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d018      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a4e      	ldr	r2, [pc, #312]	; (8002fe4 <HAL_DMA_IRQHandler+0x1e0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d013      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a4d      	ldr	r2, [pc, #308]	; (8002fe8 <HAL_DMA_IRQHandler+0x1e4>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d00e      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a4b      	ldr	r2, [pc, #300]	; (8002fec <HAL_DMA_IRQHandler+0x1e8>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d009      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a4a      	ldr	r2, [pc, #296]	; (8002ff0 <HAL_DMA_IRQHandler+0x1ec>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d004      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xd2>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a48      	ldr	r2, [pc, #288]	; (8002ff4 <HAL_DMA_IRQHandler+0x1f0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d101      	bne.n	8002eda <HAL_DMA_IRQHandler+0xd6>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e000      	b.n	8002edc <HAL_DMA_IRQHandler+0xd8>
 8002eda:	2300      	movs	r3, #0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 842b 	beq.w	8003738 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee6:	f003 031f 	and.w	r3, r3, #31
 8002eea:	2208      	movs	r2, #8
 8002eec:	409a      	lsls	r2, r3
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 80a2 	beq.w	800303c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a2e      	ldr	r2, [pc, #184]	; (8002fb8 <HAL_DMA_IRQHandler+0x1b4>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d04a      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a2d      	ldr	r2, [pc, #180]	; (8002fbc <HAL_DMA_IRQHandler+0x1b8>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d045      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a2b      	ldr	r2, [pc, #172]	; (8002fc0 <HAL_DMA_IRQHandler+0x1bc>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d040      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a2a      	ldr	r2, [pc, #168]	; (8002fc4 <HAL_DMA_IRQHandler+0x1c0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d03b      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a28      	ldr	r2, [pc, #160]	; (8002fc8 <HAL_DMA_IRQHandler+0x1c4>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d036      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a27      	ldr	r2, [pc, #156]	; (8002fcc <HAL_DMA_IRQHandler+0x1c8>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d031      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a25      	ldr	r2, [pc, #148]	; (8002fd0 <HAL_DMA_IRQHandler+0x1cc>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d02c      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a24      	ldr	r2, [pc, #144]	; (8002fd4 <HAL_DMA_IRQHandler+0x1d0>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d027      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a22      	ldr	r2, [pc, #136]	; (8002fd8 <HAL_DMA_IRQHandler+0x1d4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d022      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a21      	ldr	r2, [pc, #132]	; (8002fdc <HAL_DMA_IRQHandler+0x1d8>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d01d      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a1f      	ldr	r2, [pc, #124]	; (8002fe0 <HAL_DMA_IRQHandler+0x1dc>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d018      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1e      	ldr	r2, [pc, #120]	; (8002fe4 <HAL_DMA_IRQHandler+0x1e0>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d013      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a1c      	ldr	r2, [pc, #112]	; (8002fe8 <HAL_DMA_IRQHandler+0x1e4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d00e      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a1b      	ldr	r2, [pc, #108]	; (8002fec <HAL_DMA_IRQHandler+0x1e8>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d009      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a19      	ldr	r2, [pc, #100]	; (8002ff0 <HAL_DMA_IRQHandler+0x1ec>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d004      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x194>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a18      	ldr	r2, [pc, #96]	; (8002ff4 <HAL_DMA_IRQHandler+0x1f0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d12f      	bne.n	8002ff8 <HAL_DMA_IRQHandler+0x1f4>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bf14      	ite	ne
 8002fa6:	2301      	movne	r3, #1
 8002fa8:	2300      	moveq	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	e02e      	b.n	800300c <HAL_DMA_IRQHandler+0x208>
 8002fae:	bf00      	nop
 8002fb0:	24000000 	.word	0x24000000
 8002fb4:	1b4e81b5 	.word	0x1b4e81b5
 8002fb8:	40020010 	.word	0x40020010
 8002fbc:	40020028 	.word	0x40020028
 8002fc0:	40020040 	.word	0x40020040
 8002fc4:	40020058 	.word	0x40020058
 8002fc8:	40020070 	.word	0x40020070
 8002fcc:	40020088 	.word	0x40020088
 8002fd0:	400200a0 	.word	0x400200a0
 8002fd4:	400200b8 	.word	0x400200b8
 8002fd8:	40020410 	.word	0x40020410
 8002fdc:	40020428 	.word	0x40020428
 8002fe0:	40020440 	.word	0x40020440
 8002fe4:	40020458 	.word	0x40020458
 8002fe8:	40020470 	.word	0x40020470
 8002fec:	40020488 	.word	0x40020488
 8002ff0:	400204a0 	.word	0x400204a0
 8002ff4:	400204b8 	.word	0x400204b8
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0308 	and.w	r3, r3, #8
 8003002:	2b00      	cmp	r3, #0
 8003004:	bf14      	ite	ne
 8003006:	2301      	movne	r3, #1
 8003008:	2300      	moveq	r3, #0
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	d015      	beq.n	800303c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 0204 	bic.w	r2, r2, #4
 800301e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003024:	f003 031f 	and.w	r3, r3, #31
 8003028:	2208      	movs	r2, #8
 800302a:	409a      	lsls	r2, r3
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003034:	f043 0201 	orr.w	r2, r3, #1
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003040:	f003 031f 	and.w	r3, r3, #31
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	fa22 f303 	lsr.w	r3, r2, r3
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d06e      	beq.n	8003130 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a69      	ldr	r2, [pc, #420]	; (80031fc <HAL_DMA_IRQHandler+0x3f8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d04a      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a67      	ldr	r2, [pc, #412]	; (8003200 <HAL_DMA_IRQHandler+0x3fc>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d045      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a66      	ldr	r2, [pc, #408]	; (8003204 <HAL_DMA_IRQHandler+0x400>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d040      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a64      	ldr	r2, [pc, #400]	; (8003208 <HAL_DMA_IRQHandler+0x404>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d03b      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a63      	ldr	r2, [pc, #396]	; (800320c <HAL_DMA_IRQHandler+0x408>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d036      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a61      	ldr	r2, [pc, #388]	; (8003210 <HAL_DMA_IRQHandler+0x40c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d031      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a60      	ldr	r2, [pc, #384]	; (8003214 <HAL_DMA_IRQHandler+0x410>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d02c      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a5e      	ldr	r2, [pc, #376]	; (8003218 <HAL_DMA_IRQHandler+0x414>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d027      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a5d      	ldr	r2, [pc, #372]	; (800321c <HAL_DMA_IRQHandler+0x418>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d022      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a5b      	ldr	r2, [pc, #364]	; (8003220 <HAL_DMA_IRQHandler+0x41c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d01d      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a5a      	ldr	r2, [pc, #360]	; (8003224 <HAL_DMA_IRQHandler+0x420>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d018      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a58      	ldr	r2, [pc, #352]	; (8003228 <HAL_DMA_IRQHandler+0x424>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d013      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a57      	ldr	r2, [pc, #348]	; (800322c <HAL_DMA_IRQHandler+0x428>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d00e      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a55      	ldr	r2, [pc, #340]	; (8003230 <HAL_DMA_IRQHandler+0x42c>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d009      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a54      	ldr	r2, [pc, #336]	; (8003234 <HAL_DMA_IRQHandler+0x430>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d004      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2ee>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a52      	ldr	r2, [pc, #328]	; (8003238 <HAL_DMA_IRQHandler+0x434>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d10a      	bne.n	8003108 <HAL_DMA_IRQHandler+0x304>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	bf14      	ite	ne
 8003100:	2301      	movne	r3, #1
 8003102:	2300      	moveq	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	e003      	b.n	8003110 <HAL_DMA_IRQHandler+0x30c>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2300      	movs	r3, #0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00d      	beq.n	8003130 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	2201      	movs	r2, #1
 800311e:	409a      	lsls	r2, r3
 8003120:	6a3b      	ldr	r3, [r7, #32]
 8003122:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003128:	f043 0202 	orr.w	r2, r3, #2
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003134:	f003 031f 	and.w	r3, r3, #31
 8003138:	2204      	movs	r2, #4
 800313a:	409a      	lsls	r2, r3
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 808f 	beq.w	8003264 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a2c      	ldr	r2, [pc, #176]	; (80031fc <HAL_DMA_IRQHandler+0x3f8>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d04a      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a2a      	ldr	r2, [pc, #168]	; (8003200 <HAL_DMA_IRQHandler+0x3fc>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d045      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a29      	ldr	r2, [pc, #164]	; (8003204 <HAL_DMA_IRQHandler+0x400>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d040      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a27      	ldr	r2, [pc, #156]	; (8003208 <HAL_DMA_IRQHandler+0x404>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d03b      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a26      	ldr	r2, [pc, #152]	; (800320c <HAL_DMA_IRQHandler+0x408>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d036      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a24      	ldr	r2, [pc, #144]	; (8003210 <HAL_DMA_IRQHandler+0x40c>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d031      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a23      	ldr	r2, [pc, #140]	; (8003214 <HAL_DMA_IRQHandler+0x410>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d02c      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a21      	ldr	r2, [pc, #132]	; (8003218 <HAL_DMA_IRQHandler+0x414>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d027      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a20      	ldr	r2, [pc, #128]	; (800321c <HAL_DMA_IRQHandler+0x418>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d022      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a1e      	ldr	r2, [pc, #120]	; (8003220 <HAL_DMA_IRQHandler+0x41c>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d01d      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a1d      	ldr	r2, [pc, #116]	; (8003224 <HAL_DMA_IRQHandler+0x420>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d018      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a1b      	ldr	r2, [pc, #108]	; (8003228 <HAL_DMA_IRQHandler+0x424>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a1a      	ldr	r2, [pc, #104]	; (800322c <HAL_DMA_IRQHandler+0x428>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00e      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a18      	ldr	r2, [pc, #96]	; (8003230 <HAL_DMA_IRQHandler+0x42c>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d009      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a17      	ldr	r2, [pc, #92]	; (8003234 <HAL_DMA_IRQHandler+0x430>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d004      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x3e2>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a15      	ldr	r2, [pc, #84]	; (8003238 <HAL_DMA_IRQHandler+0x434>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d12a      	bne.n	800323c <HAL_DMA_IRQHandler+0x438>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	bf14      	ite	ne
 80031f4:	2301      	movne	r3, #1
 80031f6:	2300      	moveq	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	e023      	b.n	8003244 <HAL_DMA_IRQHandler+0x440>
 80031fc:	40020010 	.word	0x40020010
 8003200:	40020028 	.word	0x40020028
 8003204:	40020040 	.word	0x40020040
 8003208:	40020058 	.word	0x40020058
 800320c:	40020070 	.word	0x40020070
 8003210:	40020088 	.word	0x40020088
 8003214:	400200a0 	.word	0x400200a0
 8003218:	400200b8 	.word	0x400200b8
 800321c:	40020410 	.word	0x40020410
 8003220:	40020428 	.word	0x40020428
 8003224:	40020440 	.word	0x40020440
 8003228:	40020458 	.word	0x40020458
 800322c:	40020470 	.word	0x40020470
 8003230:	40020488 	.word	0x40020488
 8003234:	400204a0 	.word	0x400204a0
 8003238:	400204b8 	.word	0x400204b8
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2300      	movs	r3, #0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00d      	beq.n	8003264 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324c:	f003 031f 	and.w	r3, r3, #31
 8003250:	2204      	movs	r2, #4
 8003252:	409a      	lsls	r2, r3
 8003254:	6a3b      	ldr	r3, [r7, #32]
 8003256:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325c:	f043 0204 	orr.w	r2, r3, #4
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	2210      	movs	r2, #16
 800326e:	409a      	lsls	r2, r3
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	4013      	ands	r3, r2
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 80a6 	beq.w	80033c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a85      	ldr	r2, [pc, #532]	; (8003494 <HAL_DMA_IRQHandler+0x690>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d04a      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a83      	ldr	r2, [pc, #524]	; (8003498 <HAL_DMA_IRQHandler+0x694>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d045      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a82      	ldr	r2, [pc, #520]	; (800349c <HAL_DMA_IRQHandler+0x698>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d040      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a80      	ldr	r2, [pc, #512]	; (80034a0 <HAL_DMA_IRQHandler+0x69c>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d03b      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a7f      	ldr	r2, [pc, #508]	; (80034a4 <HAL_DMA_IRQHandler+0x6a0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d036      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a7d      	ldr	r2, [pc, #500]	; (80034a8 <HAL_DMA_IRQHandler+0x6a4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d031      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a7c      	ldr	r2, [pc, #496]	; (80034ac <HAL_DMA_IRQHandler+0x6a8>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d02c      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a7a      	ldr	r2, [pc, #488]	; (80034b0 <HAL_DMA_IRQHandler+0x6ac>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d027      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a79      	ldr	r2, [pc, #484]	; (80034b4 <HAL_DMA_IRQHandler+0x6b0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d022      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a77      	ldr	r2, [pc, #476]	; (80034b8 <HAL_DMA_IRQHandler+0x6b4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d01d      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a76      	ldr	r2, [pc, #472]	; (80034bc <HAL_DMA_IRQHandler+0x6b8>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d018      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a74      	ldr	r2, [pc, #464]	; (80034c0 <HAL_DMA_IRQHandler+0x6bc>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d013      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a73      	ldr	r2, [pc, #460]	; (80034c4 <HAL_DMA_IRQHandler+0x6c0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d00e      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a71      	ldr	r2, [pc, #452]	; (80034c8 <HAL_DMA_IRQHandler+0x6c4>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d009      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a70      	ldr	r2, [pc, #448]	; (80034cc <HAL_DMA_IRQHandler+0x6c8>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d004      	beq.n	800331a <HAL_DMA_IRQHandler+0x516>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a6e      	ldr	r2, [pc, #440]	; (80034d0 <HAL_DMA_IRQHandler+0x6cc>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d10a      	bne.n	8003330 <HAL_DMA_IRQHandler+0x52c>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf14      	ite	ne
 8003328:	2301      	movne	r3, #1
 800332a:	2300      	moveq	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	e009      	b.n	8003344 <HAL_DMA_IRQHandler+0x540>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0304 	and.w	r3, r3, #4
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf14      	ite	ne
 800333e:	2301      	movne	r3, #1
 8003340:	2300      	moveq	r3, #0
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d03e      	beq.n	80033c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334c:	f003 031f 	and.w	r3, r3, #31
 8003350:	2210      	movs	r2, #16
 8003352:	409a      	lsls	r2, r3
 8003354:	6a3b      	ldr	r3, [r7, #32]
 8003356:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d018      	beq.n	8003398 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d108      	bne.n	8003386 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003378:	2b00      	cmp	r3, #0
 800337a:	d024      	beq.n	80033c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	4798      	blx	r3
 8003384:	e01f      	b.n	80033c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800338a:	2b00      	cmp	r3, #0
 800338c:	d01b      	beq.n	80033c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	4798      	blx	r3
 8003396:	e016      	b.n	80033c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d107      	bne.n	80033b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0208 	bic.w	r2, r2, #8
 80033b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d003      	beq.n	80033c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ca:	f003 031f 	and.w	r3, r3, #31
 80033ce:	2220      	movs	r2, #32
 80033d0:	409a      	lsls	r2, r3
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	4013      	ands	r3, r2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	f000 8110 	beq.w	80035fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a2c      	ldr	r2, [pc, #176]	; (8003494 <HAL_DMA_IRQHandler+0x690>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d04a      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a2b      	ldr	r2, [pc, #172]	; (8003498 <HAL_DMA_IRQHandler+0x694>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d045      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a29      	ldr	r2, [pc, #164]	; (800349c <HAL_DMA_IRQHandler+0x698>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d040      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a28      	ldr	r2, [pc, #160]	; (80034a0 <HAL_DMA_IRQHandler+0x69c>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d03b      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a26      	ldr	r2, [pc, #152]	; (80034a4 <HAL_DMA_IRQHandler+0x6a0>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d036      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a25      	ldr	r2, [pc, #148]	; (80034a8 <HAL_DMA_IRQHandler+0x6a4>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d031      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a23      	ldr	r2, [pc, #140]	; (80034ac <HAL_DMA_IRQHandler+0x6a8>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d02c      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a22      	ldr	r2, [pc, #136]	; (80034b0 <HAL_DMA_IRQHandler+0x6ac>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d027      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a20      	ldr	r2, [pc, #128]	; (80034b4 <HAL_DMA_IRQHandler+0x6b0>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d022      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1f      	ldr	r2, [pc, #124]	; (80034b8 <HAL_DMA_IRQHandler+0x6b4>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d01d      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1d      	ldr	r2, [pc, #116]	; (80034bc <HAL_DMA_IRQHandler+0x6b8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d018      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1c      	ldr	r2, [pc, #112]	; (80034c0 <HAL_DMA_IRQHandler+0x6bc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d013      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a1a      	ldr	r2, [pc, #104]	; (80034c4 <HAL_DMA_IRQHandler+0x6c0>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d00e      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a19      	ldr	r2, [pc, #100]	; (80034c8 <HAL_DMA_IRQHandler+0x6c4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d009      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a17      	ldr	r2, [pc, #92]	; (80034cc <HAL_DMA_IRQHandler+0x6c8>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d004      	beq.n	800347c <HAL_DMA_IRQHandler+0x678>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a16      	ldr	r2, [pc, #88]	; (80034d0 <HAL_DMA_IRQHandler+0x6cc>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d12b      	bne.n	80034d4 <HAL_DMA_IRQHandler+0x6d0>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0310 	and.w	r3, r3, #16
 8003486:	2b00      	cmp	r3, #0
 8003488:	bf14      	ite	ne
 800348a:	2301      	movne	r3, #1
 800348c:	2300      	moveq	r3, #0
 800348e:	b2db      	uxtb	r3, r3
 8003490:	e02a      	b.n	80034e8 <HAL_DMA_IRQHandler+0x6e4>
 8003492:	bf00      	nop
 8003494:	40020010 	.word	0x40020010
 8003498:	40020028 	.word	0x40020028
 800349c:	40020040 	.word	0x40020040
 80034a0:	40020058 	.word	0x40020058
 80034a4:	40020070 	.word	0x40020070
 80034a8:	40020088 	.word	0x40020088
 80034ac:	400200a0 	.word	0x400200a0
 80034b0:	400200b8 	.word	0x400200b8
 80034b4:	40020410 	.word	0x40020410
 80034b8:	40020428 	.word	0x40020428
 80034bc:	40020440 	.word	0x40020440
 80034c0:	40020458 	.word	0x40020458
 80034c4:	40020470 	.word	0x40020470
 80034c8:	40020488 	.word	0x40020488
 80034cc:	400204a0 	.word	0x400204a0
 80034d0:	400204b8 	.word	0x400204b8
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	bf14      	ite	ne
 80034e2:	2301      	movne	r3, #1
 80034e4:	2300      	moveq	r3, #0
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 8087 	beq.w	80035fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f2:	f003 031f 	and.w	r3, r3, #31
 80034f6:	2220      	movs	r2, #32
 80034f8:	409a      	lsls	r2, r3
 80034fa:	6a3b      	ldr	r3, [r7, #32]
 80034fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b04      	cmp	r3, #4
 8003508:	d139      	bne.n	800357e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0216 	bic.w	r2, r2, #22
 8003518:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695a      	ldr	r2, [r3, #20]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003528:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	2b00      	cmp	r3, #0
 8003530:	d103      	bne.n	800353a <HAL_DMA_IRQHandler+0x736>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003536:	2b00      	cmp	r3, #0
 8003538:	d007      	beq.n	800354a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0208 	bic.w	r2, r2, #8
 8003548:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354e:	f003 031f 	and.w	r3, r3, #31
 8003552:	223f      	movs	r2, #63	; 0x3f
 8003554:	409a      	lsls	r2, r3
 8003556:	6a3b      	ldr	r3, [r7, #32]
 8003558:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 834a 	beq.w	8003c08 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	4798      	blx	r3
          }
          return;
 800357c:	e344      	b.n	8003c08 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d018      	beq.n	80035be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d108      	bne.n	80035ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d02c      	beq.n	80035fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4798      	blx	r3
 80035aa:	e027      	b.n	80035fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d023      	beq.n	80035fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	4798      	blx	r3
 80035bc:	e01e      	b.n	80035fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10f      	bne.n	80035ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0210 	bic.w	r2, r2, #16
 80035da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d003      	beq.n	80035fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003600:	2b00      	cmp	r3, #0
 8003602:	f000 8306 	beq.w	8003c12 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8088 	beq.w	8003724 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2204      	movs	r2, #4
 8003618:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a7a      	ldr	r2, [pc, #488]	; (800380c <HAL_DMA_IRQHandler+0xa08>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d04a      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a79      	ldr	r2, [pc, #484]	; (8003810 <HAL_DMA_IRQHandler+0xa0c>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d045      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a77      	ldr	r2, [pc, #476]	; (8003814 <HAL_DMA_IRQHandler+0xa10>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d040      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a76      	ldr	r2, [pc, #472]	; (8003818 <HAL_DMA_IRQHandler+0xa14>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d03b      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a74      	ldr	r2, [pc, #464]	; (800381c <HAL_DMA_IRQHandler+0xa18>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d036      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a73      	ldr	r2, [pc, #460]	; (8003820 <HAL_DMA_IRQHandler+0xa1c>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d031      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a71      	ldr	r2, [pc, #452]	; (8003824 <HAL_DMA_IRQHandler+0xa20>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d02c      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a70      	ldr	r2, [pc, #448]	; (8003828 <HAL_DMA_IRQHandler+0xa24>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d027      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a6e      	ldr	r2, [pc, #440]	; (800382c <HAL_DMA_IRQHandler+0xa28>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d022      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a6d      	ldr	r2, [pc, #436]	; (8003830 <HAL_DMA_IRQHandler+0xa2c>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d01d      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a6b      	ldr	r2, [pc, #428]	; (8003834 <HAL_DMA_IRQHandler+0xa30>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d018      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a6a      	ldr	r2, [pc, #424]	; (8003838 <HAL_DMA_IRQHandler+0xa34>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d013      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a68      	ldr	r2, [pc, #416]	; (800383c <HAL_DMA_IRQHandler+0xa38>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00e      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a67      	ldr	r2, [pc, #412]	; (8003840 <HAL_DMA_IRQHandler+0xa3c>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d009      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a65      	ldr	r2, [pc, #404]	; (8003844 <HAL_DMA_IRQHandler+0xa40>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d004      	beq.n	80036bc <HAL_DMA_IRQHandler+0x8b8>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a64      	ldr	r2, [pc, #400]	; (8003848 <HAL_DMA_IRQHandler+0xa44>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d108      	bne.n	80036ce <HAL_DMA_IRQHandler+0x8ca>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0201 	bic.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	e007      	b.n	80036de <HAL_DMA_IRQHandler+0x8da>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 0201 	bic.w	r2, r2, #1
 80036dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	3301      	adds	r3, #1
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d307      	bcc.n	80036fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1f2      	bne.n	80036de <HAL_DMA_IRQHandler+0x8da>
 80036f8:	e000      	b.n	80036fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80036fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d004      	beq.n	8003714 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2203      	movs	r2, #3
 800370e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003712:	e003      	b.n	800371c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003728:	2b00      	cmp	r3, #0
 800372a:	f000 8272 	beq.w	8003c12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	4798      	blx	r3
 8003736:	e26c      	b.n	8003c12 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a43      	ldr	r2, [pc, #268]	; (800384c <HAL_DMA_IRQHandler+0xa48>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d022      	beq.n	8003788 <HAL_DMA_IRQHandler+0x984>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a42      	ldr	r2, [pc, #264]	; (8003850 <HAL_DMA_IRQHandler+0xa4c>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d01d      	beq.n	8003788 <HAL_DMA_IRQHandler+0x984>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a40      	ldr	r2, [pc, #256]	; (8003854 <HAL_DMA_IRQHandler+0xa50>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d018      	beq.n	8003788 <HAL_DMA_IRQHandler+0x984>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a3f      	ldr	r2, [pc, #252]	; (8003858 <HAL_DMA_IRQHandler+0xa54>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d013      	beq.n	8003788 <HAL_DMA_IRQHandler+0x984>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a3d      	ldr	r2, [pc, #244]	; (800385c <HAL_DMA_IRQHandler+0xa58>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d00e      	beq.n	8003788 <HAL_DMA_IRQHandler+0x984>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a3c      	ldr	r2, [pc, #240]	; (8003860 <HAL_DMA_IRQHandler+0xa5c>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d009      	beq.n	8003788 <HAL_DMA_IRQHandler+0x984>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a3a      	ldr	r2, [pc, #232]	; (8003864 <HAL_DMA_IRQHandler+0xa60>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d004      	beq.n	8003788 <HAL_DMA_IRQHandler+0x984>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a39      	ldr	r2, [pc, #228]	; (8003868 <HAL_DMA_IRQHandler+0xa64>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d101      	bne.n	800378c <HAL_DMA_IRQHandler+0x988>
 8003788:	2301      	movs	r3, #1
 800378a:	e000      	b.n	800378e <HAL_DMA_IRQHandler+0x98a>
 800378c:	2300      	movs	r3, #0
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 823f 	beq.w	8003c12 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a0:	f003 031f 	and.w	r3, r3, #31
 80037a4:	2204      	movs	r2, #4
 80037a6:	409a      	lsls	r2, r3
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	4013      	ands	r3, r2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 80cd 	beq.w	800394c <HAL_DMA_IRQHandler+0xb48>
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80c7 	beq.w	800394c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c2:	f003 031f 	and.w	r3, r3, #31
 80037c6:	2204      	movs	r2, #4
 80037c8:	409a      	lsls	r2, r3
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d049      	beq.n	800386c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 8210 	beq.w	8003c0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037f4:	e20a      	b.n	8003c0c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 8206 	beq.w	8003c0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003808:	e200      	b.n	8003c0c <HAL_DMA_IRQHandler+0xe08>
 800380a:	bf00      	nop
 800380c:	40020010 	.word	0x40020010
 8003810:	40020028 	.word	0x40020028
 8003814:	40020040 	.word	0x40020040
 8003818:	40020058 	.word	0x40020058
 800381c:	40020070 	.word	0x40020070
 8003820:	40020088 	.word	0x40020088
 8003824:	400200a0 	.word	0x400200a0
 8003828:	400200b8 	.word	0x400200b8
 800382c:	40020410 	.word	0x40020410
 8003830:	40020428 	.word	0x40020428
 8003834:	40020440 	.word	0x40020440
 8003838:	40020458 	.word	0x40020458
 800383c:	40020470 	.word	0x40020470
 8003840:	40020488 	.word	0x40020488
 8003844:	400204a0 	.word	0x400204a0
 8003848:	400204b8 	.word	0x400204b8
 800384c:	58025408 	.word	0x58025408
 8003850:	5802541c 	.word	0x5802541c
 8003854:	58025430 	.word	0x58025430
 8003858:	58025444 	.word	0x58025444
 800385c:	58025458 	.word	0x58025458
 8003860:	5802546c 	.word	0x5802546c
 8003864:	58025480 	.word	0x58025480
 8003868:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	f003 0320 	and.w	r3, r3, #32
 8003872:	2b00      	cmp	r3, #0
 8003874:	d160      	bne.n	8003938 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a7f      	ldr	r2, [pc, #508]	; (8003a78 <HAL_DMA_IRQHandler+0xc74>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d04a      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a7d      	ldr	r2, [pc, #500]	; (8003a7c <HAL_DMA_IRQHandler+0xc78>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d045      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a7c      	ldr	r2, [pc, #496]	; (8003a80 <HAL_DMA_IRQHandler+0xc7c>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d040      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a7a      	ldr	r2, [pc, #488]	; (8003a84 <HAL_DMA_IRQHandler+0xc80>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d03b      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a79      	ldr	r2, [pc, #484]	; (8003a88 <HAL_DMA_IRQHandler+0xc84>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d036      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a77      	ldr	r2, [pc, #476]	; (8003a8c <HAL_DMA_IRQHandler+0xc88>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d031      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a76      	ldr	r2, [pc, #472]	; (8003a90 <HAL_DMA_IRQHandler+0xc8c>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d02c      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a74      	ldr	r2, [pc, #464]	; (8003a94 <HAL_DMA_IRQHandler+0xc90>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d027      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a73      	ldr	r2, [pc, #460]	; (8003a98 <HAL_DMA_IRQHandler+0xc94>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d022      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a71      	ldr	r2, [pc, #452]	; (8003a9c <HAL_DMA_IRQHandler+0xc98>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d01d      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a70      	ldr	r2, [pc, #448]	; (8003aa0 <HAL_DMA_IRQHandler+0xc9c>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d018      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a6e      	ldr	r2, [pc, #440]	; (8003aa4 <HAL_DMA_IRQHandler+0xca0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d013      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a6d      	ldr	r2, [pc, #436]	; (8003aa8 <HAL_DMA_IRQHandler+0xca4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00e      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a6b      	ldr	r2, [pc, #428]	; (8003aac <HAL_DMA_IRQHandler+0xca8>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d009      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a6a      	ldr	r2, [pc, #424]	; (8003ab0 <HAL_DMA_IRQHandler+0xcac>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_DMA_IRQHandler+0xb12>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a68      	ldr	r2, [pc, #416]	; (8003ab4 <HAL_DMA_IRQHandler+0xcb0>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d108      	bne.n	8003928 <HAL_DMA_IRQHandler+0xb24>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0208 	bic.w	r2, r2, #8
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	e007      	b.n	8003938 <HAL_DMA_IRQHandler+0xb34>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0204 	bic.w	r2, r2, #4
 8003936:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 8165 	beq.w	8003c0c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800394a:	e15f      	b.n	8003c0c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003950:	f003 031f 	and.w	r3, r3, #31
 8003954:	2202      	movs	r2, #2
 8003956:	409a      	lsls	r2, r3
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	4013      	ands	r3, r2
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 80c5 	beq.w	8003aec <HAL_DMA_IRQHandler+0xce8>
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 80bf 	beq.w	8003aec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	2202      	movs	r2, #2
 8003978:	409a      	lsls	r2, r3
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d018      	beq.n	80039ba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d109      	bne.n	80039a6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 813a 	beq.w	8003c10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039a4:	e134      	b.n	8003c10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f000 8130 	beq.w	8003c10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039b8:	e12a      	b.n	8003c10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f040 8089 	bne.w	8003ad8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a2b      	ldr	r2, [pc, #172]	; (8003a78 <HAL_DMA_IRQHandler+0xc74>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d04a      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a29      	ldr	r2, [pc, #164]	; (8003a7c <HAL_DMA_IRQHandler+0xc78>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d045      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a28      	ldr	r2, [pc, #160]	; (8003a80 <HAL_DMA_IRQHandler+0xc7c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d040      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a26      	ldr	r2, [pc, #152]	; (8003a84 <HAL_DMA_IRQHandler+0xc80>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d03b      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a25      	ldr	r2, [pc, #148]	; (8003a88 <HAL_DMA_IRQHandler+0xc84>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d036      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a23      	ldr	r2, [pc, #140]	; (8003a8c <HAL_DMA_IRQHandler+0xc88>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d031      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a22      	ldr	r2, [pc, #136]	; (8003a90 <HAL_DMA_IRQHandler+0xc8c>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d02c      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a20      	ldr	r2, [pc, #128]	; (8003a94 <HAL_DMA_IRQHandler+0xc90>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d027      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a1f      	ldr	r2, [pc, #124]	; (8003a98 <HAL_DMA_IRQHandler+0xc94>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d022      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a1d      	ldr	r2, [pc, #116]	; (8003a9c <HAL_DMA_IRQHandler+0xc98>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d01d      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a1c      	ldr	r2, [pc, #112]	; (8003aa0 <HAL_DMA_IRQHandler+0xc9c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d018      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a1a      	ldr	r2, [pc, #104]	; (8003aa4 <HAL_DMA_IRQHandler+0xca0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d013      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a19      	ldr	r2, [pc, #100]	; (8003aa8 <HAL_DMA_IRQHandler+0xca4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d00e      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a17      	ldr	r2, [pc, #92]	; (8003aac <HAL_DMA_IRQHandler+0xca8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d009      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a16      	ldr	r2, [pc, #88]	; (8003ab0 <HAL_DMA_IRQHandler+0xcac>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d004      	beq.n	8003a66 <HAL_DMA_IRQHandler+0xc62>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <HAL_DMA_IRQHandler+0xcb0>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d128      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0xcb4>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0214 	bic.w	r2, r2, #20
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	e027      	b.n	8003ac8 <HAL_DMA_IRQHandler+0xcc4>
 8003a78:	40020010 	.word	0x40020010
 8003a7c:	40020028 	.word	0x40020028
 8003a80:	40020040 	.word	0x40020040
 8003a84:	40020058 	.word	0x40020058
 8003a88:	40020070 	.word	0x40020070
 8003a8c:	40020088 	.word	0x40020088
 8003a90:	400200a0 	.word	0x400200a0
 8003a94:	400200b8 	.word	0x400200b8
 8003a98:	40020410 	.word	0x40020410
 8003a9c:	40020428 	.word	0x40020428
 8003aa0:	40020440 	.word	0x40020440
 8003aa4:	40020458 	.word	0x40020458
 8003aa8:	40020470 	.word	0x40020470
 8003aac:	40020488 	.word	0x40020488
 8003ab0:	400204a0 	.word	0x400204a0
 8003ab4:	400204b8 	.word	0x400204b8
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 020a 	bic.w	r2, r2, #10
 8003ac6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f000 8097 	beq.w	8003c10 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003aea:	e091      	b.n	8003c10 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af0:	f003 031f 	and.w	r3, r3, #31
 8003af4:	2208      	movs	r2, #8
 8003af6:	409a      	lsls	r2, r3
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	4013      	ands	r3, r2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 8088 	beq.w	8003c12 <HAL_DMA_IRQHandler+0xe0e>
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f003 0308 	and.w	r3, r3, #8
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 8082 	beq.w	8003c12 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a41      	ldr	r2, [pc, #260]	; (8003c18 <HAL_DMA_IRQHandler+0xe14>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d04a      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a3f      	ldr	r2, [pc, #252]	; (8003c1c <HAL_DMA_IRQHandler+0xe18>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d045      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a3e      	ldr	r2, [pc, #248]	; (8003c20 <HAL_DMA_IRQHandler+0xe1c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d040      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a3c      	ldr	r2, [pc, #240]	; (8003c24 <HAL_DMA_IRQHandler+0xe20>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d03b      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a3b      	ldr	r2, [pc, #236]	; (8003c28 <HAL_DMA_IRQHandler+0xe24>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d036      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a39      	ldr	r2, [pc, #228]	; (8003c2c <HAL_DMA_IRQHandler+0xe28>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d031      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a38      	ldr	r2, [pc, #224]	; (8003c30 <HAL_DMA_IRQHandler+0xe2c>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d02c      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a36      	ldr	r2, [pc, #216]	; (8003c34 <HAL_DMA_IRQHandler+0xe30>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d027      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a35      	ldr	r2, [pc, #212]	; (8003c38 <HAL_DMA_IRQHandler+0xe34>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d022      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a33      	ldr	r2, [pc, #204]	; (8003c3c <HAL_DMA_IRQHandler+0xe38>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d01d      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a32      	ldr	r2, [pc, #200]	; (8003c40 <HAL_DMA_IRQHandler+0xe3c>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d018      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a30      	ldr	r2, [pc, #192]	; (8003c44 <HAL_DMA_IRQHandler+0xe40>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d013      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a2f      	ldr	r2, [pc, #188]	; (8003c48 <HAL_DMA_IRQHandler+0xe44>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d00e      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a2d      	ldr	r2, [pc, #180]	; (8003c4c <HAL_DMA_IRQHandler+0xe48>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d009      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a2c      	ldr	r2, [pc, #176]	; (8003c50 <HAL_DMA_IRQHandler+0xe4c>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d004      	beq.n	8003bae <HAL_DMA_IRQHandler+0xdaa>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a2a      	ldr	r2, [pc, #168]	; (8003c54 <HAL_DMA_IRQHandler+0xe50>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d108      	bne.n	8003bc0 <HAL_DMA_IRQHandler+0xdbc>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 021c 	bic.w	r2, r2, #28
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	e007      	b.n	8003bd0 <HAL_DMA_IRQHandler+0xdcc>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 020e 	bic.w	r2, r2, #14
 8003bce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd4:	f003 031f 	and.w	r3, r3, #31
 8003bd8:	2201      	movs	r2, #1
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d009      	beq.n	8003c12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	4798      	blx	r3
 8003c06:	e004      	b.n	8003c12 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003c08:	bf00      	nop
 8003c0a:	e002      	b.n	8003c12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c0c:	bf00      	nop
 8003c0e:	e000      	b.n	8003c12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c10:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003c12:	3728      	adds	r7, #40	; 0x28
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40020010 	.word	0x40020010
 8003c1c:	40020028 	.word	0x40020028
 8003c20:	40020040 	.word	0x40020040
 8003c24:	40020058 	.word	0x40020058
 8003c28:	40020070 	.word	0x40020070
 8003c2c:	40020088 	.word	0x40020088
 8003c30:	400200a0 	.word	0x400200a0
 8003c34:	400200b8 	.word	0x400200b8
 8003c38:	40020410 	.word	0x40020410
 8003c3c:	40020428 	.word	0x40020428
 8003c40:	40020440 	.word	0x40020440
 8003c44:	40020458 	.word	0x40020458
 8003c48:	40020470 	.word	0x40020470
 8003c4c:	40020488 	.word	0x40020488
 8003c50:	400204a0 	.word	0x400204a0
 8003c54:	400204b8 	.word	0x400204b8

08003c58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c6a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c70:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a7f      	ldr	r2, [pc, #508]	; (8003e74 <DMA_SetConfig+0x21c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d072      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a7d      	ldr	r2, [pc, #500]	; (8003e78 <DMA_SetConfig+0x220>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d06d      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a7c      	ldr	r2, [pc, #496]	; (8003e7c <DMA_SetConfig+0x224>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d068      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a7a      	ldr	r2, [pc, #488]	; (8003e80 <DMA_SetConfig+0x228>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d063      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a79      	ldr	r2, [pc, #484]	; (8003e84 <DMA_SetConfig+0x22c>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d05e      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a77      	ldr	r2, [pc, #476]	; (8003e88 <DMA_SetConfig+0x230>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d059      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a76      	ldr	r2, [pc, #472]	; (8003e8c <DMA_SetConfig+0x234>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d054      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a74      	ldr	r2, [pc, #464]	; (8003e90 <DMA_SetConfig+0x238>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d04f      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a73      	ldr	r2, [pc, #460]	; (8003e94 <DMA_SetConfig+0x23c>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d04a      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a71      	ldr	r2, [pc, #452]	; (8003e98 <DMA_SetConfig+0x240>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d045      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a70      	ldr	r2, [pc, #448]	; (8003e9c <DMA_SetConfig+0x244>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d040      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a6e      	ldr	r2, [pc, #440]	; (8003ea0 <DMA_SetConfig+0x248>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d03b      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a6d      	ldr	r2, [pc, #436]	; (8003ea4 <DMA_SetConfig+0x24c>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d036      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a6b      	ldr	r2, [pc, #428]	; (8003ea8 <DMA_SetConfig+0x250>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d031      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a6a      	ldr	r2, [pc, #424]	; (8003eac <DMA_SetConfig+0x254>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d02c      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a68      	ldr	r2, [pc, #416]	; (8003eb0 <DMA_SetConfig+0x258>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d027      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a67      	ldr	r2, [pc, #412]	; (8003eb4 <DMA_SetConfig+0x25c>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d022      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a65      	ldr	r2, [pc, #404]	; (8003eb8 <DMA_SetConfig+0x260>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d01d      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a64      	ldr	r2, [pc, #400]	; (8003ebc <DMA_SetConfig+0x264>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d018      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a62      	ldr	r2, [pc, #392]	; (8003ec0 <DMA_SetConfig+0x268>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d013      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a61      	ldr	r2, [pc, #388]	; (8003ec4 <DMA_SetConfig+0x26c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00e      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a5f      	ldr	r2, [pc, #380]	; (8003ec8 <DMA_SetConfig+0x270>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d009      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a5e      	ldr	r2, [pc, #376]	; (8003ecc <DMA_SetConfig+0x274>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d004      	beq.n	8003d62 <DMA_SetConfig+0x10a>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a5c      	ldr	r2, [pc, #368]	; (8003ed0 <DMA_SetConfig+0x278>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d101      	bne.n	8003d66 <DMA_SetConfig+0x10e>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <DMA_SetConfig+0x110>
 8003d66:	2300      	movs	r3, #0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00d      	beq.n	8003d88 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003d74:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d004      	beq.n	8003d88 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003d86:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a39      	ldr	r2, [pc, #228]	; (8003e74 <DMA_SetConfig+0x21c>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d04a      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a38      	ldr	r2, [pc, #224]	; (8003e78 <DMA_SetConfig+0x220>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d045      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a36      	ldr	r2, [pc, #216]	; (8003e7c <DMA_SetConfig+0x224>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d040      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a35      	ldr	r2, [pc, #212]	; (8003e80 <DMA_SetConfig+0x228>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d03b      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a33      	ldr	r2, [pc, #204]	; (8003e84 <DMA_SetConfig+0x22c>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d036      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a32      	ldr	r2, [pc, #200]	; (8003e88 <DMA_SetConfig+0x230>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d031      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a30      	ldr	r2, [pc, #192]	; (8003e8c <DMA_SetConfig+0x234>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02c      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a2f      	ldr	r2, [pc, #188]	; (8003e90 <DMA_SetConfig+0x238>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d027      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a2d      	ldr	r2, [pc, #180]	; (8003e94 <DMA_SetConfig+0x23c>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d022      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a2c      	ldr	r2, [pc, #176]	; (8003e98 <DMA_SetConfig+0x240>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d01d      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a2a      	ldr	r2, [pc, #168]	; (8003e9c <DMA_SetConfig+0x244>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d018      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a29      	ldr	r2, [pc, #164]	; (8003ea0 <DMA_SetConfig+0x248>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d013      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a27      	ldr	r2, [pc, #156]	; (8003ea4 <DMA_SetConfig+0x24c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00e      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a26      	ldr	r2, [pc, #152]	; (8003ea8 <DMA_SetConfig+0x250>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d009      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a24      	ldr	r2, [pc, #144]	; (8003eac <DMA_SetConfig+0x254>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d004      	beq.n	8003e28 <DMA_SetConfig+0x1d0>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a23      	ldr	r2, [pc, #140]	; (8003eb0 <DMA_SetConfig+0x258>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d101      	bne.n	8003e2c <DMA_SetConfig+0x1d4>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e000      	b.n	8003e2e <DMA_SetConfig+0x1d6>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d059      	beq.n	8003ee6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e36:	f003 031f 	and.w	r3, r3, #31
 8003e3a:	223f      	movs	r2, #63	; 0x3f
 8003e3c:	409a      	lsls	r2, r3
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e50:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	2b40      	cmp	r3, #64	; 0x40
 8003e60:	d138      	bne.n	8003ed4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003e72:	e086      	b.n	8003f82 <DMA_SetConfig+0x32a>
 8003e74:	40020010 	.word	0x40020010
 8003e78:	40020028 	.word	0x40020028
 8003e7c:	40020040 	.word	0x40020040
 8003e80:	40020058 	.word	0x40020058
 8003e84:	40020070 	.word	0x40020070
 8003e88:	40020088 	.word	0x40020088
 8003e8c:	400200a0 	.word	0x400200a0
 8003e90:	400200b8 	.word	0x400200b8
 8003e94:	40020410 	.word	0x40020410
 8003e98:	40020428 	.word	0x40020428
 8003e9c:	40020440 	.word	0x40020440
 8003ea0:	40020458 	.word	0x40020458
 8003ea4:	40020470 	.word	0x40020470
 8003ea8:	40020488 	.word	0x40020488
 8003eac:	400204a0 	.word	0x400204a0
 8003eb0:	400204b8 	.word	0x400204b8
 8003eb4:	58025408 	.word	0x58025408
 8003eb8:	5802541c 	.word	0x5802541c
 8003ebc:	58025430 	.word	0x58025430
 8003ec0:	58025444 	.word	0x58025444
 8003ec4:	58025458 	.word	0x58025458
 8003ec8:	5802546c 	.word	0x5802546c
 8003ecc:	58025480 	.word	0x58025480
 8003ed0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	60da      	str	r2, [r3, #12]
}
 8003ee4:	e04d      	b.n	8003f82 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a29      	ldr	r2, [pc, #164]	; (8003f90 <DMA_SetConfig+0x338>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d022      	beq.n	8003f36 <DMA_SetConfig+0x2de>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a27      	ldr	r2, [pc, #156]	; (8003f94 <DMA_SetConfig+0x33c>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d01d      	beq.n	8003f36 <DMA_SetConfig+0x2de>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a26      	ldr	r2, [pc, #152]	; (8003f98 <DMA_SetConfig+0x340>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d018      	beq.n	8003f36 <DMA_SetConfig+0x2de>
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a24      	ldr	r2, [pc, #144]	; (8003f9c <DMA_SetConfig+0x344>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d013      	beq.n	8003f36 <DMA_SetConfig+0x2de>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a23      	ldr	r2, [pc, #140]	; (8003fa0 <DMA_SetConfig+0x348>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d00e      	beq.n	8003f36 <DMA_SetConfig+0x2de>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a21      	ldr	r2, [pc, #132]	; (8003fa4 <DMA_SetConfig+0x34c>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d009      	beq.n	8003f36 <DMA_SetConfig+0x2de>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a20      	ldr	r2, [pc, #128]	; (8003fa8 <DMA_SetConfig+0x350>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d004      	beq.n	8003f36 <DMA_SetConfig+0x2de>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a1e      	ldr	r2, [pc, #120]	; (8003fac <DMA_SetConfig+0x354>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d101      	bne.n	8003f3a <DMA_SetConfig+0x2e2>
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <DMA_SetConfig+0x2e4>
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d020      	beq.n	8003f82 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f44:	f003 031f 	and.w	r3, r3, #31
 8003f48:	2201      	movs	r2, #1
 8003f4a:	409a      	lsls	r2, r3
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	d108      	bne.n	8003f72 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	60da      	str	r2, [r3, #12]
}
 8003f70:	e007      	b.n	8003f82 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	60da      	str	r2, [r3, #12]
}
 8003f82:	bf00      	nop
 8003f84:	371c      	adds	r7, #28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	58025408 	.word	0x58025408
 8003f94:	5802541c 	.word	0x5802541c
 8003f98:	58025430 	.word	0x58025430
 8003f9c:	58025444 	.word	0x58025444
 8003fa0:	58025458 	.word	0x58025458
 8003fa4:	5802546c 	.word	0x5802546c
 8003fa8:	58025480 	.word	0x58025480
 8003fac:	58025494 	.word	0x58025494

08003fb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a42      	ldr	r2, [pc, #264]	; (80040c8 <DMA_CalcBaseAndBitshift+0x118>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d04a      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a41      	ldr	r2, [pc, #260]	; (80040cc <DMA_CalcBaseAndBitshift+0x11c>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d045      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a3f      	ldr	r2, [pc, #252]	; (80040d0 <DMA_CalcBaseAndBitshift+0x120>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d040      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a3e      	ldr	r2, [pc, #248]	; (80040d4 <DMA_CalcBaseAndBitshift+0x124>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d03b      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a3c      	ldr	r2, [pc, #240]	; (80040d8 <DMA_CalcBaseAndBitshift+0x128>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d036      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a3b      	ldr	r2, [pc, #236]	; (80040dc <DMA_CalcBaseAndBitshift+0x12c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d031      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a39      	ldr	r2, [pc, #228]	; (80040e0 <DMA_CalcBaseAndBitshift+0x130>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d02c      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a38      	ldr	r2, [pc, #224]	; (80040e4 <DMA_CalcBaseAndBitshift+0x134>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d027      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a36      	ldr	r2, [pc, #216]	; (80040e8 <DMA_CalcBaseAndBitshift+0x138>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d022      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a35      	ldr	r2, [pc, #212]	; (80040ec <DMA_CalcBaseAndBitshift+0x13c>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d01d      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a33      	ldr	r2, [pc, #204]	; (80040f0 <DMA_CalcBaseAndBitshift+0x140>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d018      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a32      	ldr	r2, [pc, #200]	; (80040f4 <DMA_CalcBaseAndBitshift+0x144>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d013      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a30      	ldr	r2, [pc, #192]	; (80040f8 <DMA_CalcBaseAndBitshift+0x148>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d00e      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a2f      	ldr	r2, [pc, #188]	; (80040fc <DMA_CalcBaseAndBitshift+0x14c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d009      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a2d      	ldr	r2, [pc, #180]	; (8004100 <DMA_CalcBaseAndBitshift+0x150>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d004      	beq.n	8004058 <DMA_CalcBaseAndBitshift+0xa8>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a2c      	ldr	r2, [pc, #176]	; (8004104 <DMA_CalcBaseAndBitshift+0x154>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d101      	bne.n	800405c <DMA_CalcBaseAndBitshift+0xac>
 8004058:	2301      	movs	r3, #1
 800405a:	e000      	b.n	800405e <DMA_CalcBaseAndBitshift+0xae>
 800405c:	2300      	movs	r3, #0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d024      	beq.n	80040ac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	b2db      	uxtb	r3, r3
 8004068:	3b10      	subs	r3, #16
 800406a:	4a27      	ldr	r2, [pc, #156]	; (8004108 <DMA_CalcBaseAndBitshift+0x158>)
 800406c:	fba2 2303 	umull	r2, r3, r2, r3
 8004070:	091b      	lsrs	r3, r3, #4
 8004072:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	4a24      	ldr	r2, [pc, #144]	; (800410c <DMA_CalcBaseAndBitshift+0x15c>)
 800407c:	5cd3      	ldrb	r3, [r2, r3]
 800407e:	461a      	mov	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b03      	cmp	r3, #3
 8004088:	d908      	bls.n	800409c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	4b1f      	ldr	r3, [pc, #124]	; (8004110 <DMA_CalcBaseAndBitshift+0x160>)
 8004092:	4013      	ands	r3, r2
 8004094:	1d1a      	adds	r2, r3, #4
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	659a      	str	r2, [r3, #88]	; 0x58
 800409a:	e00d      	b.n	80040b8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	461a      	mov	r2, r3
 80040a2:	4b1b      	ldr	r3, [pc, #108]	; (8004110 <DMA_CalcBaseAndBitshift+0x160>)
 80040a4:	4013      	ands	r3, r2
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	6593      	str	r3, [r2, #88]	; 0x58
 80040aa:	e005      	b.n	80040b8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3714      	adds	r7, #20
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	40020010 	.word	0x40020010
 80040cc:	40020028 	.word	0x40020028
 80040d0:	40020040 	.word	0x40020040
 80040d4:	40020058 	.word	0x40020058
 80040d8:	40020070 	.word	0x40020070
 80040dc:	40020088 	.word	0x40020088
 80040e0:	400200a0 	.word	0x400200a0
 80040e4:	400200b8 	.word	0x400200b8
 80040e8:	40020410 	.word	0x40020410
 80040ec:	40020428 	.word	0x40020428
 80040f0:	40020440 	.word	0x40020440
 80040f4:	40020458 	.word	0x40020458
 80040f8:	40020470 	.word	0x40020470
 80040fc:	40020488 	.word	0x40020488
 8004100:	400204a0 	.word	0x400204a0
 8004104:	400204b8 	.word	0x400204b8
 8004108:	aaaaaaab 	.word	0xaaaaaaab
 800410c:	0800f928 	.word	0x0800f928
 8004110:	fffffc00 	.word	0xfffffc00

08004114 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d120      	bne.n	800416a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412c:	2b03      	cmp	r3, #3
 800412e:	d858      	bhi.n	80041e2 <DMA_CheckFifoParam+0xce>
 8004130:	a201      	add	r2, pc, #4	; (adr r2, 8004138 <DMA_CheckFifoParam+0x24>)
 8004132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004136:	bf00      	nop
 8004138:	08004149 	.word	0x08004149
 800413c:	0800415b 	.word	0x0800415b
 8004140:	08004149 	.word	0x08004149
 8004144:	080041e3 	.word	0x080041e3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d048      	beq.n	80041e6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004158:	e045      	b.n	80041e6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004162:	d142      	bne.n	80041ea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004168:	e03f      	b.n	80041ea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004172:	d123      	bne.n	80041bc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004178:	2b03      	cmp	r3, #3
 800417a:	d838      	bhi.n	80041ee <DMA_CheckFifoParam+0xda>
 800417c:	a201      	add	r2, pc, #4	; (adr r2, 8004184 <DMA_CheckFifoParam+0x70>)
 800417e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004182:	bf00      	nop
 8004184:	08004195 	.word	0x08004195
 8004188:	0800419b 	.word	0x0800419b
 800418c:	08004195 	.word	0x08004195
 8004190:	080041ad 	.word	0x080041ad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	73fb      	strb	r3, [r7, #15]
        break;
 8004198:	e030      	b.n	80041fc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d025      	beq.n	80041f2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80041aa:	e022      	b.n	80041f2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80041b4:	d11f      	bne.n	80041f6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80041ba:	e01c      	b.n	80041f6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d902      	bls.n	80041ca <DMA_CheckFifoParam+0xb6>
 80041c4:	2b03      	cmp	r3, #3
 80041c6:	d003      	beq.n	80041d0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80041c8:	e018      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	73fb      	strb	r3, [r7, #15]
        break;
 80041ce:	e015      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00e      	beq.n	80041fa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	73fb      	strb	r3, [r7, #15]
    break;
 80041e0:	e00b      	b.n	80041fa <DMA_CheckFifoParam+0xe6>
        break;
 80041e2:	bf00      	nop
 80041e4:	e00a      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
        break;
 80041e6:	bf00      	nop
 80041e8:	e008      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
        break;
 80041ea:	bf00      	nop
 80041ec:	e006      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
        break;
 80041ee:	bf00      	nop
 80041f0:	e004      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
        break;
 80041f2:	bf00      	nop
 80041f4:	e002      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
        break;
 80041f6:	bf00      	nop
 80041f8:	e000      	b.n	80041fc <DMA_CheckFifoParam+0xe8>
    break;
 80041fa:	bf00      	nop
    }
  }

  return status;
 80041fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop

0800420c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a38      	ldr	r2, [pc, #224]	; (8004300 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d022      	beq.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a36      	ldr	r2, [pc, #216]	; (8004304 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d01d      	beq.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a35      	ldr	r2, [pc, #212]	; (8004308 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d018      	beq.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a33      	ldr	r2, [pc, #204]	; (800430c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d013      	beq.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a32      	ldr	r2, [pc, #200]	; (8004310 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d00e      	beq.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a30      	ldr	r2, [pc, #192]	; (8004314 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d009      	beq.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a2f      	ldr	r2, [pc, #188]	; (8004318 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d004      	beq.n	800426a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a2d      	ldr	r2, [pc, #180]	; (800431c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d101      	bne.n	800426e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800426e:	2300      	movs	r3, #0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d01a      	beq.n	80042aa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	3b08      	subs	r3, #8
 800427c:	4a28      	ldr	r2, [pc, #160]	; (8004320 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	091b      	lsrs	r3, r3, #4
 8004284:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	4b26      	ldr	r3, [pc, #152]	; (8004324 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800428a:	4413      	add	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	461a      	mov	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a24      	ldr	r2, [pc, #144]	; (8004328 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004298:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f003 031f 	and.w	r3, r3, #31
 80042a0:	2201      	movs	r2, #1
 80042a2:	409a      	lsls	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80042a8:	e024      	b.n	80042f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	3b10      	subs	r3, #16
 80042b2:	4a1e      	ldr	r2, [pc, #120]	; (800432c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80042b4:	fba2 2303 	umull	r2, r3, r2, r3
 80042b8:	091b      	lsrs	r3, r3, #4
 80042ba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	4a1c      	ldr	r2, [pc, #112]	; (8004330 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d806      	bhi.n	80042d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	4a1b      	ldr	r2, [pc, #108]	; (8004334 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d902      	bls.n	80042d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3308      	adds	r3, #8
 80042d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	4b18      	ldr	r3, [pc, #96]	; (8004338 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80042d6:	4413      	add	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	461a      	mov	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a16      	ldr	r2, [pc, #88]	; (800433c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80042e4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f003 031f 	and.w	r3, r3, #31
 80042ec:	2201      	movs	r2, #1
 80042ee:	409a      	lsls	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80042f4:	bf00      	nop
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr
 8004300:	58025408 	.word	0x58025408
 8004304:	5802541c 	.word	0x5802541c
 8004308:	58025430 	.word	0x58025430
 800430c:	58025444 	.word	0x58025444
 8004310:	58025458 	.word	0x58025458
 8004314:	5802546c 	.word	0x5802546c
 8004318:	58025480 	.word	0x58025480
 800431c:	58025494 	.word	0x58025494
 8004320:	cccccccd 	.word	0xcccccccd
 8004324:	16009600 	.word	0x16009600
 8004328:	58025880 	.word	0x58025880
 800432c:	aaaaaaab 	.word	0xaaaaaaab
 8004330:	400204b8 	.word	0x400204b8
 8004334:	4002040f 	.word	0x4002040f
 8004338:	10008200 	.word	0x10008200
 800433c:	40020880 	.word	0x40020880

08004340 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	b2db      	uxtb	r3, r3
 800434e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d04a      	beq.n	80043ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2b08      	cmp	r3, #8
 800435a:	d847      	bhi.n	80043ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a25      	ldr	r2, [pc, #148]	; (80043f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d022      	beq.n	80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a24      	ldr	r2, [pc, #144]	; (80043fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d01d      	beq.n	80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a22      	ldr	r2, [pc, #136]	; (8004400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d018      	beq.n	80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a21      	ldr	r2, [pc, #132]	; (8004404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d013      	beq.n	80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a1f      	ldr	r2, [pc, #124]	; (8004408 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00e      	beq.n	80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a1e      	ldr	r2, [pc, #120]	; (800440c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d009      	beq.n	80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1c      	ldr	r2, [pc, #112]	; (8004410 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d004      	beq.n	80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1b      	ldr	r2, [pc, #108]	; (8004414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d101      	bne.n	80043b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80043ac:	2301      	movs	r3, #1
 80043ae:	e000      	b.n	80043b2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80043b0:	2300      	movs	r3, #0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00a      	beq.n	80043cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	4b17      	ldr	r3, [pc, #92]	; (8004418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80043ba:	4413      	add	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	461a      	mov	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a15      	ldr	r2, [pc, #84]	; (800441c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80043c8:	671a      	str	r2, [r3, #112]	; 0x70
 80043ca:	e009      	b.n	80043e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	4b14      	ldr	r3, [pc, #80]	; (8004420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80043d0:	4413      	add	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	461a      	mov	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a11      	ldr	r2, [pc, #68]	; (8004424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80043de:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	3b01      	subs	r3, #1
 80043e4:	2201      	movs	r2, #1
 80043e6:	409a      	lsls	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80043ec:	bf00      	nop
 80043ee:	3714      	adds	r7, #20
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	58025408 	.word	0x58025408
 80043fc:	5802541c 	.word	0x5802541c
 8004400:	58025430 	.word	0x58025430
 8004404:	58025444 	.word	0x58025444
 8004408:	58025458 	.word	0x58025458
 800440c:	5802546c 	.word	0x5802546c
 8004410:	58025480 	.word	0x58025480
 8004414:	58025494 	.word	0x58025494
 8004418:	1600963f 	.word	0x1600963f
 800441c:	58025940 	.word	0x58025940
 8004420:	1000823f 	.word	0x1000823f
 8004424:	40020940 	.word	0x40020940

08004428 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004428:	b480      	push	{r7}
 800442a:	b089      	sub	sp, #36	; 0x24
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004432:	2300      	movs	r3, #0
 8004434:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004436:	4b89      	ldr	r3, [pc, #548]	; (800465c <HAL_GPIO_Init+0x234>)
 8004438:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800443a:	e194      	b.n	8004766 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	2101      	movs	r1, #1
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	fa01 f303 	lsl.w	r3, r1, r3
 8004448:	4013      	ands	r3, r2
 800444a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 8186 	beq.w	8004760 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 0303 	and.w	r3, r3, #3
 800445c:	2b01      	cmp	r3, #1
 800445e:	d005      	beq.n	800446c <HAL_GPIO_Init+0x44>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	2b02      	cmp	r3, #2
 800446a:	d130      	bne.n	80044ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	2203      	movs	r2, #3
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	43db      	mvns	r3, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4013      	ands	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	68da      	ldr	r2, [r3, #12]
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4313      	orrs	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044a2:	2201      	movs	r2, #1
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	43db      	mvns	r3, r3
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4013      	ands	r3, r2
 80044b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	091b      	lsrs	r3, r3, #4
 80044b8:	f003 0201 	and.w	r2, r3, #1
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f003 0303 	and.w	r3, r3, #3
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d017      	beq.n	800450a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	2203      	movs	r2, #3
 80044e6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ea:	43db      	mvns	r3, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	4013      	ands	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	4313      	orrs	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f003 0303 	and.w	r3, r3, #3
 8004512:	2b02      	cmp	r3, #2
 8004514:	d123      	bne.n	800455e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	08da      	lsrs	r2, r3, #3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	3208      	adds	r2, #8
 800451e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004522:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	220f      	movs	r2, #15
 800452e:	fa02 f303 	lsl.w	r3, r2, r3
 8004532:	43db      	mvns	r3, r3
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	4013      	ands	r3, r2
 8004538:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	691a      	ldr	r2, [r3, #16]
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	fa02 f303 	lsl.w	r3, r2, r3
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	4313      	orrs	r3, r2
 800454e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	08da      	lsrs	r2, r3, #3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	3208      	adds	r2, #8
 8004558:	69b9      	ldr	r1, [r7, #24]
 800455a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	2203      	movs	r2, #3
 800456a:	fa02 f303 	lsl.w	r3, r2, r3
 800456e:	43db      	mvns	r3, r3
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	4013      	ands	r3, r2
 8004574:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f003 0203 	and.w	r2, r3, #3
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	fa02 f303 	lsl.w	r3, r2, r3
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	4313      	orrs	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 80e0 	beq.w	8004760 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045a0:	4b2f      	ldr	r3, [pc, #188]	; (8004660 <HAL_GPIO_Init+0x238>)
 80045a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80045a6:	4a2e      	ldr	r2, [pc, #184]	; (8004660 <HAL_GPIO_Init+0x238>)
 80045a8:	f043 0302 	orr.w	r3, r3, #2
 80045ac:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80045b0:	4b2b      	ldr	r3, [pc, #172]	; (8004660 <HAL_GPIO_Init+0x238>)
 80045b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045be:	4a29      	ldr	r2, [pc, #164]	; (8004664 <HAL_GPIO_Init+0x23c>)
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	089b      	lsrs	r3, r3, #2
 80045c4:	3302      	adds	r3, #2
 80045c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	220f      	movs	r2, #15
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	43db      	mvns	r3, r3
 80045dc:	69ba      	ldr	r2, [r7, #24]
 80045de:	4013      	ands	r3, r2
 80045e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a20      	ldr	r2, [pc, #128]	; (8004668 <HAL_GPIO_Init+0x240>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d052      	beq.n	8004690 <HAL_GPIO_Init+0x268>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a1f      	ldr	r2, [pc, #124]	; (800466c <HAL_GPIO_Init+0x244>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d031      	beq.n	8004656 <HAL_GPIO_Init+0x22e>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a1e      	ldr	r2, [pc, #120]	; (8004670 <HAL_GPIO_Init+0x248>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d02b      	beq.n	8004652 <HAL_GPIO_Init+0x22a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a1d      	ldr	r2, [pc, #116]	; (8004674 <HAL_GPIO_Init+0x24c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d025      	beq.n	800464e <HAL_GPIO_Init+0x226>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a1c      	ldr	r2, [pc, #112]	; (8004678 <HAL_GPIO_Init+0x250>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d01f      	beq.n	800464a <HAL_GPIO_Init+0x222>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a1b      	ldr	r2, [pc, #108]	; (800467c <HAL_GPIO_Init+0x254>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d019      	beq.n	8004646 <HAL_GPIO_Init+0x21e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a1a      	ldr	r2, [pc, #104]	; (8004680 <HAL_GPIO_Init+0x258>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d013      	beq.n	8004642 <HAL_GPIO_Init+0x21a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a19      	ldr	r2, [pc, #100]	; (8004684 <HAL_GPIO_Init+0x25c>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d00d      	beq.n	800463e <HAL_GPIO_Init+0x216>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a18      	ldr	r2, [pc, #96]	; (8004688 <HAL_GPIO_Init+0x260>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d007      	beq.n	800463a <HAL_GPIO_Init+0x212>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a17      	ldr	r2, [pc, #92]	; (800468c <HAL_GPIO_Init+0x264>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d101      	bne.n	8004636 <HAL_GPIO_Init+0x20e>
 8004632:	2309      	movs	r3, #9
 8004634:	e02d      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 8004636:	230a      	movs	r3, #10
 8004638:	e02b      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 800463a:	2308      	movs	r3, #8
 800463c:	e029      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 800463e:	2307      	movs	r3, #7
 8004640:	e027      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 8004642:	2306      	movs	r3, #6
 8004644:	e025      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 8004646:	2305      	movs	r3, #5
 8004648:	e023      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 800464a:	2304      	movs	r3, #4
 800464c:	e021      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 800464e:	2303      	movs	r3, #3
 8004650:	e01f      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 8004652:	2302      	movs	r3, #2
 8004654:	e01d      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 8004656:	2301      	movs	r3, #1
 8004658:	e01b      	b.n	8004692 <HAL_GPIO_Init+0x26a>
 800465a:	bf00      	nop
 800465c:	58000080 	.word	0x58000080
 8004660:	58024400 	.word	0x58024400
 8004664:	58000400 	.word	0x58000400
 8004668:	58020000 	.word	0x58020000
 800466c:	58020400 	.word	0x58020400
 8004670:	58020800 	.word	0x58020800
 8004674:	58020c00 	.word	0x58020c00
 8004678:	58021000 	.word	0x58021000
 800467c:	58021400 	.word	0x58021400
 8004680:	58021800 	.word	0x58021800
 8004684:	58021c00 	.word	0x58021c00
 8004688:	58022000 	.word	0x58022000
 800468c:	58022400 	.word	0x58022400
 8004690:	2300      	movs	r3, #0
 8004692:	69fa      	ldr	r2, [r7, #28]
 8004694:	f002 0203 	and.w	r2, r2, #3
 8004698:	0092      	lsls	r2, r2, #2
 800469a:	4093      	lsls	r3, r2
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	4313      	orrs	r3, r2
 80046a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046a2:	4938      	ldr	r1, [pc, #224]	; (8004784 <HAL_GPIO_Init+0x35c>)
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	089b      	lsrs	r3, r3, #2
 80046a8:	3302      	adds	r3, #2
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	43db      	mvns	r3, r3
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	4013      	ands	r3, r2
 80046c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80046d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80046de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	43db      	mvns	r3, r3
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4013      	ands	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80046fc:	69ba      	ldr	r2, [r7, #24]
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	4313      	orrs	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004704:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	43db      	mvns	r3, r3
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4013      	ands	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	43db      	mvns	r3, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4013      	ands	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	3301      	adds	r3, #1
 8004764:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	fa22 f303 	lsr.w	r3, r2, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	f47f ae63 	bne.w	800443c <HAL_GPIO_Init+0x14>
  }
}
 8004776:	bf00      	nop
 8004778:	bf00      	nop
 800477a:	3724      	adds	r7, #36	; 0x24
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	58000400 	.word	0x58000400

08004788 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	460b      	mov	r3, r1
 8004792:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	887b      	ldrh	r3, [r7, #2]
 800479a:	4013      	ands	r3, r2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d002      	beq.n	80047a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047a0:	2301      	movs	r3, #1
 80047a2:	73fb      	strb	r3, [r7, #15]
 80047a4:	e001      	b.n	80047aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047a6:	2300      	movs	r3, #0
 80047a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3714      	adds	r7, #20
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	460b      	mov	r3, r1
 80047c2:	807b      	strh	r3, [r7, #2]
 80047c4:	4613      	mov	r3, r2
 80047c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047c8:	787b      	ldrb	r3, [r7, #1]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d003      	beq.n	80047d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047ce:	887a      	ldrh	r2, [r7, #2]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80047d4:	e003      	b.n	80047de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80047d6:	887b      	ldrh	r3, [r7, #2]
 80047d8:	041a      	lsls	r2, r3, #16
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	619a      	str	r2, [r3, #24]
}
 80047de:	bf00      	nop
 80047e0:	370c      	adds	r7, #12
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
	...

080047ec <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80047f4:	4a08      	ldr	r2, [pc, #32]	; (8004818 <HAL_HSEM_FastTake+0x2c>)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	3320      	adds	r3, #32
 80047fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047fe:	4a07      	ldr	r2, [pc, #28]	; (800481c <HAL_HSEM_FastTake+0x30>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d101      	bne.n	8004808 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004804:	2300      	movs	r3, #0
 8004806:	e000      	b.n	800480a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
}
 800480a:	4618      	mov	r0, r3
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	58026400 	.word	0x58026400
 800481c:	80000300 	.word	0x80000300

08004820 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800482a:	4906      	ldr	r1, [pc, #24]	; (8004844 <HAL_HSEM_Release+0x24>)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	58026400 	.word	0x58026400

08004848 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s, uint32_t Mode)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b088      	sub	sp, #32
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d101      	bne.n	800485c <HAL_I2S_Init+0x14>
  {
    return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e10e      	b.n	8004a7a <HAL_I2S_Init+0x232>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d107      	bne.n	8004878 <HAL_I2S_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s, Mode);
 8004870:	6839      	ldr	r1, [r7, #0]
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fc fd3e 	bl	80012f4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b01      	cmp	r3, #1
 800488c:	d107      	bne.n	800489e <HAL_I2S_Init+0x56>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0201 	bic.w	r2, r2, #1
 800489c:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2200      	movs	r2, #0
 80048a4:	651a      	str	r2, [r3, #80]	; 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	d008      	beq.n	80048c0 <HAL_I2S_Init+0x78>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b06      	cmp	r3, #6
 80048b4:	d004      	beq.n	80048c0 <HAL_I2S_Init+0x78>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b0a      	cmp	r3, #10
 80048bc:	f040 8087 	bne.w	80049ce <HAL_I2S_Init+0x186>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d05a      	beq.n	800497e <HAL_I2S_Init+0x136>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <HAL_I2S_Init+0x8e>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 80048d0:	2302      	movs	r3, #2
 80048d2:	617b      	str	r3, [r7, #20]
 80048d4:	e001      	b.n	80048da <HAL_I2S_Init+0x92>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 80048d6:	2301      	movs	r3, #1
 80048d8:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b30      	cmp	r3, #48	; 0x30
 80048e0:	d003      	beq.n	80048ea <HAL_I2S_Init+0xa2>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80048e6:	2bb0      	cmp	r3, #176	; 0xb0
 80048e8:	d102      	bne.n	80048f0 <HAL_I2S_Init+0xa8>
      {
        ispcm = 1UL;
 80048ea:	2301      	movs	r3, #1
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	e001      	b.n	80048f4 <HAL_I2S_Init+0xac>
      }
      else
      {
        ispcm = 0UL;
 80048f0:	2300      	movs	r3, #0
 80048f2:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 80048f4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80048f8:	f04f 0100 	mov.w	r1, #0
 80048fc:	f002 fdde 	bl	80074bc <HAL_RCCEx_GetPeriphCLKFreq>
 8004900:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800490a:	d113      	bne.n	8004934 <HAL_I2S_Init+0xec>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800490c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	fa22 f303 	lsr.w	r3, r2, r3
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	fbb2 f2f3 	udiv	r2, r2, r3
 800491c:	4613      	mov	r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	005b      	lsls	r3, r3, #1
 8004924:	461a      	mov	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	fbb2 f3f3 	udiv	r3, r2, r3
 800492e:	3305      	adds	r3, #5
 8004930:	613b      	str	r3, [r7, #16]
 8004932:	e014      	b.n	800495e <HAL_I2S_Init+0x116>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8004934:	2220      	movs	r2, #32
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	fa22 f303 	lsr.w	r3, r2, r3
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	fb02 f303 	mul.w	r3, r2, r3
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	fbb2 f2f3 	udiv	r2, r2, r3
 8004948:	4613      	mov	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	4413      	add	r3, r2
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	461a      	mov	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	fbb2 f3f3 	udiv	r3, r2, r3
 800495a:	3305      	adds	r3, #5
 800495c:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	4a48      	ldr	r2, [pc, #288]	; (8004a84 <HAL_I2S_Init+0x23c>)
 8004962:	fba2 2303 	umull	r2, r3, r2, r3
 8004966:	08db      	lsrs	r3, r3, #3
 8004968:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	085b      	lsrs	r3, r3, #1
 800497a:	61fb      	str	r3, [r7, #28]
 800497c:	e003      	b.n	8004986 <HAL_I2S_Init+0x13e>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 800497e:	2302      	movs	r3, #2
 8004980:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8004982:	2300      	movs	r3, #0
 8004984:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d102      	bne.n	8004992 <HAL_I2S_Init+0x14a>
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d002      	beq.n	8004998 <HAL_I2S_Init+0x150>
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	2bff      	cmp	r3, #255	; 0xff
 8004996:	d907      	bls.n	80049a8 <HAL_I2S_Init+0x160>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800499c:	f043 0210 	orr.w	r2, r3, #16
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	651a      	str	r2, [r3, #80]	; 0x50
      return  HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e068      	b.n	8004a7a <HAL_I2S_Init+0x232>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_I2S_Init+0x16a>
    {
      i2sodd = 1UL;
 80049ae:	2301      	movs	r3, #1
 80049b0:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80049b8:	4b33      	ldr	r3, [pc, #204]	; (8004a88 <HAL_I2S_Init+0x240>)
 80049ba:	4013      	ands	r3, r2
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	0411      	lsls	r1, r2, #16
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	0612      	lsls	r2, r2, #24
 80049c4:	4311      	orrs	r1, r2
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	6812      	ldr	r2, [r2, #0]
 80049ca:	430b      	orrs	r3, r1
 80049cc:	6513      	str	r3, [r2, #80]	; 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80049d4:	4b2d      	ldr	r3, [pc, #180]	; (8004a8c <HAL_I2S_Init+0x244>)
 80049d6:	4013      	ands	r3, r2
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6851      	ldr	r1, [r2, #4]
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	6892      	ldr	r2, [r2, #8]
 80049e0:	4311      	orrs	r1, r2
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	68d2      	ldr	r2, [r2, #12]
 80049e6:	4311      	orrs	r1, r2
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	6992      	ldr	r2, [r2, #24]
 80049ec:	4311      	orrs	r1, r2
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	6a12      	ldr	r2, [r2, #32]
 80049f2:	4311      	orrs	r1, r2
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049f8:	4311      	orrs	r1, r2
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6912      	ldr	r2, [r2, #16]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	431a      	orrs	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 0201 	orr.w	r2, r2, #1
 8004a0a:	651a      	str	r2, [r3, #80]	; 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f640 72f8 	movw	r2, #4088	; 0xff8
 8004a14:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004a24:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	f423 0100 	bic.w	r1, r3, #8388608	; 0x800000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	69da      	ldr	r2, [r3, #28]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	d007      	beq.n	8004a54 <HAL_I2S_Init+0x20c>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	2b06      	cmp	r3, #6
 8004a4a:	d003      	beq.n	8004a54 <HAL_I2S_Init+0x20c>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	2b0a      	cmp	r3, #10
 8004a52:	d10a      	bne.n	8004a6a <HAL_I2S_Init+0x222>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	651a      	str	r2, [r3, #80]	; 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3720      	adds	r7, #32
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	cccccccd 	.word	0xcccccccd
 8004a88:	fe00ffff 	.word	0xfe00ffff
 8004a8c:	fdff9040 	.word	0xfdff9040

08004a90 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, const uint16_t *pData, uint16_t Size)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <HAL_I2S_Transmit_DMA+0x1e>
 8004aa8:	88fb      	ldrh	r3, [r7, #6]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_I2S_Transmit_DMA+0x22>
  {
    return  HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e086      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d001      	beq.n	8004ac2 <HAL_I2S_Transmit_DMA+0x32>
  {
    return HAL_BUSY;
 8004abe:	2302      	movs	r3, #2
 8004ac0:	e07e      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d101      	bne.n	8004ad2 <HAL_I2S_Transmit_DMA+0x42>
 8004ace:	2302      	movs	r3, #2
 8004ad0:	e076      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x130>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_TX;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2203      	movs	r2, #3
 8004ade:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	651a      	str	r2, [r3, #80]	; 0x50
  hi2s->pTxBuffPtr  = (const uint16_t *)pData;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->TxXferSize  = Size;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	88fa      	ldrh	r2, [r7, #6]
 8004af2:	861a      	strh	r2, [r3, #48]	; 0x30
  hi2s->TxXferCount = Size;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	88fa      	ldrh	r2, [r7, #6]
 8004af8:	865a      	strh	r2, [r3, #50]	; 0x32

  /* Init field not used in handle to zero */
  hi2s->pRxBuffPtr  = NULL;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	635a      	str	r2, [r3, #52]	; 0x34
  hi2s->RxXferSize  = (uint16_t)0UL;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	871a      	strh	r2, [r3, #56]	; 0x38
  hi2s->RxXferCount = (uint16_t)0UL;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b10:	4a2d      	ldr	r2, [pc, #180]	; (8004bc8 <HAL_I2S_Transmit_DMA+0x138>)
 8004b12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b18:	4a2c      	ldr	r2, [pc, #176]	; (8004bcc <HAL_I2S_Transmit_DMA+0x13c>)
 8004b1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b20:	4a2b      	ldr	r2, [pc, #172]	; (8004bd0 <HAL_I2S_Transmit_DMA+0x140>)
 8004b22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	3320      	adds	r3, #32
 8004b34:	461a      	mov	r2, r3
                                 hi2s->TxXferCount))
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b3a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 8004b3c:	f7fd fbda 	bl	80022f4 <HAL_DMA_Start_IT>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d011      	beq.n	8004b6a <HAL_I2S_Transmit_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b4a:	f043 0208 	orr.w	r2, r3, #8
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	651a      	str	r2, [r3, #80]	; 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    __HAL_UNLOCK(hi2s);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    errorcode = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 8004b66:	7dfb      	ldrb	r3, [r7, #23]
 8004b68:	e02a      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x130>
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d107      	bne.n	8004b88 <HAL_I2S_Transmit_DMA+0xf8>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	689a      	ldr	r2, [r3, #8]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b86:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d107      	bne.n	8004ba6 <HAL_I2S_Transmit_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f042 0201 	orr.w	r2, r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bb4:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  return errorcode;
 8004bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3718      	adds	r7, #24
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	08004e0d 	.word	0x08004e0d
 8004bcc:	08004dcb 	.word	0x08004dcb
 8004bd0:	08004e87 	.word	0x08004e87

08004bd4 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	4613      	mov	r3, r2
 8004be0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004be2:	2300      	movs	r3, #0
 8004be4:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <HAL_I2S_Receive_DMA+0x1e>
 8004bec:	88fb      	ldrh	r3, [r7, #6]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e086      	b.n	8004d04 <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d001      	beq.n	8004c06 <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 8004c02:	2302      	movs	r3, #2
 8004c04:	e07e      	b.n	8004d04 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_I2S_Receive_DMA+0x42>
 8004c12:	2302      	movs	r3, #2
 8004c14:	e076      	b.n	8004d04 <HAL_I2S_Receive_DMA+0x130>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2204      	movs	r2, #4
 8004c22:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	651a      	str	r2, [r3, #80]	; 0x50
  hi2s->pRxBuffPtr  = pData;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	635a      	str	r2, [r3, #52]	; 0x34
  hi2s->RxXferSize  = Size;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	88fa      	ldrh	r2, [r7, #6]
 8004c36:	871a      	strh	r2, [r3, #56]	; 0x38
  hi2s->RxXferCount = Size;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	88fa      	ldrh	r2, [r7, #6]
 8004c3c:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	861a      	strh	r2, [r3, #48]	; 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	865a      	strh	r2, [r3, #50]	; 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c54:	4a2d      	ldr	r2, [pc, #180]	; (8004d0c <HAL_I2S_Receive_DMA+0x138>)
 8004c56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c5c:	4a2c      	ldr	r2, [pc, #176]	; (8004d10 <HAL_I2S_Receive_DMA+0x13c>)
 8004c5e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c64:	4a2b      	ldr	r2, [pc, #172]	; (8004d14 <HAL_I2S_Receive_DMA+0x140>)
 8004c66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	3330      	adds	r3, #48	; 0x30
 8004c72:	4619      	mov	r1, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c78:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8004c7e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8004c80:	f7fd fb38 	bl	80022f4 <HAL_DMA_Start_IT>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d011      	beq.n	8004cae <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c8e:	f043 0208 	orr.w	r2, r3, #8
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	651a      	str	r2, [r3, #80]	; 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    errorcode = HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return errorcode;
 8004caa:	7dfb      	ldrb	r3, [r7, #23]
 8004cac:	e02a      	b.n	8004d04 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d107      	bne.n	8004ccc <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cca:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d107      	bne.n	8004cea <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f042 0201 	orr.w	r2, r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cf8:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  return errorcode;
 8004d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	08004e6b 	.word	0x08004e6b
 8004d10:	08004e29 	.word	0x08004e29
 8004d14:	08004e87 	.word	0x08004e87

08004d18 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  /* Disable the I2S Tx/Rx DMA requests */
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d32:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689a      	ldr	r2, [r3, #8]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d42:	609a      	str	r2, [r3, #8]

  /* Abort the I2S DMA tx Stream/Channel */
  if (hi2s->hdmatx != NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00f      	beq.n	8004d6c <HAL_I2S_DMAStop+0x54>
  {
    /* Disable the I2S DMA tx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fd fd39 	bl	80027c8 <HAL_DMA_Abort>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d007      	beq.n	8004d6c <HAL_I2S_DMAStop+0x54>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d60:	f043 0208 	orr.w	r2, r3, #8
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	651a      	str	r2, [r3, #80]	; 0x50
      errorcode = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Abort the I2S DMA rx Stream/Channel */
  if (hi2s->hdmarx != NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00f      	beq.n	8004d94 <HAL_I2S_DMAStop+0x7c>
  {
    /* Disable the I2S DMA rx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fd fd25 	bl	80027c8 <HAL_DMA_Abort>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d007      	beq.n	8004d94 <HAL_I2S_DMAStop+0x7c>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d88:	f043 0208 	orr.w	r2, r3, #8
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	651a      	str	r2, [r3, #80]	; 0x50
      errorcode = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable I2S peripheral */
  __HAL_I2S_DISABLE(hi2s);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 0201 	bic.w	r2, r2, #1
 8004da2:	601a      	str	r2, [r3, #0]

  hi2s->State = HAL_I2S_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  return errorcode;
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b084      	sub	sp, #16
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	69db      	ldr	r3, [r3, #28]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10e      	bne.n	8004dfe <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689a      	ldr	r2, [r3, #8]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004dee:	609a      	str	r2, [r3, #8]

    hi2s->TxXferCount = (uint16_t) 0UL;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f7fc fa38 	bl	8001274 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004e04:	bf00      	nop
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e18:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f7fc fa3a 	bl	8001294 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004e20:	bf00      	nop
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e34:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10e      	bne.n	8004e5c <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e4c:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	875a      	strh	r2, [r3, #58]	; 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f7fc f9e9 	bl	8001234 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b084      	sub	sp, #16
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e76:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f7fc f9eb 	bl	8001254 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004e7e:	bf00      	nop
 8004e80:	3710      	adds	r7, #16
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b084      	sub	sp, #16
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689a      	ldr	r2, [r3, #8]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004ea2:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	865a      	strh	r2, [r3, #50]	; 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	875a      	strh	r2, [r3, #58]	; 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ebc:	f043 0208 	orr.w	r2, r3, #8
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	651a      	str	r2, [r3, #80]	; 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f7ff ff76 	bl	8004db6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004eca:	bf00      	nop
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
	...

08004ed4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004edc:	4b29      	ldr	r3, [pc, #164]	; (8004f84 <HAL_PWREx_ConfigSupply+0xb0>)
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	2b06      	cmp	r3, #6
 8004ee6:	d00a      	beq.n	8004efe <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004ee8:	4b26      	ldr	r3, [pc, #152]	; (8004f84 <HAL_PWREx_ConfigSupply+0xb0>)
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d001      	beq.n	8004efa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e040      	b.n	8004f7c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	e03e      	b.n	8004f7c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004efe:	4b21      	ldr	r3, [pc, #132]	; (8004f84 <HAL_PWREx_ConfigSupply+0xb0>)
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8004f06:	491f      	ldr	r1, [pc, #124]	; (8004f84 <HAL_PWREx_ConfigSupply+0xb0>)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004f0e:	f7fc fd49 	bl	80019a4 <HAL_GetTick>
 8004f12:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004f14:	e009      	b.n	8004f2a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004f16:	f7fc fd45 	bl	80019a4 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f24:	d901      	bls.n	8004f2a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e028      	b.n	8004f7c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004f2a:	4b16      	ldr	r3, [pc, #88]	; (8004f84 <HAL_PWREx_ConfigSupply+0xb0>)
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f36:	d1ee      	bne.n	8004f16 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b1e      	cmp	r3, #30
 8004f3c:	d008      	beq.n	8004f50 <HAL_PWREx_ConfigSupply+0x7c>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b2e      	cmp	r3, #46	; 0x2e
 8004f42:	d005      	beq.n	8004f50 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b1d      	cmp	r3, #29
 8004f48:	d002      	beq.n	8004f50 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2b2d      	cmp	r3, #45	; 0x2d
 8004f4e:	d114      	bne.n	8004f7a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004f50:	f7fc fd28 	bl	80019a4 <HAL_GetTick>
 8004f54:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f56:	e009      	b.n	8004f6c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004f58:	f7fc fd24 	bl	80019a4 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f66:	d901      	bls.n	8004f6c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e007      	b.n	8004f7c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f6c:	4b05      	ldr	r3, [pc, #20]	; (8004f84 <HAL_PWREx_ConfigSupply+0xb0>)
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f78:	d1ee      	bne.n	8004f58 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	58024800 	.word	0x58024800

08004f88 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08c      	sub	sp, #48	; 0x30
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d102      	bne.n	8004f9c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	f000 bc48 	b.w	800582c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 8088 	beq.w	80050ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004faa:	4b99      	ldr	r3, [pc, #612]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004fb4:	4b96      	ldr	r3, [pc, #600]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb8:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fbc:	2b10      	cmp	r3, #16
 8004fbe:	d007      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x48>
 8004fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fc2:	2b18      	cmp	r3, #24
 8004fc4:	d111      	bne.n	8004fea <HAL_RCC_OscConfig+0x62>
 8004fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc8:	f003 0303 	and.w	r3, r3, #3
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d10c      	bne.n	8004fea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd0:	4b8f      	ldr	r3, [pc, #572]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d06d      	beq.n	80050b8 <HAL_RCC_OscConfig+0x130>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d169      	bne.n	80050b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	f000 bc21 	b.w	800582c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ff2:	d106      	bne.n	8005002 <HAL_RCC_OscConfig+0x7a>
 8004ff4:	4b86      	ldr	r3, [pc, #536]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a85      	ldr	r2, [pc, #532]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8004ffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ffe:	6013      	str	r3, [r2, #0]
 8005000:	e02e      	b.n	8005060 <HAL_RCC_OscConfig+0xd8>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10c      	bne.n	8005024 <HAL_RCC_OscConfig+0x9c>
 800500a:	4b81      	ldr	r3, [pc, #516]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a80      	ldr	r2, [pc, #512]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005010:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005014:	6013      	str	r3, [r2, #0]
 8005016:	4b7e      	ldr	r3, [pc, #504]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a7d      	ldr	r2, [pc, #500]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800501c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005020:	6013      	str	r3, [r2, #0]
 8005022:	e01d      	b.n	8005060 <HAL_RCC_OscConfig+0xd8>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800502c:	d10c      	bne.n	8005048 <HAL_RCC_OscConfig+0xc0>
 800502e:	4b78      	ldr	r3, [pc, #480]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a77      	ldr	r2, [pc, #476]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005034:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005038:	6013      	str	r3, [r2, #0]
 800503a:	4b75      	ldr	r3, [pc, #468]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a74      	ldr	r2, [pc, #464]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005044:	6013      	str	r3, [r2, #0]
 8005046:	e00b      	b.n	8005060 <HAL_RCC_OscConfig+0xd8>
 8005048:	4b71      	ldr	r3, [pc, #452]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a70      	ldr	r2, [pc, #448]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800504e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005052:	6013      	str	r3, [r2, #0]
 8005054:	4b6e      	ldr	r3, [pc, #440]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a6d      	ldr	r2, [pc, #436]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800505a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800505e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d013      	beq.n	8005090 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005068:	f7fc fc9c 	bl	80019a4 <HAL_GetTick>
 800506c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800506e:	e008      	b.n	8005082 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005070:	f7fc fc98 	bl	80019a4 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b64      	cmp	r3, #100	; 0x64
 800507c:	d901      	bls.n	8005082 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e3d4      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005082:	4b63      	ldr	r3, [pc, #396]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d0f0      	beq.n	8005070 <HAL_RCC_OscConfig+0xe8>
 800508e:	e014      	b.n	80050ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005090:	f7fc fc88 	bl	80019a4 <HAL_GetTick>
 8005094:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005096:	e008      	b.n	80050aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005098:	f7fc fc84 	bl	80019a4 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b64      	cmp	r3, #100	; 0x64
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e3c0      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80050aa:	4b59      	ldr	r3, [pc, #356]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1f0      	bne.n	8005098 <HAL_RCC_OscConfig+0x110>
 80050b6:	e000      	b.n	80050ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 80ca 	beq.w	800525c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050c8:	4b51      	ldr	r3, [pc, #324]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80050d2:	4b4f      	ldr	r3, [pc, #316]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80050d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80050d8:	6a3b      	ldr	r3, [r7, #32]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <HAL_RCC_OscConfig+0x166>
 80050de:	6a3b      	ldr	r3, [r7, #32]
 80050e0:	2b18      	cmp	r3, #24
 80050e2:	d156      	bne.n	8005192 <HAL_RCC_OscConfig+0x20a>
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	f003 0303 	and.w	r3, r3, #3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d151      	bne.n	8005192 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050ee:	4b48      	ldr	r3, [pc, #288]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d005      	beq.n	8005106 <HAL_RCC_OscConfig+0x17e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e392      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005106:	4b42      	ldr	r3, [pc, #264]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f023 0219 	bic.w	r2, r3, #25
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	493f      	ldr	r1, [pc, #252]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005114:	4313      	orrs	r3, r2
 8005116:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005118:	f7fc fc44 	bl	80019a4 <HAL_GetTick>
 800511c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800511e:	e008      	b.n	8005132 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005120:	f7fc fc40 	bl	80019a4 <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b02      	cmp	r3, #2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e37c      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005132:	4b37      	ldr	r3, [pc, #220]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0304 	and.w	r3, r3, #4
 800513a:	2b00      	cmp	r3, #0
 800513c:	d0f0      	beq.n	8005120 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800513e:	f7fc fc61 	bl	8001a04 <HAL_GetREVID>
 8005142:	4603      	mov	r3, r0
 8005144:	f241 0203 	movw	r2, #4099	; 0x1003
 8005148:	4293      	cmp	r3, r2
 800514a:	d817      	bhi.n	800517c <HAL_RCC_OscConfig+0x1f4>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	2b40      	cmp	r3, #64	; 0x40
 8005152:	d108      	bne.n	8005166 <HAL_RCC_OscConfig+0x1de>
 8005154:	4b2e      	ldr	r3, [pc, #184]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800515c:	4a2c      	ldr	r2, [pc, #176]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800515e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005162:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005164:	e07a      	b.n	800525c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005166:	4b2a      	ldr	r3, [pc, #168]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	031b      	lsls	r3, r3, #12
 8005174:	4926      	ldr	r1, [pc, #152]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 8005176:	4313      	orrs	r3, r2
 8005178:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800517a:	e06f      	b.n	800525c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800517c:	4b24      	ldr	r3, [pc, #144]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	061b      	lsls	r3, r3, #24
 800518a:	4921      	ldr	r1, [pc, #132]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800518c:	4313      	orrs	r3, r2
 800518e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005190:	e064      	b.n	800525c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d047      	beq.n	800522a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800519a:	4b1d      	ldr	r3, [pc, #116]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f023 0219 	bic.w	r2, r3, #25
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	491a      	ldr	r1, [pc, #104]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ac:	f7fc fbfa 	bl	80019a4 <HAL_GetTick>
 80051b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051b2:	e008      	b.n	80051c6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051b4:	f7fc fbf6 	bl	80019a4 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e332      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051c6:	4b12      	ldr	r3, [pc, #72]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0304 	and.w	r3, r3, #4
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d0f0      	beq.n	80051b4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051d2:	f7fc fc17 	bl	8001a04 <HAL_GetREVID>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f241 0203 	movw	r2, #4099	; 0x1003
 80051dc:	4293      	cmp	r3, r2
 80051de:	d819      	bhi.n	8005214 <HAL_RCC_OscConfig+0x28c>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	2b40      	cmp	r3, #64	; 0x40
 80051e6:	d108      	bne.n	80051fa <HAL_RCC_OscConfig+0x272>
 80051e8:	4b09      	ldr	r3, [pc, #36]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80051f0:	4a07      	ldr	r2, [pc, #28]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80051f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051f6:	6053      	str	r3, [r2, #4]
 80051f8:	e030      	b.n	800525c <HAL_RCC_OscConfig+0x2d4>
 80051fa:	4b05      	ldr	r3, [pc, #20]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	691b      	ldr	r3, [r3, #16]
 8005206:	031b      	lsls	r3, r3, #12
 8005208:	4901      	ldr	r1, [pc, #4]	; (8005210 <HAL_RCC_OscConfig+0x288>)
 800520a:	4313      	orrs	r3, r2
 800520c:	604b      	str	r3, [r1, #4]
 800520e:	e025      	b.n	800525c <HAL_RCC_OscConfig+0x2d4>
 8005210:	58024400 	.word	0x58024400
 8005214:	4b9a      	ldr	r3, [pc, #616]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	061b      	lsls	r3, r3, #24
 8005222:	4997      	ldr	r1, [pc, #604]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005224:	4313      	orrs	r3, r2
 8005226:	604b      	str	r3, [r1, #4]
 8005228:	e018      	b.n	800525c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800522a:	4b95      	ldr	r3, [pc, #596]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a94      	ldr	r2, [pc, #592]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005230:	f023 0301 	bic.w	r3, r3, #1
 8005234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005236:	f7fc fbb5 	bl	80019a4 <HAL_GetTick>
 800523a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800523c:	e008      	b.n	8005250 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800523e:	f7fc fbb1 	bl	80019a4 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	2b02      	cmp	r3, #2
 800524a:	d901      	bls.n	8005250 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e2ed      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005250:	4b8b      	ldr	r3, [pc, #556]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0304 	and.w	r3, r3, #4
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1f0      	bne.n	800523e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0310 	and.w	r3, r3, #16
 8005264:	2b00      	cmp	r3, #0
 8005266:	f000 80a9 	beq.w	80053bc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800526a:	4b85      	ldr	r3, [pc, #532]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005272:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005274:	4b82      	ldr	r3, [pc, #520]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005278:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	2b08      	cmp	r3, #8
 800527e:	d007      	beq.n	8005290 <HAL_RCC_OscConfig+0x308>
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b18      	cmp	r3, #24
 8005284:	d13a      	bne.n	80052fc <HAL_RCC_OscConfig+0x374>
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f003 0303 	and.w	r3, r3, #3
 800528c:	2b01      	cmp	r3, #1
 800528e:	d135      	bne.n	80052fc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005290:	4b7b      	ldr	r3, [pc, #492]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005298:	2b00      	cmp	r3, #0
 800529a:	d005      	beq.n	80052a8 <HAL_RCC_OscConfig+0x320>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	69db      	ldr	r3, [r3, #28]
 80052a0:	2b80      	cmp	r3, #128	; 0x80
 80052a2:	d001      	beq.n	80052a8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e2c1      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80052a8:	f7fc fbac 	bl	8001a04 <HAL_GetREVID>
 80052ac:	4603      	mov	r3, r0
 80052ae:	f241 0203 	movw	r2, #4099	; 0x1003
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d817      	bhi.n	80052e6 <HAL_RCC_OscConfig+0x35e>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	2b20      	cmp	r3, #32
 80052bc:	d108      	bne.n	80052d0 <HAL_RCC_OscConfig+0x348>
 80052be:	4b70      	ldr	r3, [pc, #448]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80052c6:	4a6e      	ldr	r2, [pc, #440]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80052c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052cc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80052ce:	e075      	b.n	80053bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80052d0:	4b6b      	ldr	r3, [pc, #428]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	069b      	lsls	r3, r3, #26
 80052de:	4968      	ldr	r1, [pc, #416]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80052e0:	4313      	orrs	r3, r2
 80052e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80052e4:	e06a      	b.n	80053bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80052e6:	4b66      	ldr	r3, [pc, #408]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	061b      	lsls	r3, r3, #24
 80052f4:	4962      	ldr	r1, [pc, #392]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80052fa:	e05f      	b.n	80053bc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	69db      	ldr	r3, [r3, #28]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d042      	beq.n	800538a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005304:	4b5e      	ldr	r3, [pc, #376]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a5d      	ldr	r2, [pc, #372]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800530a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800530e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005310:	f7fc fb48 	bl	80019a4 <HAL_GetTick>
 8005314:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005316:	e008      	b.n	800532a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005318:	f7fc fb44 	bl	80019a4 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b02      	cmp	r3, #2
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e280      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800532a:	4b55      	ldr	r3, [pc, #340]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005332:	2b00      	cmp	r3, #0
 8005334:	d0f0      	beq.n	8005318 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005336:	f7fc fb65 	bl	8001a04 <HAL_GetREVID>
 800533a:	4603      	mov	r3, r0
 800533c:	f241 0203 	movw	r2, #4099	; 0x1003
 8005340:	4293      	cmp	r3, r2
 8005342:	d817      	bhi.n	8005374 <HAL_RCC_OscConfig+0x3ec>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	2b20      	cmp	r3, #32
 800534a:	d108      	bne.n	800535e <HAL_RCC_OscConfig+0x3d6>
 800534c:	4b4c      	ldr	r3, [pc, #304]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005354:	4a4a      	ldr	r2, [pc, #296]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005356:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800535a:	6053      	str	r3, [r2, #4]
 800535c:	e02e      	b.n	80053bc <HAL_RCC_OscConfig+0x434>
 800535e:	4b48      	ldr	r3, [pc, #288]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	069b      	lsls	r3, r3, #26
 800536c:	4944      	ldr	r1, [pc, #272]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800536e:	4313      	orrs	r3, r2
 8005370:	604b      	str	r3, [r1, #4]
 8005372:	e023      	b.n	80053bc <HAL_RCC_OscConfig+0x434>
 8005374:	4b42      	ldr	r3, [pc, #264]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	061b      	lsls	r3, r3, #24
 8005382:	493f      	ldr	r1, [pc, #252]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005384:	4313      	orrs	r3, r2
 8005386:	60cb      	str	r3, [r1, #12]
 8005388:	e018      	b.n	80053bc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800538a:	4b3d      	ldr	r3, [pc, #244]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a3c      	ldr	r2, [pc, #240]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005394:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005396:	f7fc fb05 	bl	80019a4 <HAL_GetTick>
 800539a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800539c:	e008      	b.n	80053b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800539e:	f7fc fb01 	bl	80019a4 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d901      	bls.n	80053b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e23d      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80053b0:	4b33      	ldr	r3, [pc, #204]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1f0      	bne.n	800539e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0308 	and.w	r3, r3, #8
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d036      	beq.n	8005436 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d019      	beq.n	8005404 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053d0:	4b2b      	ldr	r3, [pc, #172]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80053d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053d4:	4a2a      	ldr	r2, [pc, #168]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053dc:	f7fc fae2 	bl	80019a4 <HAL_GetTick>
 80053e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053e4:	f7fc fade 	bl	80019a4 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e21a      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80053f6:	4b22      	ldr	r3, [pc, #136]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 80053f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d0f0      	beq.n	80053e4 <HAL_RCC_OscConfig+0x45c>
 8005402:	e018      	b.n	8005436 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005404:	4b1e      	ldr	r3, [pc, #120]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005406:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005408:	4a1d      	ldr	r2, [pc, #116]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800540a:	f023 0301 	bic.w	r3, r3, #1
 800540e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005410:	f7fc fac8 	bl	80019a4 <HAL_GetTick>
 8005414:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005418:	f7fc fac4 	bl	80019a4 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e200      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800542a:	4b15      	ldr	r3, [pc, #84]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800542c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1f0      	bne.n	8005418 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0320 	and.w	r3, r3, #32
 800543e:	2b00      	cmp	r3, #0
 8005440:	d039      	beq.n	80054b6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d01c      	beq.n	8005484 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800544a:	4b0d      	ldr	r3, [pc, #52]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a0c      	ldr	r2, [pc, #48]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005450:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005454:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005456:	f7fc faa5 	bl	80019a4 <HAL_GetTick>
 800545a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800545c:	e008      	b.n	8005470 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800545e:	f7fc faa1 	bl	80019a4 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	2b02      	cmp	r3, #2
 800546a:	d901      	bls.n	8005470 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e1dd      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005470:	4b03      	ldr	r3, [pc, #12]	; (8005480 <HAL_RCC_OscConfig+0x4f8>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0f0      	beq.n	800545e <HAL_RCC_OscConfig+0x4d6>
 800547c:	e01b      	b.n	80054b6 <HAL_RCC_OscConfig+0x52e>
 800547e:	bf00      	nop
 8005480:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005484:	4b9b      	ldr	r3, [pc, #620]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a9a      	ldr	r2, [pc, #616]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800548a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800548e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005490:	f7fc fa88 	bl	80019a4 <HAL_GetTick>
 8005494:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005498:	f7fc fa84 	bl	80019a4 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e1c0      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80054aa:	4b92      	ldr	r3, [pc, #584]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1f0      	bne.n	8005498 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 8081 	beq.w	80055c6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80054c4:	4b8c      	ldr	r3, [pc, #560]	; (80056f8 <HAL_RCC_OscConfig+0x770>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a8b      	ldr	r2, [pc, #556]	; (80056f8 <HAL_RCC_OscConfig+0x770>)
 80054ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054d0:	f7fc fa68 	bl	80019a4 <HAL_GetTick>
 80054d4:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80054d6:	e008      	b.n	80054ea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054d8:	f7fc fa64 	bl	80019a4 <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	2b64      	cmp	r3, #100	; 0x64
 80054e4:	d901      	bls.n	80054ea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e1a0      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80054ea:	4b83      	ldr	r3, [pc, #524]	; (80056f8 <HAL_RCC_OscConfig+0x770>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d0f0      	beq.n	80054d8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d106      	bne.n	800550c <HAL_RCC_OscConfig+0x584>
 80054fe:	4b7d      	ldr	r3, [pc, #500]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005502:	4a7c      	ldr	r2, [pc, #496]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005504:	f043 0301 	orr.w	r3, r3, #1
 8005508:	6713      	str	r3, [r2, #112]	; 0x70
 800550a:	e02d      	b.n	8005568 <HAL_RCC_OscConfig+0x5e0>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d10c      	bne.n	800552e <HAL_RCC_OscConfig+0x5a6>
 8005514:	4b77      	ldr	r3, [pc, #476]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005518:	4a76      	ldr	r2, [pc, #472]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800551a:	f023 0301 	bic.w	r3, r3, #1
 800551e:	6713      	str	r3, [r2, #112]	; 0x70
 8005520:	4b74      	ldr	r3, [pc, #464]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005524:	4a73      	ldr	r2, [pc, #460]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005526:	f023 0304 	bic.w	r3, r3, #4
 800552a:	6713      	str	r3, [r2, #112]	; 0x70
 800552c:	e01c      	b.n	8005568 <HAL_RCC_OscConfig+0x5e0>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	2b05      	cmp	r3, #5
 8005534:	d10c      	bne.n	8005550 <HAL_RCC_OscConfig+0x5c8>
 8005536:	4b6f      	ldr	r3, [pc, #444]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800553a:	4a6e      	ldr	r2, [pc, #440]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800553c:	f043 0304 	orr.w	r3, r3, #4
 8005540:	6713      	str	r3, [r2, #112]	; 0x70
 8005542:	4b6c      	ldr	r3, [pc, #432]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005546:	4a6b      	ldr	r2, [pc, #428]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005548:	f043 0301 	orr.w	r3, r3, #1
 800554c:	6713      	str	r3, [r2, #112]	; 0x70
 800554e:	e00b      	b.n	8005568 <HAL_RCC_OscConfig+0x5e0>
 8005550:	4b68      	ldr	r3, [pc, #416]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005554:	4a67      	ldr	r2, [pc, #412]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005556:	f023 0301 	bic.w	r3, r3, #1
 800555a:	6713      	str	r3, [r2, #112]	; 0x70
 800555c:	4b65      	ldr	r3, [pc, #404]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800555e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005560:	4a64      	ldr	r2, [pc, #400]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005562:	f023 0304 	bic.w	r3, r3, #4
 8005566:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d015      	beq.n	800559c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005570:	f7fc fa18 	bl	80019a4 <HAL_GetTick>
 8005574:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005576:	e00a      	b.n	800558e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005578:	f7fc fa14 	bl	80019a4 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	f241 3288 	movw	r2, #5000	; 0x1388
 8005586:	4293      	cmp	r3, r2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e14e      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800558e:	4b59      	ldr	r3, [pc, #356]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005592:	f003 0302 	and.w	r3, r3, #2
 8005596:	2b00      	cmp	r3, #0
 8005598:	d0ee      	beq.n	8005578 <HAL_RCC_OscConfig+0x5f0>
 800559a:	e014      	b.n	80055c6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800559c:	f7fc fa02 	bl	80019a4 <HAL_GetTick>
 80055a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80055a2:	e00a      	b.n	80055ba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055a4:	f7fc f9fe 	bl	80019a4 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d901      	bls.n	80055ba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e138      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80055ba:	4b4e      	ldr	r3, [pc, #312]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80055bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1ee      	bne.n	80055a4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 812d 	beq.w	800582a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80055d0:	4b48      	ldr	r3, [pc, #288]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055d8:	2b18      	cmp	r3, #24
 80055da:	f000 80bd 	beq.w	8005758 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	f040 809e 	bne.w	8005724 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055e8:	4b42      	ldr	r3, [pc, #264]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a41      	ldr	r2, [pc, #260]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80055ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f4:	f7fc f9d6 	bl	80019a4 <HAL_GetTick>
 80055f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055fc:	f7fc f9d2 	bl	80019a4 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e10e      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800560e:	4b39      	ldr	r3, [pc, #228]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1f0      	bne.n	80055fc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800561a:	4b36      	ldr	r3, [pc, #216]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800561c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800561e:	4b37      	ldr	r3, [pc, #220]	; (80056fc <HAL_RCC_OscConfig+0x774>)
 8005620:	4013      	ands	r3, r2
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800562a:	0112      	lsls	r2, r2, #4
 800562c:	430a      	orrs	r2, r1
 800562e:	4931      	ldr	r1, [pc, #196]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005630:	4313      	orrs	r3, r2
 8005632:	628b      	str	r3, [r1, #40]	; 0x28
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005638:	3b01      	subs	r3, #1
 800563a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005642:	3b01      	subs	r3, #1
 8005644:	025b      	lsls	r3, r3, #9
 8005646:	b29b      	uxth	r3, r3
 8005648:	431a      	orrs	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564e:	3b01      	subs	r3, #1
 8005650:	041b      	lsls	r3, r3, #16
 8005652:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800565c:	3b01      	subs	r3, #1
 800565e:	061b      	lsls	r3, r3, #24
 8005660:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005664:	4923      	ldr	r1, [pc, #140]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005666:	4313      	orrs	r3, r2
 8005668:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800566a:	4b22      	ldr	r3, [pc, #136]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800566c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566e:	4a21      	ldr	r2, [pc, #132]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005670:	f023 0301 	bic.w	r3, r3, #1
 8005674:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005676:	4b1f      	ldr	r3, [pc, #124]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800567a:	4b21      	ldr	r3, [pc, #132]	; (8005700 <HAL_RCC_OscConfig+0x778>)
 800567c:	4013      	ands	r3, r2
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005682:	00d2      	lsls	r2, r2, #3
 8005684:	491b      	ldr	r1, [pc, #108]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005686:	4313      	orrs	r3, r2
 8005688:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800568a:	4b1a      	ldr	r3, [pc, #104]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800568c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568e:	f023 020c 	bic.w	r2, r3, #12
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005696:	4917      	ldr	r1, [pc, #92]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 8005698:	4313      	orrs	r3, r2
 800569a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800569c:	4b15      	ldr	r3, [pc, #84]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 800569e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a0:	f023 0202 	bic.w	r2, r3, #2
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056a8:	4912      	ldr	r1, [pc, #72]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80056ae:	4b11      	ldr	r3, [pc, #68]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b2:	4a10      	ldr	r2, [pc, #64]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056b8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056ba:	4b0e      	ldr	r3, [pc, #56]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056be:	4a0d      	ldr	r2, [pc, #52]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056c4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80056c6:	4b0b      	ldr	r3, [pc, #44]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ca:	4a0a      	ldr	r2, [pc, #40]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80056d2:	4b08      	ldr	r3, [pc, #32]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d6:	4a07      	ldr	r2, [pc, #28]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056d8:	f043 0301 	orr.w	r3, r3, #1
 80056dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056de:	4b05      	ldr	r3, [pc, #20]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a04      	ldr	r2, [pc, #16]	; (80056f4 <HAL_RCC_OscConfig+0x76c>)
 80056e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ea:	f7fc f95b 	bl	80019a4 <HAL_GetTick>
 80056ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80056f0:	e011      	b.n	8005716 <HAL_RCC_OscConfig+0x78e>
 80056f2:	bf00      	nop
 80056f4:	58024400 	.word	0x58024400
 80056f8:	58024800 	.word	0x58024800
 80056fc:	fffffc0c 	.word	0xfffffc0c
 8005700:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005704:	f7fc f94e 	bl	80019a4 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e08a      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005716:	4b47      	ldr	r3, [pc, #284]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f0      	beq.n	8005704 <HAL_RCC_OscConfig+0x77c>
 8005722:	e082      	b.n	800582a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005724:	4b43      	ldr	r3, [pc, #268]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a42      	ldr	r2, [pc, #264]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 800572a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800572e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005730:	f7fc f938 	bl	80019a4 <HAL_GetTick>
 8005734:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005736:	e008      	b.n	800574a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005738:	f7fc f934 	bl	80019a4 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b02      	cmp	r3, #2
 8005744:	d901      	bls.n	800574a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e070      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800574a:	4b3a      	ldr	r3, [pc, #232]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1f0      	bne.n	8005738 <HAL_RCC_OscConfig+0x7b0>
 8005756:	e068      	b.n	800582a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005758:	4b36      	ldr	r3, [pc, #216]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 800575a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800575c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800575e:	4b35      	ldr	r3, [pc, #212]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 8005760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005762:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	2b01      	cmp	r3, #1
 800576a:	d031      	beq.n	80057d0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	f003 0203 	and.w	r2, r3, #3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005776:	429a      	cmp	r2, r3
 8005778:	d12a      	bne.n	80057d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	091b      	lsrs	r3, r3, #4
 800577e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005786:	429a      	cmp	r2, r3
 8005788:	d122      	bne.n	80057d0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005794:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005796:	429a      	cmp	r2, r3
 8005798:	d11a      	bne.n	80057d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	0a5b      	lsrs	r3, r3, #9
 800579e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057a6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d111      	bne.n	80057d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	0c1b      	lsrs	r3, r3, #16
 80057b0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d108      	bne.n	80057d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	0e1b      	lsrs	r3, r3, #24
 80057c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d001      	beq.n	80057d4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e02b      	b.n	800582c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80057d4:	4b17      	ldr	r3, [pc, #92]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 80057d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057d8:	08db      	lsrs	r3, r3, #3
 80057da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80057de:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d01f      	beq.n	800582a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80057ea:	4b12      	ldr	r3, [pc, #72]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 80057ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ee:	4a11      	ldr	r2, [pc, #68]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 80057f0:	f023 0301 	bic.w	r3, r3, #1
 80057f4:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80057f6:	f7fc f8d5 	bl	80019a4 <HAL_GetTick>
 80057fa:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80057fc:	bf00      	nop
 80057fe:	f7fc f8d1 	bl	80019a4 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005806:	4293      	cmp	r3, r2
 8005808:	d0f9      	beq.n	80057fe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800580a:	4b0a      	ldr	r3, [pc, #40]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 800580c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800580e:	4b0a      	ldr	r3, [pc, #40]	; (8005838 <HAL_RCC_OscConfig+0x8b0>)
 8005810:	4013      	ands	r3, r2
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005816:	00d2      	lsls	r2, r2, #3
 8005818:	4906      	ldr	r1, [pc, #24]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 800581a:	4313      	orrs	r3, r2
 800581c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800581e:	4b05      	ldr	r3, [pc, #20]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 8005820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005822:	4a04      	ldr	r2, [pc, #16]	; (8005834 <HAL_RCC_OscConfig+0x8ac>)
 8005824:	f043 0301 	orr.w	r3, r3, #1
 8005828:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3730      	adds	r7, #48	; 0x30
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	58024400 	.word	0x58024400
 8005838:	ffff0007 	.word	0xffff0007

0800583c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e19c      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005850:	4b8a      	ldr	r3, [pc, #552]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 030f 	and.w	r3, r3, #15
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	429a      	cmp	r2, r3
 800585c:	d910      	bls.n	8005880 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800585e:	4b87      	ldr	r3, [pc, #540]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f023 020f 	bic.w	r2, r3, #15
 8005866:	4985      	ldr	r1, [pc, #532]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	4313      	orrs	r3, r2
 800586c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800586e:	4b83      	ldr	r3, [pc, #524]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	429a      	cmp	r2, r3
 800587a:	d001      	beq.n	8005880 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e184      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0304 	and.w	r3, r3, #4
 8005888:	2b00      	cmp	r3, #0
 800588a:	d010      	beq.n	80058ae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	691a      	ldr	r2, [r3, #16]
 8005890:	4b7b      	ldr	r3, [pc, #492]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005898:	429a      	cmp	r2, r3
 800589a:	d908      	bls.n	80058ae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800589c:	4b78      	ldr	r3, [pc, #480]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	4975      	ldr	r1, [pc, #468]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d010      	beq.n	80058dc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	695a      	ldr	r2, [r3, #20]
 80058be:	4b70      	ldr	r3, [pc, #448]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d908      	bls.n	80058dc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80058ca:	4b6d      	ldr	r3, [pc, #436]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80058cc:	69db      	ldr	r3, [r3, #28]
 80058ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	496a      	ldr	r1, [pc, #424]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d010      	beq.n	800590a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	699a      	ldr	r2, [r3, #24]
 80058ec:	4b64      	ldr	r3, [pc, #400]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80058ee:	69db      	ldr	r3, [r3, #28]
 80058f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d908      	bls.n	800590a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80058f8:	4b61      	ldr	r3, [pc, #388]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80058fa:	69db      	ldr	r3, [r3, #28]
 80058fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	495e      	ldr	r1, [pc, #376]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005906:	4313      	orrs	r3, r2
 8005908:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0320 	and.w	r3, r3, #32
 8005912:	2b00      	cmp	r3, #0
 8005914:	d010      	beq.n	8005938 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	69da      	ldr	r2, [r3, #28]
 800591a:	4b59      	ldr	r3, [pc, #356]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005922:	429a      	cmp	r2, r3
 8005924:	d908      	bls.n	8005938 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005926:	4b56      	ldr	r3, [pc, #344]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	69db      	ldr	r3, [r3, #28]
 8005932:	4953      	ldr	r1, [pc, #332]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005934:	4313      	orrs	r3, r2
 8005936:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b00      	cmp	r3, #0
 8005942:	d010      	beq.n	8005966 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	68da      	ldr	r2, [r3, #12]
 8005948:	4b4d      	ldr	r3, [pc, #308]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	f003 030f 	and.w	r3, r3, #15
 8005950:	429a      	cmp	r2, r3
 8005952:	d908      	bls.n	8005966 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005954:	4b4a      	ldr	r3, [pc, #296]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	f023 020f 	bic.w	r2, r3, #15
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	4947      	ldr	r1, [pc, #284]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005962:	4313      	orrs	r3, r2
 8005964:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	d055      	beq.n	8005a1e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005972:	4b43      	ldr	r3, [pc, #268]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	4940      	ldr	r1, [pc, #256]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005980:	4313      	orrs	r3, r2
 8005982:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	2b02      	cmp	r3, #2
 800598a:	d107      	bne.n	800599c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800598c:	4b3c      	ldr	r3, [pc, #240]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d121      	bne.n	80059dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e0f6      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	2b03      	cmp	r3, #3
 80059a2:	d107      	bne.n	80059b4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80059a4:	4b36      	ldr	r3, [pc, #216]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d115      	bne.n	80059dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e0ea      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d107      	bne.n	80059cc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80059bc:	4b30      	ldr	r3, [pc, #192]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d109      	bne.n	80059dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e0de      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059cc:	4b2c      	ldr	r3, [pc, #176]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0304 	and.w	r3, r3, #4
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e0d6      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80059dc:	4b28      	ldr	r3, [pc, #160]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	f023 0207 	bic.w	r2, r3, #7
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	4925      	ldr	r1, [pc, #148]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ee:	f7fb ffd9 	bl	80019a4 <HAL_GetTick>
 80059f2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059f4:	e00a      	b.n	8005a0c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059f6:	f7fb ffd5 	bl	80019a4 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d901      	bls.n	8005a0c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e0be      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a0c:	4b1c      	ldr	r3, [pc, #112]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	00db      	lsls	r3, r3, #3
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d1eb      	bne.n	80059f6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d010      	beq.n	8005a4c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	4b14      	ldr	r3, [pc, #80]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d208      	bcs.n	8005a4c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a3a:	4b11      	ldr	r3, [pc, #68]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	f023 020f 	bic.w	r2, r3, #15
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	490e      	ldr	r1, [pc, #56]	; (8005a80 <HAL_RCC_ClockConfig+0x244>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a4c:	4b0b      	ldr	r3, [pc, #44]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 030f 	and.w	r3, r3, #15
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d214      	bcs.n	8005a84 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a5a:	4b08      	ldr	r3, [pc, #32]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f023 020f 	bic.w	r2, r3, #15
 8005a62:	4906      	ldr	r1, [pc, #24]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a6a:	4b04      	ldr	r3, [pc, #16]	; (8005a7c <HAL_RCC_ClockConfig+0x240>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 030f 	and.w	r3, r3, #15
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d005      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e086      	b.n	8005b8a <HAL_RCC_ClockConfig+0x34e>
 8005a7c:	52002000 	.word	0x52002000
 8005a80:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0304 	and.w	r3, r3, #4
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d010      	beq.n	8005ab2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	4b3f      	ldr	r3, [pc, #252]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d208      	bcs.n	8005ab2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005aa0:	4b3c      	ldr	r3, [pc, #240]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005aa2:	699b      	ldr	r3, [r3, #24]
 8005aa4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	4939      	ldr	r1, [pc, #228]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d010      	beq.n	8005ae0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	695a      	ldr	r2, [r3, #20]
 8005ac2:	4b34      	ldr	r3, [pc, #208]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005ac4:	69db      	ldr	r3, [r3, #28]
 8005ac6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d208      	bcs.n	8005ae0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005ace:	4b31      	ldr	r3, [pc, #196]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005ad0:	69db      	ldr	r3, [r3, #28]
 8005ad2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	492e      	ldr	r1, [pc, #184]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0310 	and.w	r3, r3, #16
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d010      	beq.n	8005b0e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	699a      	ldr	r2, [r3, #24]
 8005af0:	4b28      	ldr	r3, [pc, #160]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005af2:	69db      	ldr	r3, [r3, #28]
 8005af4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d208      	bcs.n	8005b0e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005afc:	4b25      	ldr	r3, [pc, #148]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005afe:	69db      	ldr	r3, [r3, #28]
 8005b00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	4922      	ldr	r1, [pc, #136]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0320 	and.w	r3, r3, #32
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d010      	beq.n	8005b3c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69da      	ldr	r2, [r3, #28]
 8005b1e:	4b1d      	ldr	r3, [pc, #116]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d208      	bcs.n	8005b3c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005b2a:	4b1a      	ldr	r3, [pc, #104]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	4917      	ldr	r1, [pc, #92]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005b3c:	f000 f89e 	bl	8005c7c <HAL_RCC_GetSysClockFreq>
 8005b40:	4602      	mov	r2, r0
 8005b42:	4b14      	ldr	r3, [pc, #80]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	0a1b      	lsrs	r3, r3, #8
 8005b48:	f003 030f 	and.w	r3, r3, #15
 8005b4c:	4912      	ldr	r1, [pc, #72]	; (8005b98 <HAL_RCC_ClockConfig+0x35c>)
 8005b4e:	5ccb      	ldrb	r3, [r1, r3]
 8005b50:	f003 031f 	and.w	r3, r3, #31
 8005b54:	fa22 f303 	lsr.w	r3, r2, r3
 8005b58:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005b5a:	4b0e      	ldr	r3, [pc, #56]	; (8005b94 <HAL_RCC_ClockConfig+0x358>)
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	4a0d      	ldr	r2, [pc, #52]	; (8005b98 <HAL_RCC_ClockConfig+0x35c>)
 8005b64:	5cd3      	ldrb	r3, [r2, r3]
 8005b66:	f003 031f 	and.w	r3, r3, #31
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b70:	4a0a      	ldr	r2, [pc, #40]	; (8005b9c <HAL_RCC_ClockConfig+0x360>)
 8005b72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005b74:	4a0a      	ldr	r2, [pc, #40]	; (8005ba0 <HAL_RCC_ClockConfig+0x364>)
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005b7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ba4 <HAL_RCC_ClockConfig+0x368>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7fb fec6 	bl	8001910 <HAL_InitTick>
 8005b84:	4603      	mov	r3, r0
 8005b86:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3718      	adds	r7, #24
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	58024400 	.word	0x58024400
 8005b98:	0800f918 	.word	0x0800f918
 8005b9c:	24000004 	.word	0x24000004
 8005ba0:	24000000 	.word	0x24000000
 8005ba4:	24000040 	.word	0x24000040

08005ba8 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b08c      	sub	sp, #48	; 0x30
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d12a      	bne.n	8005c10 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8005bba:	4b2d      	ldr	r3, [pc, #180]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005bc0:	4a2b      	ldr	r2, [pc, #172]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005bc2:	f043 0301 	orr.w	r3, r3, #1
 8005bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005bca:	4b29      	ldr	r3, [pc, #164]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005bd0:	f003 0301 	and.w	r3, r3, #1
 8005bd4:	61bb      	str	r3, [r7, #24]
 8005bd6:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005bd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bde:	2302      	movs	r3, #2
 8005be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005be2:	2303      	movs	r3, #3
 8005be4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005be6:	2300      	movs	r3, #0
 8005be8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005bea:	2300      	movs	r3, #0
 8005bec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005bee:	f107 031c 	add.w	r3, r7, #28
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	481f      	ldr	r0, [pc, #124]	; (8005c74 <HAL_RCC_MCOConfig+0xcc>)
 8005bf6:	f7fe fc17 	bl	8004428 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005bfa:	4b1d      	ldr	r3, [pc, #116]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8005c02:	68b9      	ldr	r1, [r7, #8]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	430b      	orrs	r3, r1
 8005c08:	4919      	ldr	r1, [pc, #100]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8005c0e:	e02a      	b.n	8005c66 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8005c10:	4b17      	ldr	r3, [pc, #92]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c16:	4a16      	ldr	r2, [pc, #88]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005c18:	f043 0304 	orr.w	r3, r3, #4
 8005c1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005c20:	4b13      	ldr	r3, [pc, #76]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c26:	f003 0304 	and.w	r3, r3, #4
 8005c2a:	617b      	str	r3, [r7, #20]
 8005c2c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005c2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c34:	2302      	movs	r3, #2
 8005c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005c40:	2300      	movs	r3, #0
 8005c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005c44:	f107 031c 	add.w	r3, r7, #28
 8005c48:	4619      	mov	r1, r3
 8005c4a:	480b      	ldr	r0, [pc, #44]	; (8005c78 <HAL_RCC_MCOConfig+0xd0>)
 8005c4c:	f7fe fbec 	bl	8004428 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8005c50:	4b07      	ldr	r3, [pc, #28]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	01d9      	lsls	r1, r3, #7
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	430b      	orrs	r3, r1
 8005c60:	4903      	ldr	r1, [pc, #12]	; (8005c70 <HAL_RCC_MCOConfig+0xc8>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	610b      	str	r3, [r1, #16]
}
 8005c66:	bf00      	nop
 8005c68:	3730      	adds	r7, #48	; 0x30
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	58024400 	.word	0x58024400
 8005c74:	58020000 	.word	0x58020000
 8005c78:	58020800 	.word	0x58020800

08005c7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b089      	sub	sp, #36	; 0x24
 8005c80:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c82:	4bb3      	ldr	r3, [pc, #716]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c8a:	2b18      	cmp	r3, #24
 8005c8c:	f200 8155 	bhi.w	8005f3a <HAL_RCC_GetSysClockFreq+0x2be>
 8005c90:	a201      	add	r2, pc, #4	; (adr r2, 8005c98 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c96:	bf00      	nop
 8005c98:	08005cfd 	.word	0x08005cfd
 8005c9c:	08005f3b 	.word	0x08005f3b
 8005ca0:	08005f3b 	.word	0x08005f3b
 8005ca4:	08005f3b 	.word	0x08005f3b
 8005ca8:	08005f3b 	.word	0x08005f3b
 8005cac:	08005f3b 	.word	0x08005f3b
 8005cb0:	08005f3b 	.word	0x08005f3b
 8005cb4:	08005f3b 	.word	0x08005f3b
 8005cb8:	08005d23 	.word	0x08005d23
 8005cbc:	08005f3b 	.word	0x08005f3b
 8005cc0:	08005f3b 	.word	0x08005f3b
 8005cc4:	08005f3b 	.word	0x08005f3b
 8005cc8:	08005f3b 	.word	0x08005f3b
 8005ccc:	08005f3b 	.word	0x08005f3b
 8005cd0:	08005f3b 	.word	0x08005f3b
 8005cd4:	08005f3b 	.word	0x08005f3b
 8005cd8:	08005d29 	.word	0x08005d29
 8005cdc:	08005f3b 	.word	0x08005f3b
 8005ce0:	08005f3b 	.word	0x08005f3b
 8005ce4:	08005f3b 	.word	0x08005f3b
 8005ce8:	08005f3b 	.word	0x08005f3b
 8005cec:	08005f3b 	.word	0x08005f3b
 8005cf0:	08005f3b 	.word	0x08005f3b
 8005cf4:	08005f3b 	.word	0x08005f3b
 8005cf8:	08005d2f 	.word	0x08005d2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cfc:	4b94      	ldr	r3, [pc, #592]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0320 	and.w	r3, r3, #32
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d009      	beq.n	8005d1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d08:	4b91      	ldr	r3, [pc, #580]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	08db      	lsrs	r3, r3, #3
 8005d0e:	f003 0303 	and.w	r3, r3, #3
 8005d12:	4a90      	ldr	r2, [pc, #576]	; (8005f54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d14:	fa22 f303 	lsr.w	r3, r2, r3
 8005d18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005d1a:	e111      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005d1c:	4b8d      	ldr	r3, [pc, #564]	; (8005f54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d1e:	61bb      	str	r3, [r7, #24]
      break;
 8005d20:	e10e      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005d22:	4b8d      	ldr	r3, [pc, #564]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005d24:	61bb      	str	r3, [r7, #24]
      break;
 8005d26:	e10b      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005d28:	4b8c      	ldr	r3, [pc, #560]	; (8005f5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005d2a:	61bb      	str	r3, [r7, #24]
      break;
 8005d2c:	e108      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d2e:	4b88      	ldr	r3, [pc, #544]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d32:	f003 0303 	and.w	r3, r3, #3
 8005d36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005d38:	4b85      	ldr	r3, [pc, #532]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3c:	091b      	lsrs	r3, r3, #4
 8005d3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005d44:	4b82      	ldr	r3, [pc, #520]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d48:	f003 0301 	and.w	r3, r3, #1
 8005d4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005d4e:	4b80      	ldr	r3, [pc, #512]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d52:	08db      	lsrs	r3, r3, #3
 8005d54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	fb02 f303 	mul.w	r3, r2, r3
 8005d5e:	ee07 3a90 	vmov	s15, r3
 8005d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f000 80e1 	beq.w	8005f34 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	f000 8083 	beq.w	8005e80 <HAL_RCC_GetSysClockFreq+0x204>
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	f200 80a1 	bhi.w	8005ec4 <HAL_RCC_GetSysClockFreq+0x248>
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d003      	beq.n	8005d90 <HAL_RCC_GetSysClockFreq+0x114>
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d056      	beq.n	8005e3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8005d8e:	e099      	b.n	8005ec4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d90:	4b6f      	ldr	r3, [pc, #444]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0320 	and.w	r3, r3, #32
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d02d      	beq.n	8005df8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d9c:	4b6c      	ldr	r3, [pc, #432]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	08db      	lsrs	r3, r3, #3
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	4a6b      	ldr	r2, [pc, #428]	; (8005f54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005da8:	fa22 f303 	lsr.w	r3, r2, r3
 8005dac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	ee07 3a90 	vmov	s15, r3
 8005db4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	ee07 3a90 	vmov	s15, r3
 8005dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dc6:	4b62      	ldr	r3, [pc, #392]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dce:	ee07 3a90 	vmov	s15, r3
 8005dd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dda:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005f60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005dde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005de2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005de6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005dea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005df2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005df6:	e087      	b.n	8005f08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	ee07 3a90 	vmov	s15, r3
 8005dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e02:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005f64 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e0a:	4b51      	ldr	r3, [pc, #324]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e12:	ee07 3a90 	vmov	s15, r3
 8005e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e1e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005f60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e3a:	e065      	b.n	8005f08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	ee07 3a90 	vmov	s15, r3
 8005e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e46:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005f68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e4e:	4b40      	ldr	r3, [pc, #256]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e56:	ee07 3a90 	vmov	s15, r3
 8005e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e62:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005f60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e7e:	e043      	b.n	8005f08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	ee07 3a90 	vmov	s15, r3
 8005e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005f6c <HAL_RCC_GetSysClockFreq+0x2f0>
 8005e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e92:	4b2f      	ldr	r3, [pc, #188]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e9a:	ee07 3a90 	vmov	s15, r3
 8005e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ea2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ea6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005f60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ebe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005ec2:	e021      	b.n	8005f08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	ee07 3a90 	vmov	s15, r3
 8005eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ece:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005f68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ed6:	4b1e      	ldr	r3, [pc, #120]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ede:	ee07 3a90 	vmov	s15, r3
 8005ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ee6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005eea:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005f60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005f06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005f08:	4b11      	ldr	r3, [pc, #68]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f0c:	0a5b      	lsrs	r3, r3, #9
 8005f0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f12:	3301      	adds	r3, #1
 8005f14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	ee07 3a90 	vmov	s15, r3
 8005f1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f20:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f2c:	ee17 3a90 	vmov	r3, s15
 8005f30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005f32:	e005      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	61bb      	str	r3, [r7, #24]
      break;
 8005f38:	e002      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005f3a:	4b07      	ldr	r3, [pc, #28]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f3c:	61bb      	str	r3, [r7, #24]
      break;
 8005f3e:	bf00      	nop
  }

  return sysclockfreq;
 8005f40:	69bb      	ldr	r3, [r7, #24]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3724      	adds	r7, #36	; 0x24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	58024400 	.word	0x58024400
 8005f54:	03d09000 	.word	0x03d09000
 8005f58:	003d0900 	.word	0x003d0900
 8005f5c:	017d7840 	.word	0x017d7840
 8005f60:	46000000 	.word	0x46000000
 8005f64:	4c742400 	.word	0x4c742400
 8005f68:	4a742400 	.word	0x4a742400
 8005f6c:	4bbebc20 	.word	0x4bbebc20

08005f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005f76:	f7ff fe81 	bl	8005c7c <HAL_RCC_GetSysClockFreq>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	4b10      	ldr	r3, [pc, #64]	; (8005fc0 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	0a1b      	lsrs	r3, r3, #8
 8005f82:	f003 030f 	and.w	r3, r3, #15
 8005f86:	490f      	ldr	r1, [pc, #60]	; (8005fc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8005f88:	5ccb      	ldrb	r3, [r1, r3]
 8005f8a:	f003 031f 	and.w	r3, r3, #31
 8005f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f92:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005f94:	4b0a      	ldr	r3, [pc, #40]	; (8005fc0 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	f003 030f 	and.w	r3, r3, #15
 8005f9c:	4a09      	ldr	r2, [pc, #36]	; (8005fc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8005f9e:	5cd3      	ldrb	r3, [r2, r3]
 8005fa0:	f003 031f 	and.w	r3, r3, #31
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8005faa:	4a07      	ldr	r2, [pc, #28]	; (8005fc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8005fac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005fae:	4a07      	ldr	r2, [pc, #28]	; (8005fcc <HAL_RCC_GetHCLKFreq+0x5c>)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005fb4:	4b04      	ldr	r3, [pc, #16]	; (8005fc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3708      	adds	r7, #8
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	58024400 	.word	0x58024400
 8005fc4:	0800f918 	.word	0x0800f918
 8005fc8:	24000004 	.word	0x24000004
 8005fcc:	24000000 	.word	0x24000000

08005fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005fd4:	f7ff ffcc 	bl	8005f70 <HAL_RCC_GetHCLKFreq>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	4b06      	ldr	r3, [pc, #24]	; (8005ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	091b      	lsrs	r3, r3, #4
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	4904      	ldr	r1, [pc, #16]	; (8005ff8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005fe6:	5ccb      	ldrb	r3, [r1, r3]
 8005fe8:	f003 031f 	and.w	r3, r3, #31
 8005fec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	58024400 	.word	0x58024400
 8005ff8:	0800f918 	.word	0x0800f918

08005ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006000:	f7ff ffb6 	bl	8005f70 <HAL_RCC_GetHCLKFreq>
 8006004:	4602      	mov	r2, r0
 8006006:	4b06      	ldr	r3, [pc, #24]	; (8006020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	0a1b      	lsrs	r3, r3, #8
 800600c:	f003 0307 	and.w	r3, r3, #7
 8006010:	4904      	ldr	r1, [pc, #16]	; (8006024 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006012:	5ccb      	ldrb	r3, [r1, r3]
 8006014:	f003 031f 	and.w	r3, r3, #31
 8006018:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800601c:	4618      	mov	r0, r3
 800601e:	bd80      	pop	{r7, pc}
 8006020:	58024400 	.word	0x58024400
 8006024:	0800f918 	.word	0x0800f918

08006028 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800602c:	b0cc      	sub	sp, #304	; 0x130
 800602e:	af00      	add	r7, sp, #0
 8006030:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006034:	2300      	movs	r3, #0
 8006036:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800603a:	2300      	movs	r3, #0
 800603c:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006040:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006048:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800604c:	2500      	movs	r5, #0
 800604e:	ea54 0305 	orrs.w	r3, r4, r5
 8006052:	d049      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006054:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006058:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800605a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800605e:	d02f      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006060:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006064:	d828      	bhi.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006066:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800606a:	d01a      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800606c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006070:	d822      	bhi.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006072:	2b00      	cmp	r3, #0
 8006074:	d003      	beq.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006076:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800607a:	d007      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800607c:	e01c      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800607e:	4bb8      	ldr	r3, [pc, #736]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006082:	4ab7      	ldr	r2, [pc, #732]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006088:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800608a:	e01a      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800608c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006090:	3308      	adds	r3, #8
 8006092:	2102      	movs	r1, #2
 8006094:	4618      	mov	r0, r3
 8006096:	f002 fba1 	bl	80087dc <RCCEx_PLL2_Config>
 800609a:	4603      	mov	r3, r0
 800609c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80060a0:	e00f      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80060a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80060a6:	3328      	adds	r3, #40	; 0x28
 80060a8:	2102      	movs	r1, #2
 80060aa:	4618      	mov	r0, r3
 80060ac:	f002 fc48 	bl	8008940 <RCCEx_PLL3_Config>
 80060b0:	4603      	mov	r3, r0
 80060b2:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80060b6:	e004      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 80060be:	e000      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80060c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060c2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10a      	bne.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80060ca:	4ba5      	ldr	r3, [pc, #660]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060ce:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80060d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80060d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060d8:	4aa1      	ldr	r2, [pc, #644]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060da:	430b      	orrs	r3, r1
 80060dc:	6513      	str	r3, [r2, #80]	; 0x50
 80060de:	e003      	b.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80060e4:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80060e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80060ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f0:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80060f4:	f04f 0900 	mov.w	r9, #0
 80060f8:	ea58 0309 	orrs.w	r3, r8, r9
 80060fc:	d047      	beq.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80060fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006104:	2b04      	cmp	r3, #4
 8006106:	d82a      	bhi.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006108:	a201      	add	r2, pc, #4	; (adr r2, 8006110 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800610a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610e:	bf00      	nop
 8006110:	08006125 	.word	0x08006125
 8006114:	08006133 	.word	0x08006133
 8006118:	08006149 	.word	0x08006149
 800611c:	08006167 	.word	0x08006167
 8006120:	08006167 	.word	0x08006167
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006124:	4b8e      	ldr	r3, [pc, #568]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006128:	4a8d      	ldr	r2, [pc, #564]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800612a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800612e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006130:	e01a      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006132:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006136:	3308      	adds	r3, #8
 8006138:	2100      	movs	r1, #0
 800613a:	4618      	mov	r0, r3
 800613c:	f002 fb4e 	bl	80087dc <RCCEx_PLL2_Config>
 8006140:	4603      	mov	r3, r0
 8006142:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006146:	e00f      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006148:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800614c:	3328      	adds	r3, #40	; 0x28
 800614e:	2100      	movs	r1, #0
 8006150:	4618      	mov	r0, r3
 8006152:	f002 fbf5 	bl	8008940 <RCCEx_PLL3_Config>
 8006156:	4603      	mov	r3, r0
 8006158:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800615c:	e004      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006164:	e000      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006166:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006168:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10a      	bne.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006170:	4b7b      	ldr	r3, [pc, #492]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006174:	f023 0107 	bic.w	r1, r3, #7
 8006178:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800617c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800617e:	4a78      	ldr	r2, [pc, #480]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006180:	430b      	orrs	r3, r1
 8006182:	6513      	str	r3, [r2, #80]	; 0x50
 8006184:	e003      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006186:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800618a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800618e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006196:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800619a:	f04f 0b00 	mov.w	fp, #0
 800619e:	ea5a 030b 	orrs.w	r3, sl, fp
 80061a2:	d04c      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80061a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80061a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061ae:	d030      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80061b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061b4:	d829      	bhi.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80061b6:	2bc0      	cmp	r3, #192	; 0xc0
 80061b8:	d02d      	beq.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80061ba:	2bc0      	cmp	r3, #192	; 0xc0
 80061bc:	d825      	bhi.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80061be:	2b80      	cmp	r3, #128	; 0x80
 80061c0:	d018      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80061c2:	2b80      	cmp	r3, #128	; 0x80
 80061c4:	d821      	bhi.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d002      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80061ca:	2b40      	cmp	r3, #64	; 0x40
 80061cc:	d007      	beq.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80061ce:	e01c      	b.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061d0:	4b63      	ldr	r3, [pc, #396]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d4:	4a62      	ldr	r2, [pc, #392]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061da:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80061dc:	e01c      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061de:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80061e2:	3308      	adds	r3, #8
 80061e4:	2100      	movs	r1, #0
 80061e6:	4618      	mov	r0, r3
 80061e8:	f002 faf8 	bl	80087dc <RCCEx_PLL2_Config>
 80061ec:	4603      	mov	r3, r0
 80061ee:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80061f2:	e011      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80061f8:	3328      	adds	r3, #40	; 0x28
 80061fa:	2100      	movs	r1, #0
 80061fc:	4618      	mov	r0, r3
 80061fe:	f002 fb9f 	bl	8008940 <RCCEx_PLL3_Config>
 8006202:	4603      	mov	r3, r0
 8006204:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006208:	e006      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006210:	e002      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006212:	bf00      	nop
 8006214:	e000      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006216:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006218:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800621c:	2b00      	cmp	r3, #0
 800621e:	d10a      	bne.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006220:	4b4f      	ldr	r3, [pc, #316]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006224:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8006228:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800622c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800622e:	4a4c      	ldr	r2, [pc, #304]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006230:	430b      	orrs	r3, r1
 8006232:	6513      	str	r3, [r2, #80]	; 0x50
 8006234:	e003      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006236:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800623a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800623e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006246:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800624a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800624e:	2300      	movs	r3, #0
 8006250:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006254:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	; 0x110
 8006258:	460b      	mov	r3, r1
 800625a:	4313      	orrs	r3, r2
 800625c:	d053      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800625e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006262:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006266:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800626a:	d035      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800626c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006270:	d82e      	bhi.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006272:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006276:	d031      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006278:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800627c:	d828      	bhi.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800627e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006282:	d01a      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006284:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006288:	d822      	bhi.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d003      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800628e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006292:	d007      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006294:	e01c      	b.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006296:	4b32      	ldr	r3, [pc, #200]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800629a:	4a31      	ldr	r2, [pc, #196]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800629c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062a0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80062a2:	e01c      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80062a8:	3308      	adds	r3, #8
 80062aa:	2100      	movs	r1, #0
 80062ac:	4618      	mov	r0, r3
 80062ae:	f002 fa95 	bl	80087dc <RCCEx_PLL2_Config>
 80062b2:	4603      	mov	r3, r0
 80062b4:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80062b8:	e011      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80062ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80062be:	3328      	adds	r3, #40	; 0x28
 80062c0:	2100      	movs	r1, #0
 80062c2:	4618      	mov	r0, r3
 80062c4:	f002 fb3c 	bl	8008940 <RCCEx_PLL3_Config>
 80062c8:	4603      	mov	r3, r0
 80062ca:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80062ce:	e006      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 80062d6:	e002      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80062d8:	bf00      	nop
 80062da:	e000      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80062dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062de:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10b      	bne.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80062e6:	4b1e      	ldr	r3, [pc, #120]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ea:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80062ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80062f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80062f6:	4a1a      	ldr	r2, [pc, #104]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062f8:	430b      	orrs	r3, r1
 80062fa:	6593      	str	r3, [r2, #88]	; 0x58
 80062fc:	e003      	b.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062fe:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006302:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006306:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630e:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8006312:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006316:	2300      	movs	r3, #0
 8006318:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800631c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8006320:	460b      	mov	r3, r1
 8006322:	4313      	orrs	r3, r2
 8006324:	d056      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006326:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800632a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800632e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006332:	d038      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006334:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006338:	d831      	bhi.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800633a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800633e:	d034      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006340:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006344:	d82b      	bhi.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006346:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800634a:	d01d      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800634c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006350:	d825      	bhi.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d006      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006356:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800635a:	d00a      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800635c:	e01f      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800635e:	bf00      	nop
 8006360:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006364:	4ba2      	ldr	r3, [pc, #648]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006368:	4aa1      	ldr	r2, [pc, #644]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800636a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800636e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006370:	e01c      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006372:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006376:	3308      	adds	r3, #8
 8006378:	2100      	movs	r1, #0
 800637a:	4618      	mov	r0, r3
 800637c:	f002 fa2e 	bl	80087dc <RCCEx_PLL2_Config>
 8006380:	4603      	mov	r3, r0
 8006382:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006386:	e011      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006388:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800638c:	3328      	adds	r3, #40	; 0x28
 800638e:	2100      	movs	r1, #0
 8006390:	4618      	mov	r0, r3
 8006392:	f002 fad5 	bl	8008940 <RCCEx_PLL3_Config>
 8006396:	4603      	mov	r3, r0
 8006398:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800639c:	e006      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 80063a4:	e002      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80063a6:	bf00      	nop
 80063a8:	e000      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80063aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063ac:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d10b      	bne.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80063b4:	4b8e      	ldr	r3, [pc, #568]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063b8:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80063bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80063c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80063c4:	4a8a      	ldr	r2, [pc, #552]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063c6:	430b      	orrs	r3, r1
 80063c8:	6593      	str	r3, [r2, #88]	; 0x58
 80063ca:	e003      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063cc:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80063d0:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80063d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80063d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063dc:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80063e0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80063e4:	2300      	movs	r3, #0
 80063e6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80063ea:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 80063ee:	460b      	mov	r3, r1
 80063f0:	4313      	orrs	r3, r2
 80063f2:	d03a      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80063f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80063f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063fa:	2b30      	cmp	r3, #48	; 0x30
 80063fc:	d01f      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80063fe:	2b30      	cmp	r3, #48	; 0x30
 8006400:	d819      	bhi.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006402:	2b20      	cmp	r3, #32
 8006404:	d00c      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006406:	2b20      	cmp	r3, #32
 8006408:	d815      	bhi.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800640a:	2b00      	cmp	r3, #0
 800640c:	d019      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800640e:	2b10      	cmp	r3, #16
 8006410:	d111      	bne.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006412:	4b77      	ldr	r3, [pc, #476]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006416:	4a76      	ldr	r2, [pc, #472]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006418:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800641c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800641e:	e011      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006420:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006424:	3308      	adds	r3, #8
 8006426:	2102      	movs	r1, #2
 8006428:	4618      	mov	r0, r3
 800642a:	f002 f9d7 	bl	80087dc <RCCEx_PLL2_Config>
 800642e:	4603      	mov	r3, r0
 8006430:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006434:	e006      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 800643c:	e002      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800643e:	bf00      	nop
 8006440:	e000      	b.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006442:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006444:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10a      	bne.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800644c:	4b68      	ldr	r3, [pc, #416]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800644e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006450:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8006454:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800645a:	4a65      	ldr	r2, [pc, #404]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800645c:	430b      	orrs	r3, r1
 800645e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006460:	e003      	b.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006462:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006466:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800646a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800646e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006472:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8006476:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800647a:	2300      	movs	r3, #0
 800647c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006480:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8006484:	460b      	mov	r3, r1
 8006486:	4313      	orrs	r3, r2
 8006488:	d051      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800648a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800648e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006490:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006494:	d035      	beq.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006496:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800649a:	d82e      	bhi.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800649c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80064a0:	d031      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80064a2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80064a6:	d828      	bhi.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80064a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064ac:	d01a      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80064ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064b2:	d822      	bhi.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d003      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80064b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064bc:	d007      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80064be:	e01c      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064c0:	4b4b      	ldr	r3, [pc, #300]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c4:	4a4a      	ldr	r2, [pc, #296]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064cc:	e01c      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80064d2:	3308      	adds	r3, #8
 80064d4:	2100      	movs	r1, #0
 80064d6:	4618      	mov	r0, r3
 80064d8:	f002 f980 	bl	80087dc <RCCEx_PLL2_Config>
 80064dc:	4603      	mov	r3, r0
 80064de:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064e2:	e011      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80064e8:	3328      	adds	r3, #40	; 0x28
 80064ea:	2100      	movs	r1, #0
 80064ec:	4618      	mov	r0, r3
 80064ee:	f002 fa27 	bl	8008940 <RCCEx_PLL3_Config>
 80064f2:	4603      	mov	r3, r0
 80064f4:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064f8:	e006      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006500:	e002      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006502:	bf00      	nop
 8006504:	e000      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006508:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800650c:	2b00      	cmp	r3, #0
 800650e:	d10a      	bne.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006510:	4b37      	ldr	r3, [pc, #220]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006514:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8006518:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800651c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800651e:	4a34      	ldr	r2, [pc, #208]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006520:	430b      	orrs	r3, r1
 8006522:	6513      	str	r3, [r2, #80]	; 0x50
 8006524:	e003      	b.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006526:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800652a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800652e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006536:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800653a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800653e:	2300      	movs	r3, #0
 8006540:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006544:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8006548:	460b      	mov	r3, r1
 800654a:	4313      	orrs	r3, r2
 800654c:	d056      	beq.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800654e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006552:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006558:	d033      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800655a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800655e:	d82c      	bhi.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006560:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006564:	d02f      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006566:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800656a:	d826      	bhi.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 800656c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006570:	d02b      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006572:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006576:	d820      	bhi.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006578:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800657c:	d012      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800657e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006582:	d81a      	bhi.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006584:	2b00      	cmp	r3, #0
 8006586:	d022      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800658c:	d115      	bne.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800658e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006592:	3308      	adds	r3, #8
 8006594:	2101      	movs	r1, #1
 8006596:	4618      	mov	r0, r3
 8006598:	f002 f920 	bl	80087dc <RCCEx_PLL2_Config>
 800659c:	4603      	mov	r3, r0
 800659e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80065a2:	e015      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80065a8:	3328      	adds	r3, #40	; 0x28
 80065aa:	2101      	movs	r1, #1
 80065ac:	4618      	mov	r0, r3
 80065ae:	f002 f9c7 	bl	8008940 <RCCEx_PLL3_Config>
 80065b2:	4603      	mov	r3, r0
 80065b4:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80065b8:	e00a      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 80065c0:	e006      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065c2:	bf00      	nop
 80065c4:	e004      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065c6:	bf00      	nop
 80065c8:	e002      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065ca:	bf00      	nop
 80065cc:	e000      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065d0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10d      	bne.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80065d8:	4b05      	ldr	r3, [pc, #20]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80065da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065dc:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80065e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80065e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065e6:	4a02      	ldr	r2, [pc, #8]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80065e8:	430b      	orrs	r3, r1
 80065ea:	6513      	str	r3, [r2, #80]	; 0x50
 80065ec:	e006      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80065ee:	bf00      	nop
 80065f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065f4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80065f8:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80065fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006604:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8006608:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800660c:	2300      	movs	r3, #0
 800660e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006612:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8006616:	460b      	mov	r3, r1
 8006618:	4313      	orrs	r3, r2
 800661a:	d055      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800661c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006620:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006624:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006628:	d033      	beq.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800662a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800662e:	d82c      	bhi.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006630:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006634:	d02f      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006636:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800663a:	d826      	bhi.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800663c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006640:	d02b      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006642:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006646:	d820      	bhi.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006648:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800664c:	d012      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800664e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006652:	d81a      	bhi.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006654:	2b00      	cmp	r3, #0
 8006656:	d022      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006658:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800665c:	d115      	bne.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800665e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006662:	3308      	adds	r3, #8
 8006664:	2101      	movs	r1, #1
 8006666:	4618      	mov	r0, r3
 8006668:	f002 f8b8 	bl	80087dc <RCCEx_PLL2_Config>
 800666c:	4603      	mov	r3, r0
 800666e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006672:	e015      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006674:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006678:	3328      	adds	r3, #40	; 0x28
 800667a:	2101      	movs	r1, #1
 800667c:	4618      	mov	r0, r3
 800667e:	f002 f95f 	bl	8008940 <RCCEx_PLL3_Config>
 8006682:	4603      	mov	r3, r0
 8006684:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006688:	e00a      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006690:	e006      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006692:	bf00      	nop
 8006694:	e004      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006696:	bf00      	nop
 8006698:	e002      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800669a:	bf00      	nop
 800669c:	e000      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800669e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066a0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d10b      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80066a8:	4bb6      	ldr	r3, [pc, #728]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80066aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066ac:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80066b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80066b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80066b8:	4ab2      	ldr	r2, [pc, #712]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80066ba:	430b      	orrs	r3, r1
 80066bc:	6593      	str	r3, [r2, #88]	; 0x58
 80066be:	e003      	b.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066c0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80066c4:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80066c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80066cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d0:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 80066d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80066d8:	2300      	movs	r3, #0
 80066da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80066de:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80066e2:	460b      	mov	r3, r1
 80066e4:	4313      	orrs	r3, r2
 80066e6:	d02a      	beq.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 80066e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80066ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d011      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80066f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066f6:	d10a      	bne.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80066f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80066fc:	3308      	adds	r3, #8
 80066fe:	2101      	movs	r1, #1
 8006700:	4618      	mov	r0, r3
 8006702:	f002 f86b 	bl	80087dc <RCCEx_PLL2_Config>
 8006706:	4603      	mov	r3, r0
 8006708:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 800670c:	e004      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006714:	e000      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 8006716:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006718:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10a      	bne.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8006720:	4b98      	ldr	r3, [pc, #608]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006722:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006724:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8006728:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800672c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800672e:	4a95      	ldr	r2, [pc, #596]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006730:	430b      	orrs	r3, r1
 8006732:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006734:	e003      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006736:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800673a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800673e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006746:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800674a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800674e:	2300      	movs	r3, #0
 8006750:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006754:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006758:	460b      	mov	r3, r1
 800675a:	4313      	orrs	r3, r2
 800675c:	d037      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800675e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006762:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006768:	d00e      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x760>
 800676a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800676e:	d816      	bhi.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x776>
 8006770:	2b00      	cmp	r3, #0
 8006772:	d018      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8006774:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006778:	d111      	bne.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800677a:	4b82      	ldr	r3, [pc, #520]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800677c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677e:	4a81      	ldr	r2, [pc, #516]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006784:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006786:	e00f      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006788:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800678c:	3308      	adds	r3, #8
 800678e:	2101      	movs	r1, #1
 8006790:	4618      	mov	r0, r3
 8006792:	f002 f823 	bl	80087dc <RCCEx_PLL2_Config>
 8006796:	4603      	mov	r3, r0
 8006798:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800679c:	e004      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 80067a4:	e000      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 80067a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067a8:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10a      	bne.n	80067c6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80067b0:	4b74      	ldr	r3, [pc, #464]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80067b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067b4:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80067b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80067bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067be:	4a71      	ldr	r2, [pc, #452]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80067c0:	430b      	orrs	r3, r1
 80067c2:	6513      	str	r3, [r2, #80]	; 0x50
 80067c4:	e003      	b.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80067ca:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80067ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80067d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d6:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 80067da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067de:	2300      	movs	r3, #0
 80067e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80067e4:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80067e8:	460b      	mov	r3, r1
 80067ea:	4313      	orrs	r3, r2
 80067ec:	d03a      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80067ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80067f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067f4:	2b03      	cmp	r3, #3
 80067f6:	d81d      	bhi.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 80067f8:	a201      	add	r2, pc, #4	; (adr r2, 8006800 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80067fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067fe:	bf00      	nop
 8006800:	0800683d 	.word	0x0800683d
 8006804:	08006811 	.word	0x08006811
 8006808:	0800681f 	.word	0x0800681f
 800680c:	0800683d 	.word	0x0800683d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006810:	4b5c      	ldr	r3, [pc, #368]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006814:	4a5b      	ldr	r2, [pc, #364]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006816:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800681a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800681c:	e00f      	b.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800681e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006822:	3308      	adds	r3, #8
 8006824:	2102      	movs	r1, #2
 8006826:	4618      	mov	r0, r3
 8006828:	f001 ffd8 	bl	80087dc <RCCEx_PLL2_Config>
 800682c:	4603      	mov	r3, r0
 800682e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006832:	e004      	b.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 800683a:	e000      	b.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 800683c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800683e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10a      	bne.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006846:	4b4f      	ldr	r3, [pc, #316]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800684a:	f023 0103 	bic.w	r1, r3, #3
 800684e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006852:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006854:	4a4b      	ldr	r2, [pc, #300]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006856:	430b      	orrs	r3, r1
 8006858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800685a:	e003      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800685c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006860:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006864:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8006870:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006874:	2300      	movs	r3, #0
 8006876:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800687a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800687e:	460b      	mov	r3, r1
 8006880:	4313      	orrs	r3, r2
 8006882:	f000 80a0 	beq.w	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006886:	4b40      	ldr	r3, [pc, #256]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a3f      	ldr	r2, [pc, #252]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800688c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006890:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006892:	f7fb f887 	bl	80019a4 <HAL_GetTick>
 8006896:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800689a:	e00b      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800689c:	f7fb f882 	bl	80019a4 <HAL_GetTick>
 80068a0:	4602      	mov	r2, r0
 80068a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	2b64      	cmp	r3, #100	; 0x64
 80068aa:	d903      	bls.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 80068b2:	e005      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80068b4:	4b34      	ldr	r3, [pc, #208]	; (8006988 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d0ed      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 80068c0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d17a      	bne.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80068c8:	4b2e      	ldr	r3, [pc, #184]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80068ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80068cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80068d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80068d4:	4053      	eors	r3, r2
 80068d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d015      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80068de:	4b29      	ldr	r3, [pc, #164]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80068e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80068ea:	4b26      	ldr	r3, [pc, #152]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80068ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ee:	4a25      	ldr	r2, [pc, #148]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80068f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068f4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068f6:	4b23      	ldr	r3, [pc, #140]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80068f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068fa:	4a22      	ldr	r2, [pc, #136]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80068fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006900:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006902:	4a20      	ldr	r2, [pc, #128]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006904:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006908:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800690a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800690e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006916:	d118      	bne.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006918:	f7fb f844 	bl	80019a4 <HAL_GetTick>
 800691c:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006920:	e00d      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006922:	f7fb f83f 	bl	80019a4 <HAL_GetTick>
 8006926:	4602      	mov	r2, r0
 8006928:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800692c:	1ad2      	subs	r2, r2, r3
 800692e:	f241 3388 	movw	r3, #5000	; 0x1388
 8006932:	429a      	cmp	r2, r3
 8006934:	d903      	bls.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
            break;
 800693c:	e005      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800693e:	4b11      	ldr	r3, [pc, #68]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0eb      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 800694a:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800694e:	2b00      	cmp	r3, #0
 8006950:	d130      	bne.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006952:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006956:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800695a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800695e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006962:	d115      	bne.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8006964:	4b07      	ldr	r3, [pc, #28]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800696c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006970:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006974:	091a      	lsrs	r2, r3, #4
 8006976:	4b05      	ldr	r3, [pc, #20]	; (800698c <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8006978:	4013      	ands	r3, r2
 800697a:	4a02      	ldr	r2, [pc, #8]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800697c:	430b      	orrs	r3, r1
 800697e:	6113      	str	r3, [r2, #16]
 8006980:	e00c      	b.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x974>
 8006982:	bf00      	nop
 8006984:	58024400 	.word	0x58024400
 8006988:	58024800 	.word	0x58024800
 800698c:	00ffffcf 	.word	0x00ffffcf
 8006990:	4bd4      	ldr	r3, [pc, #848]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	4ad3      	ldr	r2, [pc, #844]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006996:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800699a:	6113      	str	r3, [r2, #16]
 800699c:	4bd1      	ldr	r3, [pc, #836]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800699e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80069a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80069a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80069a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069ac:	4acd      	ldr	r2, [pc, #820]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80069ae:	430b      	orrs	r3, r1
 80069b0:	6713      	str	r3, [r2, #112]	; 0x70
 80069b2:	e008      	b.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80069b4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80069b8:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
 80069bc:	e003      	b.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069be:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80069c2:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80069c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80069ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ce:	f002 0301 	and.w	r3, r2, #1
 80069d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80069d6:	2300      	movs	r3, #0
 80069d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80069dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80069e0:	460b      	mov	r3, r1
 80069e2:	4313      	orrs	r3, r2
 80069e4:	f000 808b 	beq.w	8006afe <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80069e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80069ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069f0:	2b28      	cmp	r3, #40	; 0x28
 80069f2:	d86b      	bhi.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80069f4:	a201      	add	r2, pc, #4	; (adr r2, 80069fc <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 80069f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069fa:	bf00      	nop
 80069fc:	08006ad5 	.word	0x08006ad5
 8006a00:	08006acd 	.word	0x08006acd
 8006a04:	08006acd 	.word	0x08006acd
 8006a08:	08006acd 	.word	0x08006acd
 8006a0c:	08006acd 	.word	0x08006acd
 8006a10:	08006acd 	.word	0x08006acd
 8006a14:	08006acd 	.word	0x08006acd
 8006a18:	08006acd 	.word	0x08006acd
 8006a1c:	08006aa1 	.word	0x08006aa1
 8006a20:	08006acd 	.word	0x08006acd
 8006a24:	08006acd 	.word	0x08006acd
 8006a28:	08006acd 	.word	0x08006acd
 8006a2c:	08006acd 	.word	0x08006acd
 8006a30:	08006acd 	.word	0x08006acd
 8006a34:	08006acd 	.word	0x08006acd
 8006a38:	08006acd 	.word	0x08006acd
 8006a3c:	08006ab7 	.word	0x08006ab7
 8006a40:	08006acd 	.word	0x08006acd
 8006a44:	08006acd 	.word	0x08006acd
 8006a48:	08006acd 	.word	0x08006acd
 8006a4c:	08006acd 	.word	0x08006acd
 8006a50:	08006acd 	.word	0x08006acd
 8006a54:	08006acd 	.word	0x08006acd
 8006a58:	08006acd 	.word	0x08006acd
 8006a5c:	08006ad5 	.word	0x08006ad5
 8006a60:	08006acd 	.word	0x08006acd
 8006a64:	08006acd 	.word	0x08006acd
 8006a68:	08006acd 	.word	0x08006acd
 8006a6c:	08006acd 	.word	0x08006acd
 8006a70:	08006acd 	.word	0x08006acd
 8006a74:	08006acd 	.word	0x08006acd
 8006a78:	08006acd 	.word	0x08006acd
 8006a7c:	08006ad5 	.word	0x08006ad5
 8006a80:	08006acd 	.word	0x08006acd
 8006a84:	08006acd 	.word	0x08006acd
 8006a88:	08006acd 	.word	0x08006acd
 8006a8c:	08006acd 	.word	0x08006acd
 8006a90:	08006acd 	.word	0x08006acd
 8006a94:	08006acd 	.word	0x08006acd
 8006a98:	08006acd 	.word	0x08006acd
 8006a9c:	08006ad5 	.word	0x08006ad5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006aa0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006aa4:	3308      	adds	r3, #8
 8006aa6:	2101      	movs	r1, #1
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f001 fe97 	bl	80087dc <RCCEx_PLL2_Config>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006ab4:	e00f      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ab6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006aba:	3328      	adds	r3, #40	; 0x28
 8006abc:	2101      	movs	r1, #1
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f001 ff3e 	bl	8008940 <RCCEx_PLL3_Config>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006aca:	e004      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006ad2:	e000      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8006ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ad6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10b      	bne.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006ade:	4b81      	ldr	r3, [pc, #516]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ae2:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8006ae6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006aea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006aee:	4a7d      	ldr	r2, [pc, #500]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006af0:	430b      	orrs	r3, r1
 8006af2:	6553      	str	r3, [r2, #84]	; 0x54
 8006af4:	e003      	b.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006afa:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006afe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b06:	f002 0302 	and.w	r3, r2, #2
 8006b0a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b0e:	2300      	movs	r3, #0
 8006b10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006b14:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	d042      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006b1e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006b22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b24:	2b05      	cmp	r3, #5
 8006b26:	d825      	bhi.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 8006b28:	a201      	add	r2, pc, #4	; (adr r2, 8006b30 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 8006b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2e:	bf00      	nop
 8006b30:	08006b7d 	.word	0x08006b7d
 8006b34:	08006b49 	.word	0x08006b49
 8006b38:	08006b5f 	.word	0x08006b5f
 8006b3c:	08006b7d 	.word	0x08006b7d
 8006b40:	08006b7d 	.word	0x08006b7d
 8006b44:	08006b7d 	.word	0x08006b7d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b48:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006b4c:	3308      	adds	r3, #8
 8006b4e:	2101      	movs	r1, #1
 8006b50:	4618      	mov	r0, r3
 8006b52:	f001 fe43 	bl	80087dc <RCCEx_PLL2_Config>
 8006b56:	4603      	mov	r3, r0
 8006b58:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006b5c:	e00f      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b5e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006b62:	3328      	adds	r3, #40	; 0x28
 8006b64:	2101      	movs	r1, #1
 8006b66:	4618      	mov	r0, r3
 8006b68:	f001 feea 	bl	8008940 <RCCEx_PLL3_Config>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006b72:	e004      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006b7a:	e000      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8006b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b7e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10a      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006b86:	4b57      	ldr	r3, [pc, #348]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b8a:	f023 0107 	bic.w	r1, r3, #7
 8006b8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006b92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b94:	4a53      	ldr	r2, [pc, #332]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006b96:	430b      	orrs	r3, r1
 8006b98:	6553      	str	r3, [r2, #84]	; 0x54
 8006b9a:	e003      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b9c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006ba0:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ba4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bac:	f002 0304 	and.w	r3, r2, #4
 8006bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006bba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	d044      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006bc4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006bc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006bcc:	2b05      	cmp	r3, #5
 8006bce:	d825      	bhi.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 8006bd0:	a201      	add	r2, pc, #4	; (adr r2, 8006bd8 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 8006bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd6:	bf00      	nop
 8006bd8:	08006c25 	.word	0x08006c25
 8006bdc:	08006bf1 	.word	0x08006bf1
 8006be0:	08006c07 	.word	0x08006c07
 8006be4:	08006c25 	.word	0x08006c25
 8006be8:	08006c25 	.word	0x08006c25
 8006bec:	08006c25 	.word	0x08006c25
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006bf0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006bf4:	3308      	adds	r3, #8
 8006bf6:	2101      	movs	r1, #1
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f001 fdef 	bl	80087dc <RCCEx_PLL2_Config>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006c04:	e00f      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c06:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006c0a:	3328      	adds	r3, #40	; 0x28
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 fe96 	bl	8008940 <RCCEx_PLL3_Config>
 8006c14:	4603      	mov	r3, r0
 8006c16:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006c1a:	e004      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006c22:	e000      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 8006c24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c26:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10b      	bne.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006c2e:	4b2d      	ldr	r3, [pc, #180]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c32:	f023 0107 	bic.w	r1, r3, #7
 8006c36:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006c3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c3e:	4a29      	ldr	r2, [pc, #164]	; (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8006c40:	430b      	orrs	r3, r1
 8006c42:	6593      	str	r3, [r2, #88]	; 0x58
 8006c44:	e003      	b.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c46:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006c4a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006c4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c56:	f002 0320 	and.w	r3, r2, #32
 8006c5a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006c5e:	2300      	movs	r3, #0
 8006c60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006c68:	460b      	mov	r3, r1
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	d057      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006c6e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006c72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006c7a:	d035      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8006c7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006c80:	d82c      	bhi.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8006c82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c86:	d031      	beq.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8006c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c8c:	d826      	bhi.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8006c8e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006c92:	d02d      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8006c94:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006c98:	d820      	bhi.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8006c9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c9e:	d012      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8006ca0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ca4:	d81a      	bhi.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d024      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8006caa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006cae:	d115      	bne.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cb0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006cb4:	3308      	adds	r3, #8
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f001 fd8f 	bl	80087dc <RCCEx_PLL2_Config>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006cc4:	e017      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006cc6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006cca:	3328      	adds	r3, #40	; 0x28
 8006ccc:	2102      	movs	r1, #2
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f001 fe36 	bl	8008940 <RCCEx_PLL3_Config>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006cda:	e00c      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006ce2:	e008      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
 8006ce4:	58024400 	.word	0x58024400
        break;
 8006ce8:	bf00      	nop
 8006cea:	e004      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8006cec:	bf00      	nop
 8006cee:	e002      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8006cf0:	bf00      	nop
 8006cf2:	e000      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8006cf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cf6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d10b      	bne.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006cfe:	4bc2      	ldr	r3, [pc, #776]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d02:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8006d06:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d0e:	4abe      	ldr	r2, [pc, #760]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d10:	430b      	orrs	r3, r1
 8006d12:	6553      	str	r3, [r2, #84]	; 0x54
 8006d14:	e003      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d16:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006d1a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006d1e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d26:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8006d2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006d34:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8006d38:	460b      	mov	r3, r1
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	d055      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006d3e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006d42:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006d46:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006d4a:	d033      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8006d4c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006d50:	d82c      	bhi.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d56:	d02f      	beq.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8006d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d5c:	d826      	bhi.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006d5e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d62:	d02b      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8006d64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d68:	d820      	bhi.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d6e:	d012      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8006d70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d74:	d81a      	bhi.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d022      	beq.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8006d7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d7e:	d115      	bne.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d80:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006d84:	3308      	adds	r3, #8
 8006d86:	2100      	movs	r1, #0
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 fd27 	bl	80087dc <RCCEx_PLL2_Config>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006d94:	e015      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d96:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006d9a:	3328      	adds	r3, #40	; 0x28
 8006d9c:	2102      	movs	r1, #2
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f001 fdce 	bl	8008940 <RCCEx_PLL3_Config>
 8006da4:	4603      	mov	r3, r0
 8006da6:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006daa:	e00a      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006db2:	e006      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006db4:	bf00      	nop
 8006db6:	e004      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006db8:	bf00      	nop
 8006dba:	e002      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006dbc:	bf00      	nop
 8006dbe:	e000      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8006dc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dc2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10b      	bne.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006dca:	4b8f      	ldr	r3, [pc, #572]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dce:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8006dd2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006dd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006dda:	4a8b      	ldr	r2, [pc, #556]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ddc:	430b      	orrs	r3, r1
 8006dde:	6593      	str	r3, [r2, #88]	; 0x58
 8006de0:	e003      	b.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006de2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006de6:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006dea:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df2:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8006df6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e00:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8006e04:	460b      	mov	r3, r1
 8006e06:	4313      	orrs	r3, r2
 8006e08:	d055      	beq.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006e0a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006e0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006e12:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006e16:	d033      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8006e18:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006e1c:	d82c      	bhi.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006e1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e22:	d02f      	beq.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8006e24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e28:	d826      	bhi.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006e2a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006e2e:	d02b      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8006e30:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006e34:	d820      	bhi.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006e36:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e3a:	d012      	beq.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8006e3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e40:	d81a      	bhi.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d022      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8006e46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e4a:	d115      	bne.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006e50:	3308      	adds	r3, #8
 8006e52:	2100      	movs	r1, #0
 8006e54:	4618      	mov	r0, r3
 8006e56:	f001 fcc1 	bl	80087dc <RCCEx_PLL2_Config>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006e60:	e015      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e62:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006e66:	3328      	adds	r3, #40	; 0x28
 8006e68:	2102      	movs	r1, #2
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f001 fd68 	bl	8008940 <RCCEx_PLL3_Config>
 8006e70:	4603      	mov	r3, r0
 8006e72:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006e76:	e00a      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006e7e:	e006      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006e80:	bf00      	nop
 8006e82:	e004      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006e84:	bf00      	nop
 8006e86:	e002      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006e88:	bf00      	nop
 8006e8a:	e000      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8006e8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e8e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d10b      	bne.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006e96:	4b5c      	ldr	r3, [pc, #368]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e9a:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8006e9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006ea2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006ea6:	4a58      	ldr	r2, [pc, #352]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ea8:	430b      	orrs	r3, r1
 8006eaa:	6593      	str	r3, [r2, #88]	; 0x58
 8006eac:	e003      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eae:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006eb2:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006eb6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebe:	f002 0308 	and.w	r3, r2, #8
 8006ec2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ecc:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	d01e      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006ed6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ee2:	d10c      	bne.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006ee4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006ee8:	3328      	adds	r3, #40	; 0x28
 8006eea:	2102      	movs	r1, #2
 8006eec:	4618      	mov	r0, r3
 8006eee:	f001 fd27 	bl	8008940 <RCCEx_PLL3_Config>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d002      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006efe:	4b42      	ldr	r3, [pc, #264]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f06:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f0e:	4a3e      	ldr	r2, [pc, #248]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f10:	430b      	orrs	r3, r1
 8006f12:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006f14:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1c:	f002 0310 	and.w	r3, r2, #16
 8006f20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006f24:	2300      	movs	r3, #0
 8006f26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006f2a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4313      	orrs	r3, r2
 8006f32:	d01e      	beq.n	8006f72 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006f34:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f40:	d10c      	bne.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006f42:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f46:	3328      	adds	r3, #40	; 0x28
 8006f48:	2102      	movs	r1, #2
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f001 fcf8 	bl	8008940 <RCCEx_PLL3_Config>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d002      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006f5c:	4b2a      	ldr	r3, [pc, #168]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f60:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006f64:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f6c:	4a26      	ldr	r2, [pc, #152]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f6e:	430b      	orrs	r3, r1
 8006f70:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006f72:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7a:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8006f7e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f82:	2300      	movs	r3, #0
 8006f84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f88:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	d040      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006f92:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006f9a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f9e:	d022      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8006fa0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006fa4:	d81b      	bhi.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d003      	beq.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8006faa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fae:	d00b      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8006fb0:	e015      	b.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fb2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	2100      	movs	r1, #0
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f001 fc0e 	bl	80087dc <RCCEx_PLL2_Config>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006fc6:	e00f      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006fc8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006fcc:	3328      	adds	r3, #40	; 0x28
 8006fce:	2102      	movs	r1, #2
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f001 fcb5 	bl	8008940 <RCCEx_PLL3_Config>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006fdc:	e004      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8006fe4:	e000      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 8006fe6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fe8:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d10d      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ff0:	4b05      	ldr	r3, [pc, #20]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ff4:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8006ff8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006ffc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007000:	4a01      	ldr	r2, [pc, #4]	; (8007008 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007002:	430b      	orrs	r3, r1
 8007004:	6593      	str	r3, [r2, #88]	; 0x58
 8007006:	e005      	b.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8007008:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800700c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007010:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007014:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701c:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8007020:	67bb      	str	r3, [r7, #120]	; 0x78
 8007022:	2300      	movs	r3, #0
 8007024:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007026:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800702a:	460b      	mov	r3, r1
 800702c:	4313      	orrs	r3, r2
 800702e:	d03b      	beq.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007030:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007034:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007038:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800703c:	d01f      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x1056>
 800703e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007042:	d818      	bhi.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 8007044:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007048:	d003      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 800704a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800704e:	d007      	beq.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8007050:	e011      	b.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007052:	4b64      	ldr	r3, [pc, #400]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8007054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007056:	4a63      	ldr	r2, [pc, #396]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8007058:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800705c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800705e:	e00f      	b.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007060:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007064:	3328      	adds	r3, #40	; 0x28
 8007066:	2101      	movs	r1, #1
 8007068:	4618      	mov	r0, r3
 800706a:	f001 fc69 	bl	8008940 <RCCEx_PLL3_Config>
 800706e:	4603      	mov	r3, r0
 8007070:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8007074:	e004      	b.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 800707c:	e000      	b.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 800707e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007080:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10b      	bne.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007088:	4b56      	ldr	r3, [pc, #344]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800708a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800708c:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8007090:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007094:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007098:	4a52      	ldr	r2, [pc, #328]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800709a:	430b      	orrs	r3, r1
 800709c:	6553      	str	r3, [r2, #84]	; 0x54
 800709e:	e003      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070a0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80070a4:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80070a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80070ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b0:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 80070b4:	673b      	str	r3, [r7, #112]	; 0x70
 80070b6:	2300      	movs	r3, #0
 80070b8:	677b      	str	r3, [r7, #116]	; 0x74
 80070ba:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80070be:	460b      	mov	r3, r1
 80070c0:	4313      	orrs	r3, r2
 80070c2:	d031      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80070c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80070c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d003      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 80070ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070d2:	d007      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80070d4:	e011      	b.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070d6:	4b43      	ldr	r3, [pc, #268]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80070d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070da:	4a42      	ldr	r2, [pc, #264]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80070dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070e0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80070e2:	e00e      	b.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80070e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80070e8:	3308      	adds	r3, #8
 80070ea:	2102      	movs	r1, #2
 80070ec:	4618      	mov	r0, r3
 80070ee:	f001 fb75 	bl	80087dc <RCCEx_PLL2_Config>
 80070f2:	4603      	mov	r3, r0
 80070f4:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80070f8:	e003      	b.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 8007100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007102:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10a      	bne.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800710a:	4b36      	ldr	r3, [pc, #216]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800710c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800710e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007112:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007118:	4a32      	ldr	r2, [pc, #200]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800711a:	430b      	orrs	r3, r1
 800711c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800711e:	e003      	b.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007120:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007124:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007128:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800712c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007130:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8007134:	66bb      	str	r3, [r7, #104]	; 0x68
 8007136:	2300      	movs	r3, #0
 8007138:	66fb      	str	r3, [r7, #108]	; 0x6c
 800713a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800713e:	460b      	mov	r3, r1
 8007140:	4313      	orrs	r3, r2
 8007142:	d00c      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007144:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007148:	3328      	adds	r3, #40	; 0x28
 800714a:	2102      	movs	r1, #2
 800714c:	4618      	mov	r0, r3
 800714e:	f001 fbf7 	bl	8008940 <RCCEx_PLL3_Config>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d002      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800715e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007166:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800716a:	663b      	str	r3, [r7, #96]	; 0x60
 800716c:	2300      	movs	r3, #0
 800716e:	667b      	str	r3, [r7, #100]	; 0x64
 8007170:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8007174:	460b      	mov	r3, r1
 8007176:	4313      	orrs	r3, r2
 8007178:	d03a      	beq.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 800717a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800717e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007182:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007186:	d018      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8007188:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800718c:	d811      	bhi.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 800718e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007192:	d014      	beq.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8007194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007198:	d80b      	bhi.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 800719a:	2b00      	cmp	r3, #0
 800719c:	d011      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x119a>
 800719e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071a2:	d106      	bne.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071a4:	4b0f      	ldr	r3, [pc, #60]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80071a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a8:	4a0e      	ldr	r2, [pc, #56]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80071aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071ae:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80071b0:	e008      	b.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
        break;
 80071b8:	e004      	b.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80071ba:	bf00      	nop
 80071bc:	e002      	b.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80071be:	bf00      	nop
 80071c0:	e000      	b.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80071c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10d      	bne.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80071cc:	4b05      	ldr	r3, [pc, #20]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80071ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071d0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80071d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80071d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071dc:	4a01      	ldr	r2, [pc, #4]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80071de:	430b      	orrs	r3, r1
 80071e0:	6553      	str	r3, [r2, #84]	; 0x54
 80071e2:	e005      	b.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 80071e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071e8:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80071ec:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80071f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80071f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80071fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80071fe:	2300      	movs	r3, #0
 8007200:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007202:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8007206:	460b      	mov	r3, r1
 8007208:	4313      	orrs	r3, r2
 800720a:	d009      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800720c:	4baa      	ldr	r3, [pc, #680]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800720e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007210:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007214:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800721a:	4aa7      	ldr	r2, [pc, #668]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800721c:	430b      	orrs	r3, r1
 800721e:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007220:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007228:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800722c:	653b      	str	r3, [r7, #80]	; 0x50
 800722e:	2300      	movs	r3, #0
 8007230:	657b      	str	r3, [r7, #84]	; 0x54
 8007232:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8007236:	460b      	mov	r3, r1
 8007238:	4313      	orrs	r3, r2
 800723a:	d00a      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800723c:	4b9e      	ldr	r3, [pc, #632]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800723e:	691b      	ldr	r3, [r3, #16]
 8007240:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8007244:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007248:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800724c:	4a9a      	ldr	r2, [pc, #616]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800724e:	430b      	orrs	r3, r1
 8007250:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007252:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800725e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007260:	2300      	movs	r3, #0
 8007262:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007264:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8007268:	460b      	mov	r3, r1
 800726a:	4313      	orrs	r3, r2
 800726c:	d009      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800726e:	4b92      	ldr	r3, [pc, #584]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8007270:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007272:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8007276:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800727a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800727c:	4a8e      	ldr	r2, [pc, #568]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800727e:	430b      	orrs	r3, r1
 8007280:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007282:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728a:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800728e:	643b      	str	r3, [r7, #64]	; 0x40
 8007290:	2300      	movs	r3, #0
 8007292:	647b      	str	r3, [r7, #68]	; 0x44
 8007294:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8007298:	460b      	mov	r3, r1
 800729a:	4313      	orrs	r3, r2
 800729c:	d00e      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800729e:	4b86      	ldr	r3, [pc, #536]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	4a85      	ldr	r2, [pc, #532]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80072a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80072a8:	6113      	str	r3, [r2, #16]
 80072aa:	4b83      	ldr	r3, [pc, #524]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80072ac:	6919      	ldr	r1, [r3, #16]
 80072ae:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80072b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80072b6:	4a80      	ldr	r2, [pc, #512]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80072b8:	430b      	orrs	r3, r1
 80072ba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80072bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80072c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c4:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 80072c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80072ca:	2300      	movs	r3, #0
 80072cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072ce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80072d2:	460b      	mov	r3, r1
 80072d4:	4313      	orrs	r3, r2
 80072d6:	d009      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80072d8:	4b77      	ldr	r3, [pc, #476]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80072da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072dc:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80072e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80072e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072e6:	4a74      	ldr	r2, [pc, #464]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80072e8:	430b      	orrs	r3, r1
 80072ea:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80072ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80072f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f4:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80072f8:	633b      	str	r3, [r7, #48]	; 0x30
 80072fa:	2300      	movs	r3, #0
 80072fc:	637b      	str	r3, [r7, #52]	; 0x34
 80072fe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8007302:	460b      	mov	r3, r1
 8007304:	4313      	orrs	r3, r2
 8007306:	d00a      	beq.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007308:	4b6b      	ldr	r3, [pc, #428]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800730a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800730c:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8007310:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007314:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007318:	4a67      	ldr	r2, [pc, #412]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800731a:	430b      	orrs	r3, r1
 800731c:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800731e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007326:	2100      	movs	r1, #0
 8007328:	62b9      	str	r1, [r7, #40]	; 0x28
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007330:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8007334:	460b      	mov	r3, r1
 8007336:	4313      	orrs	r3, r2
 8007338:	d011      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800733a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800733e:	3308      	adds	r3, #8
 8007340:	2100      	movs	r1, #0
 8007342:	4618      	mov	r0, r3
 8007344:	f001 fa4a 	bl	80087dc <RCCEx_PLL2_Config>
 8007348:	4603      	mov	r3, r0
 800734a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
    
    if (ret == HAL_OK)
 800734e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007356:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800735a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800735e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007366:	2100      	movs	r1, #0
 8007368:	6239      	str	r1, [r7, #32]
 800736a:	f003 0302 	and.w	r3, r3, #2
 800736e:	627b      	str	r3, [r7, #36]	; 0x24
 8007370:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007374:	460b      	mov	r3, r1
 8007376:	4313      	orrs	r3, r2
 8007378:	d011      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800737a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800737e:	3308      	adds	r3, #8
 8007380:	2101      	movs	r1, #1
 8007382:	4618      	mov	r0, r3
 8007384:	f001 fa2a 	bl	80087dc <RCCEx_PLL2_Config>
 8007388:	4603      	mov	r3, r0
 800738a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
    
    if (ret == HAL_OK)
 800738e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007392:	2b00      	cmp	r3, #0
 8007394:	d003      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007396:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800739a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800739e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80073a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a6:	2100      	movs	r1, #0
 80073a8:	61b9      	str	r1, [r7, #24]
 80073aa:	f003 0304 	and.w	r3, r3, #4
 80073ae:	61fb      	str	r3, [r7, #28]
 80073b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80073b4:	460b      	mov	r3, r1
 80073b6:	4313      	orrs	r3, r2
 80073b8:	d011      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80073be:	3308      	adds	r3, #8
 80073c0:	2102      	movs	r1, #2
 80073c2:	4618      	mov	r0, r3
 80073c4:	f001 fa0a 	bl	80087dc <RCCEx_PLL2_Config>
 80073c8:	4603      	mov	r3, r0
 80073ca:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
    
    if (ret == HAL_OK)
 80073ce:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d003      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073d6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80073da:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80073de:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80073e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e6:	2100      	movs	r1, #0
 80073e8:	6139      	str	r1, [r7, #16]
 80073ea:	f003 0308 	and.w	r3, r3, #8
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80073f4:	460b      	mov	r3, r1
 80073f6:	4313      	orrs	r3, r2
 80073f8:	d011      	beq.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80073fe:	3328      	adds	r3, #40	; 0x28
 8007400:	2100      	movs	r1, #0
 8007402:	4618      	mov	r0, r3
 8007404:	f001 fa9c 	bl	8008940 <RCCEx_PLL3_Config>
 8007408:	4603      	mov	r3, r0
 800740a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  
    if (ret == HAL_OK)
 800740e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007416:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800741a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800741e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007426:	2100      	movs	r1, #0
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	f003 0310 	and.w	r3, r3, #16
 800742e:	60fb      	str	r3, [r7, #12]
 8007430:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007434:	460b      	mov	r3, r1
 8007436:	4313      	orrs	r3, r2
 8007438:	d011      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800743a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800743e:	3328      	adds	r3, #40	; 0x28
 8007440:	2101      	movs	r1, #1
 8007442:	4618      	mov	r0, r3
 8007444:	f001 fa7c 	bl	8008940 <RCCEx_PLL3_Config>
 8007448:	4603      	mov	r3, r0
 800744a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
    
    if (ret == HAL_OK)
 800744e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007456:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800745a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800745e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007466:	2100      	movs	r1, #0
 8007468:	6039      	str	r1, [r7, #0]
 800746a:	f003 0320 	and.w	r3, r3, #32
 800746e:	607b      	str	r3, [r7, #4]
 8007470:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007474:	460b      	mov	r3, r1
 8007476:	4313      	orrs	r3, r2
 8007478:	d011      	beq.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800747a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800747e:	3328      	adds	r3, #40	; 0x28
 8007480:	2102      	movs	r1, #2
 8007482:	4618      	mov	r0, r3
 8007484:	f001 fa5c 	bl	8008940 <RCCEx_PLL3_Config>
 8007488:	4603      	mov	r3, r0
 800748a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
    
    if (ret == HAL_OK)
 800748e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8007492:	2b00      	cmp	r3, #0
 8007494:	d003      	beq.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007496:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800749a:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
    } 
  }

  if (status == HAL_OK)
 800749e:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 80074a6:	2300      	movs	r3, #0
 80074a8:	e000      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80074b2:	46bd      	mov	sp, r7
 80074b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074b8:	58024400 	.word	0x58024400

080074bc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b090      	sub	sp, #64	; 0x40
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80074c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ca:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 80074ce:	430b      	orrs	r3, r1
 80074d0:	f040 8094 	bne.w	80075fc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80074d4:	4b9e      	ldr	r3, [pc, #632]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80074d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074d8:	f003 0307 	and.w	r3, r3, #7
 80074dc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80074de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e0:	2b04      	cmp	r3, #4
 80074e2:	f200 8087 	bhi.w	80075f4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80074e6:	a201      	add	r2, pc, #4	; (adr r2, 80074ec <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80074e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ec:	08007501 	.word	0x08007501
 80074f0:	08007529 	.word	0x08007529
 80074f4:	08007551 	.word	0x08007551
 80074f8:	080075ed 	.word	0x080075ed
 80074fc:	08007579 	.word	0x08007579
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007500:	4b93      	ldr	r3, [pc, #588]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007508:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800750c:	d108      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800750e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007512:	4618      	mov	r0, r3
 8007514:	f001 f810 	bl	8008538 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800751c:	f000 bd45 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007520:	2300      	movs	r3, #0
 8007522:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007524:	f000 bd41 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007528:	4b89      	ldr	r3, [pc, #548]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007530:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007534:	d108      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007536:	f107 0318 	add.w	r3, r7, #24
 800753a:	4618      	mov	r0, r3
 800753c:	f000 fd54 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007544:	f000 bd31 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007548:	2300      	movs	r3, #0
 800754a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800754c:	f000 bd2d 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007550:	4b7f      	ldr	r3, [pc, #508]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007558:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800755c:	d108      	bne.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800755e:	f107 030c 	add.w	r3, r7, #12
 8007562:	4618      	mov	r0, r3
 8007564:	f000 fe94 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800756c:	f000 bd1d 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007570:	2300      	movs	r3, #0
 8007572:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007574:	f000 bd19 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007578:	4b75      	ldr	r3, [pc, #468]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800757a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800757c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007580:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007582:	4b73      	ldr	r3, [pc, #460]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 0304 	and.w	r3, r3, #4
 800758a:	2b04      	cmp	r3, #4
 800758c:	d10c      	bne.n	80075a8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800758e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007590:	2b00      	cmp	r3, #0
 8007592:	d109      	bne.n	80075a8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007594:	4b6e      	ldr	r3, [pc, #440]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	08db      	lsrs	r3, r3, #3
 800759a:	f003 0303 	and.w	r3, r3, #3
 800759e:	4a6d      	ldr	r2, [pc, #436]	; (8007754 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80075a0:	fa22 f303 	lsr.w	r3, r2, r3
 80075a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075a6:	e01f      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80075a8:	4b69      	ldr	r3, [pc, #420]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075b4:	d106      	bne.n	80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80075b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075bc:	d102      	bne.n	80075c4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80075be:	4b66      	ldr	r3, [pc, #408]	; (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80075c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075c2:	e011      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80075c4:	4b62      	ldr	r3, [pc, #392]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80075d0:	d106      	bne.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80075d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075d8:	d102      	bne.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80075da:	4b60      	ldr	r3, [pc, #384]	; (800775c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80075dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075de:	e003      	b.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80075e0:	2300      	movs	r3, #0
 80075e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80075e4:	f000 bce1 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80075e8:	f000 bcdf 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80075ec:	4b5c      	ldr	r3, [pc, #368]	; (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80075ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80075f0:	f000 bcdb 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80075f4:	2300      	movs	r3, #0
 80075f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80075f8:	f000 bcd7 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80075fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007600:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8007604:	430b      	orrs	r3, r1
 8007606:	f040 80ad 	bne.w	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800760a:	4b51      	ldr	r3, [pc, #324]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800760c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800760e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8007612:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8007614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800761a:	d056      	beq.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800761c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800761e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007622:	f200 8090 	bhi.w	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007628:	2bc0      	cmp	r3, #192	; 0xc0
 800762a:	f000 8088 	beq.w	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800762e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007630:	2bc0      	cmp	r3, #192	; 0xc0
 8007632:	f200 8088 	bhi.w	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007638:	2b80      	cmp	r3, #128	; 0x80
 800763a:	d032      	beq.n	80076a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800763c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800763e:	2b80      	cmp	r3, #128	; 0x80
 8007640:	f200 8081 	bhi.w	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007646:	2b00      	cmp	r3, #0
 8007648:	d003      	beq.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800764a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764c:	2b40      	cmp	r3, #64	; 0x40
 800764e:	d014      	beq.n	800767a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007650:	e079      	b.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007652:	4b3f      	ldr	r3, [pc, #252]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800765a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800765e:	d108      	bne.n	8007672 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007664:	4618      	mov	r0, r3
 8007666:	f000 ff67 	bl	8008538 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800766a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800766c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800766e:	f000 bc9c 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007672:	2300      	movs	r3, #0
 8007674:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007676:	f000 bc98 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800767a:	4b35      	ldr	r3, [pc, #212]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007682:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007686:	d108      	bne.n	800769a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007688:	f107 0318 	add.w	r3, r7, #24
 800768c:	4618      	mov	r0, r3
 800768e:	f000 fcab 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007696:	f000 bc88 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800769a:	2300      	movs	r3, #0
 800769c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800769e:	f000 bc84 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80076a2:	4b2b      	ldr	r3, [pc, #172]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80076aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076ae:	d108      	bne.n	80076c2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076b0:	f107 030c 	add.w	r3, r7, #12
 80076b4:	4618      	mov	r0, r3
 80076b6:	f000 fdeb 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076be:	f000 bc74 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80076c6:	f000 bc70 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80076ca:	4b21      	ldr	r3, [pc, #132]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80076cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076ce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80076d2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80076d4:	4b1e      	ldr	r3, [pc, #120]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 0304 	and.w	r3, r3, #4
 80076dc:	2b04      	cmp	r3, #4
 80076de:	d10c      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80076e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d109      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80076e6:	4b1a      	ldr	r3, [pc, #104]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	08db      	lsrs	r3, r3, #3
 80076ec:	f003 0303 	and.w	r3, r3, #3
 80076f0:	4a18      	ldr	r2, [pc, #96]	; (8007754 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80076f2:	fa22 f303 	lsr.w	r3, r2, r3
 80076f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076f8:	e01f      	b.n	800773a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80076fa:	4b15      	ldr	r3, [pc, #84]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007702:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007706:	d106      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800770a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800770e:	d102      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007710:	4b11      	ldr	r3, [pc, #68]	; (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007714:	e011      	b.n	800773a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007716:	4b0e      	ldr	r3, [pc, #56]	; (8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800771e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007722:	d106      	bne.n	8007732 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8007724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007726:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800772a:	d102      	bne.n	8007732 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800772c:	4b0b      	ldr	r3, [pc, #44]	; (800775c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800772e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007730:	e003      	b.n	800773a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007732:	2300      	movs	r3, #0
 8007734:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8007736:	f000 bc38 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800773a:	f000 bc36 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800773e:	4b08      	ldr	r3, [pc, #32]	; (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007740:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007742:	f000 bc32 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007746:	2300      	movs	r3, #0
 8007748:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800774a:	f000 bc2e 	b.w	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800774e:	bf00      	nop
 8007750:	58024400 	.word	0x58024400
 8007754:	03d09000 	.word	0x03d09000
 8007758:	003d0900 	.word	0x003d0900
 800775c:	017d7840 	.word	0x017d7840
 8007760:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007764:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007768:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800776c:	430b      	orrs	r3, r1
 800776e:	f040 809c 	bne.w	80078aa <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007772:	4b9e      	ldr	r3, [pc, #632]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007776:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800777a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800777c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007782:	d054      	beq.n	800782e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007786:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800778a:	f200 808b 	bhi.w	80078a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800778e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007790:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007794:	f000 8083 	beq.w	800789e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800779e:	f200 8081 	bhi.w	80078a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80077a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077a8:	d02f      	beq.n	800780a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80077aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077b0:	d878      	bhi.n	80078a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80077b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d004      	beq.n	80077c2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80077b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80077be:	d012      	beq.n	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80077c0:	e070      	b.n	80078a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80077c2:	4b8a      	ldr	r3, [pc, #552]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077ce:	d107      	bne.n	80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077d4:	4618      	mov	r0, r3
 80077d6:	f000 feaf 	bl	8008538 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077de:	e3e4      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077e0:	2300      	movs	r3, #0
 80077e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80077e4:	e3e1      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80077e6:	4b81      	ldr	r3, [pc, #516]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077f2:	d107      	bne.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077f4:	f107 0318 	add.w	r3, r7, #24
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 fbf5 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007802:	e3d2      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007804:	2300      	movs	r3, #0
 8007806:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007808:	e3cf      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800780a:	4b78      	ldr	r3, [pc, #480]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007812:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007816:	d107      	bne.n	8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007818:	f107 030c 	add.w	r3, r7, #12
 800781c:	4618      	mov	r0, r3
 800781e:	f000 fd37 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007826:	e3c0      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007828:	2300      	movs	r3, #0
 800782a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800782c:	e3bd      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800782e:	4b6f      	ldr	r3, [pc, #444]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007832:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007836:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007838:	4b6c      	ldr	r3, [pc, #432]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0304 	and.w	r3, r3, #4
 8007840:	2b04      	cmp	r3, #4
 8007842:	d10c      	bne.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007846:	2b00      	cmp	r3, #0
 8007848:	d109      	bne.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800784a:	4b68      	ldr	r3, [pc, #416]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	08db      	lsrs	r3, r3, #3
 8007850:	f003 0303 	and.w	r3, r3, #3
 8007854:	4a66      	ldr	r2, [pc, #408]	; (80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007856:	fa22 f303 	lsr.w	r3, r2, r3
 800785a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800785c:	e01e      	b.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800785e:	4b63      	ldr	r3, [pc, #396]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800786a:	d106      	bne.n	800787a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800786c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800786e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007872:	d102      	bne.n	800787a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007874:	4b5f      	ldr	r3, [pc, #380]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007876:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007878:	e010      	b.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800787a:	4b5c      	ldr	r3, [pc, #368]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007882:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007886:	d106      	bne.n	8007896 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800788a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800788e:	d102      	bne.n	8007896 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007890:	4b59      	ldr	r3, [pc, #356]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007892:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007894:	e002      	b.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007896:	2300      	movs	r3, #0
 8007898:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800789a:	e386      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800789c:	e385      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800789e:	4b57      	ldr	r3, [pc, #348]	; (80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80078a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80078a2:	e382      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80078a4:	2300      	movs	r3, #0
 80078a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80078a8:	e37f      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80078aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078ae:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 80078b2:	430b      	orrs	r3, r1
 80078b4:	f040 80a7 	bne.w	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80078b8:	4b4c      	ldr	r3, [pc, #304]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80078ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078bc:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80078c0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80078c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80078c8:	d055      	beq.n	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80078ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80078d0:	f200 8096 	bhi.w	8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80078d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80078da:	f000 8084 	beq.w	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80078de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80078e4:	f200 808c 	bhi.w	8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80078e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80078ee:	d030      	beq.n	8007952 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80078f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80078f6:	f200 8083 	bhi.w	8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80078fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d004      	beq.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007902:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007906:	d012      	beq.n	800792e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007908:	e07a      	b.n	8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800790a:	4b38      	ldr	r3, [pc, #224]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007912:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007916:	d107      	bne.n	8007928 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007918:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800791c:	4618      	mov	r0, r3
 800791e:	f000 fe0b 	bl	8008538 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007924:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007926:	e340      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007928:	2300      	movs	r3, #0
 800792a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800792c:	e33d      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800792e:	4b2f      	ldr	r3, [pc, #188]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007936:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800793a:	d107      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800793c:	f107 0318 	add.w	r3, r7, #24
 8007940:	4618      	mov	r0, r3
 8007942:	f000 fb51 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800794a:	e32e      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800794c:	2300      	movs	r3, #0
 800794e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007950:	e32b      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007952:	4b26      	ldr	r3, [pc, #152]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800795a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800795e:	d107      	bne.n	8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007960:	f107 030c 	add.w	r3, r7, #12
 8007964:	4618      	mov	r0, r3
 8007966:	f000 fc93 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800796e:	e31c      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007970:	2300      	movs	r3, #0
 8007972:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007974:	e319      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007976:	4b1d      	ldr	r3, [pc, #116]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800797a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800797e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007980:	4b1a      	ldr	r3, [pc, #104]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f003 0304 	and.w	r3, r3, #4
 8007988:	2b04      	cmp	r3, #4
 800798a:	d10c      	bne.n	80079a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800798c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800798e:	2b00      	cmp	r3, #0
 8007990:	d109      	bne.n	80079a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007992:	4b16      	ldr	r3, [pc, #88]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	08db      	lsrs	r3, r3, #3
 8007998:	f003 0303 	and.w	r3, r3, #3
 800799c:	4a14      	ldr	r2, [pc, #80]	; (80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800799e:	fa22 f303 	lsr.w	r3, r2, r3
 80079a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079a4:	e01e      	b.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80079a6:	4b11      	ldr	r3, [pc, #68]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079b2:	d106      	bne.n	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80079b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80079ba:	d102      	bne.n	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80079bc:	4b0d      	ldr	r3, [pc, #52]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80079be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079c0:	e010      	b.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80079c2:	4b0a      	ldr	r3, [pc, #40]	; (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079ce:	d106      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80079d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079d6:	d102      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80079d8:	4b07      	ldr	r3, [pc, #28]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80079da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079dc:	e002      	b.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80079de:	2300      	movs	r3, #0
 80079e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80079e2:	e2e2      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80079e4:	e2e1      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80079e6:	4b05      	ldr	r3, [pc, #20]	; (80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80079e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80079ea:	e2de      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80079ec:	58024400 	.word	0x58024400
 80079f0:	03d09000 	.word	0x03d09000
 80079f4:	003d0900 	.word	0x003d0900
 80079f8:	017d7840 	.word	0x017d7840
 80079fc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8007a00:	2300      	movs	r3, #0
 8007a02:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007a04:	e2d1      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007a06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a0a:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 8007a0e:	430b      	orrs	r3, r1
 8007a10:	f040 809c 	bne.w	8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8007a14:	4b93      	ldr	r3, [pc, #588]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a18:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8007a1c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8007a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a24:	d054      	beq.n	8007ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8007a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a2c:	f200 808b 	bhi.w	8007b46 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a32:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a36:	f000 8083 	beq.w	8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a3c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a40:	f200 8081 	bhi.w	8007b46 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a4a:	d02f      	beq.n	8007aac <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8007a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a52:	d878      	bhi.n	8007b46 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d004      	beq.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a60:	d012      	beq.n	8007a88 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8007a62:	e070      	b.n	8007b46 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007a64:	4b7f      	ldr	r3, [pc, #508]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007a70:	d107      	bne.n	8007a82 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a76:	4618      	mov	r0, r3
 8007a78:	f000 fd5e 	bl	8008538 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007a80:	e293      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007a82:	2300      	movs	r3, #0
 8007a84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007a86:	e290      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a88:	4b76      	ldr	r3, [pc, #472]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a94:	d107      	bne.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a96:	f107 0318 	add.w	r3, r7, #24
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f000 faa4 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007aa4:	e281      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007aaa:	e27e      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007aac:	4b6d      	ldr	r3, [pc, #436]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ab4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ab8:	d107      	bne.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007aba:	f107 030c 	add.w	r3, r7, #12
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 fbe6 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ac8:	e26f      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007aca:	2300      	movs	r3, #0
 8007acc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ace:	e26c      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007ad0:	4b64      	ldr	r3, [pc, #400]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007ad8:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007ada:	4b62      	ldr	r3, [pc, #392]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0304 	and.w	r3, r3, #4
 8007ae2:	2b04      	cmp	r3, #4
 8007ae4:	d10c      	bne.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8007ae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d109      	bne.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007aec:	4b5d      	ldr	r3, [pc, #372]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	08db      	lsrs	r3, r3, #3
 8007af2:	f003 0303 	and.w	r3, r3, #3
 8007af6:	4a5c      	ldr	r2, [pc, #368]	; (8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007af8:	fa22 f303 	lsr.w	r3, r2, r3
 8007afc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007afe:	e01e      	b.n	8007b3e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007b00:	4b58      	ldr	r3, [pc, #352]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b0c:	d106      	bne.n	8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8007b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b14:	d102      	bne.n	8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007b16:	4b55      	ldr	r3, [pc, #340]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007b18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b1a:	e010      	b.n	8007b3e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007b1c:	4b51      	ldr	r3, [pc, #324]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b28:	d106      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8007b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b30:	d102      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007b32:	4b4f      	ldr	r3, [pc, #316]	; (8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007b34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b36:	e002      	b.n	8007b3e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007b38:	2300      	movs	r3, #0
 8007b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8007b3c:	e235      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007b3e:	e234      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007b40:	4b4c      	ldr	r3, [pc, #304]	; (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8007b42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007b44:	e231      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007b46:	2300      	movs	r3, #0
 8007b48:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007b4a:	e22e      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007b4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b50:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8007b54:	430b      	orrs	r3, r1
 8007b56:	f040 808f 	bne.w	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007b5a:	4b42      	ldr	r3, [pc, #264]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007b5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b5e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8007b62:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8007b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b6a:	d06b      	beq.n	8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b6e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b72:	d874      	bhi.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007b7a:	d056      	beq.n	8007c2a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b7e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007b82:	d86c      	bhi.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b86:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007b8a:	d03b      	beq.n	8007c04 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007b92:	d864      	bhi.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b96:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b9a:	d021      	beq.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b9e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ba2:	d85c      	bhi.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d004      	beq.n	8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8007baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bb0:	d004      	beq.n	8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8007bb2:	e054      	b.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007bb4:	f7fe fa0c 	bl	8005fd0 <HAL_RCC_GetPCLK1Freq>
 8007bb8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007bba:	e1f6      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007bbc:	4b29      	ldr	r3, [pc, #164]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bc8:	d107      	bne.n	8007bda <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bca:	f107 0318 	add.w	r3, r7, #24
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f000 fa0a 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bd8:	e1e7      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007bde:	e1e4      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007be0:	4b20      	ldr	r3, [pc, #128]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007be8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bec:	d107      	bne.n	8007bfe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bee:	f107 030c 	add.w	r3, r7, #12
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f000 fb4c 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bfc:	e1d5      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c02:	e1d2      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c04:	4b17      	ldr	r3, [pc, #92]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0304 	and.w	r3, r3, #4
 8007c0c:	2b04      	cmp	r3, #4
 8007c0e:	d109      	bne.n	8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c10:	4b14      	ldr	r3, [pc, #80]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	08db      	lsrs	r3, r3, #3
 8007c16:	f003 0303 	and.w	r3, r3, #3
 8007c1a:	4a13      	ldr	r2, [pc, #76]	; (8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c20:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c22:	e1c2      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c24:	2300      	movs	r3, #0
 8007c26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c28:	e1bf      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007c2a:	4b0e      	ldr	r3, [pc, #56]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c36:	d102      	bne.n	8007c3e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007c38:	4b0c      	ldr	r3, [pc, #48]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c3c:	e1b5      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c42:	e1b2      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007c44:	4b07      	ldr	r3, [pc, #28]	; (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c50:	d102      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8007c52:	4b07      	ldr	r3, [pc, #28]	; (8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007c54:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c56:	e1a8      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c5c:	e1a5      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c62:	e1a2      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007c64:	58024400 	.word	0x58024400
 8007c68:	03d09000 	.word	0x03d09000
 8007c6c:	003d0900 	.word	0x003d0900
 8007c70:	017d7840 	.word	0x017d7840
 8007c74:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c7c:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8007c80:	430b      	orrs	r3, r1
 8007c82:	d173      	bne.n	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007c84:	4b9c      	ldr	r3, [pc, #624]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007c8c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8007c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c94:	d02f      	beq.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c9c:	d863      	bhi.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8007c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d004      	beq.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ca6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007caa:	d012      	beq.n	8007cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007cac:	e05b      	b.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007cae:	4b92      	ldr	r3, [pc, #584]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007cba:	d107      	bne.n	8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cbc:	f107 0318 	add.w	r3, r7, #24
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 f991 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cca:	e16e      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007cd0:	e16b      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007cd2:	4b89      	ldr	r3, [pc, #548]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cde:	d107      	bne.n	8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ce0:	f107 030c 	add.w	r3, r7, #12
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f000 fad3 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cee:	e15c      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007cf4:	e159      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007cf6:	4b80      	ldr	r3, [pc, #512]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cfa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007cfe:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d00:	4b7d      	ldr	r3, [pc, #500]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 0304 	and.w	r3, r3, #4
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	d10c      	bne.n	8007d26 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d109      	bne.n	8007d26 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d12:	4b79      	ldr	r3, [pc, #484]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	08db      	lsrs	r3, r3, #3
 8007d18:	f003 0303 	and.w	r3, r3, #3
 8007d1c:	4a77      	ldr	r2, [pc, #476]	; (8007efc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8007d22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d24:	e01e      	b.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d26:	4b74      	ldr	r3, [pc, #464]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d32:	d106      	bne.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8007d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d3a:	d102      	bne.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007d3c:	4b70      	ldr	r3, [pc, #448]	; (8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d40:	e010      	b.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d42:	4b6d      	ldr	r3, [pc, #436]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d4e:	d106      	bne.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8007d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d56:	d102      	bne.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007d58:	4b6a      	ldr	r3, [pc, #424]	; (8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d5c:	e002      	b.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8007d62:	e122      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007d64:	e121      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007d66:	2300      	movs	r3, #0
 8007d68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007d6a:	e11e      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007d6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d70:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8007d74:	430b      	orrs	r3, r1
 8007d76:	d133      	bne.n	8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007d78:	4b5f      	ldr	r3, [pc, #380]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d80:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8007d82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d004      	beq.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d8e:	d012      	beq.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007d90:	e023      	b.n	8007dda <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007d92:	4b59      	ldr	r3, [pc, #356]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d9e:	d107      	bne.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007da4:	4618      	mov	r0, r3
 8007da6:	f000 fbc7 	bl	8008538 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dae:	e0fc      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007db0:	2300      	movs	r3, #0
 8007db2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007db4:	e0f9      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007db6:	4b50      	ldr	r3, [pc, #320]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007dbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007dc2:	d107      	bne.n	8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dc4:	f107 0318 	add.w	r3, r7, #24
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f000 f90d 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dd2:	e0ea      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007dd8:	e0e7      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007dde:	e0e4      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007de0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007de4:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8007de8:	430b      	orrs	r3, r1
 8007dea:	f040 808d 	bne.w	8007f08 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007dee:	4b42      	ldr	r3, [pc, #264]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007df2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8007df6:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8007df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007dfe:	d06b      	beq.n	8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8007e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e06:	d874      	bhi.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e0e:	d056      	beq.n	8007ebe <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8007e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e16:	d86c      	bhi.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e1a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007e1e:	d03b      	beq.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8007e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e22:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007e26:	d864      	bhi.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e2e:	d021      	beq.n	8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e36:	d85c      	bhi.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d004      	beq.n	8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8007e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e44:	d004      	beq.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007e46:	e054      	b.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007e48:	f000 f8b8 	bl	8007fbc <HAL_RCCEx_GetD3PCLK1Freq>
 8007e4c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007e4e:	e0ac      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e50:	4b29      	ldr	r3, [pc, #164]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e5c:	d107      	bne.n	8007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e5e:	f107 0318 	add.w	r3, r7, #24
 8007e62:	4618      	mov	r0, r3
 8007e64:	f000 f8c0 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e6c:	e09d      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007e72:	e09a      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e74:	4b20      	ldr	r3, [pc, #128]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e80:	d107      	bne.n	8007e92 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e82:	f107 030c 	add.w	r3, r7, #12
 8007e86:	4618      	mov	r0, r3
 8007e88:	f000 fa02 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e90:	e08b      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e92:	2300      	movs	r3, #0
 8007e94:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007e96:	e088      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e98:	4b17      	ldr	r3, [pc, #92]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 0304 	and.w	r3, r3, #4
 8007ea0:	2b04      	cmp	r3, #4
 8007ea2:	d109      	bne.n	8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ea4:	4b14      	ldr	r3, [pc, #80]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	08db      	lsrs	r3, r3, #3
 8007eaa:	f003 0303 	and.w	r3, r3, #3
 8007eae:	4a13      	ldr	r2, [pc, #76]	; (8007efc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8007eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007eb6:	e078      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ebc:	e075      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007ebe:	4b0e      	ldr	r3, [pc, #56]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007eca:	d102      	bne.n	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007ecc:	4b0c      	ldr	r3, [pc, #48]	; (8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007ece:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ed0:	e06b      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ed6:	e068      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007ed8:	4b07      	ldr	r3, [pc, #28]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ee0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ee4:	d102      	bne.n	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8007ee6:	4b07      	ldr	r3, [pc, #28]	; (8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007eea:	e05e      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007eec:	2300      	movs	r3, #0
 8007eee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ef0:	e05b      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ef6:	e058      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007ef8:	58024400 	.word	0x58024400
 8007efc:	03d09000 	.word	0x03d09000
 8007f00:	003d0900 	.word	0x003d0900
 8007f04:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007f08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f0c:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8007f10:	430b      	orrs	r3, r1
 8007f12:	d148      	bne.n	8007fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007f14:	4b27      	ldr	r3, [pc, #156]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f18:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007f1c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8007f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f24:	d02a      	beq.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8007f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f2c:	d838      	bhi.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d004      	beq.n	8007f3e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8007f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f3a:	d00d      	beq.n	8007f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007f3c:	e030      	b.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007f3e:	4b1d      	ldr	r3, [pc, #116]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007f4a:	d102      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007f4c:	4b1a      	ldr	r3, [pc, #104]	; (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8007f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f50:	e02b      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f52:	2300      	movs	r3, #0
 8007f54:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f56:	e028      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f58:	4b16      	ldr	r3, [pc, #88]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f64:	d107      	bne.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f000 fae4 	bl	8008538 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f72:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f74:	e019      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f76:	2300      	movs	r3, #0
 8007f78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f7a:	e016      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f7c:	4b0d      	ldr	r3, [pc, #52]	; (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f88:	d107      	bne.n	8007f9a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f8a:	f107 0318 	add.w	r3, r7, #24
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f000 f82a 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f98:	e007      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f9e:	e004      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007fa4:	e001      	b.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8007faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3740      	adds	r7, #64	; 0x40
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	58024400 	.word	0x58024400
 8007fb8:	017d7840 	.word	0x017d7840

08007fbc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007fc0:	f7fd ffd6 	bl	8005f70 <HAL_RCC_GetHCLKFreq>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	4b06      	ldr	r3, [pc, #24]	; (8007fe0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007fc8:	6a1b      	ldr	r3, [r3, #32]
 8007fca:	091b      	lsrs	r3, r3, #4
 8007fcc:	f003 0307 	and.w	r3, r3, #7
 8007fd0:	4904      	ldr	r1, [pc, #16]	; (8007fe4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007fd2:	5ccb      	ldrb	r3, [r1, r3]
 8007fd4:	f003 031f 	and.w	r3, r3, #31
 8007fd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	58024400 	.word	0x58024400
 8007fe4:	0800f918 	.word	0x0800f918

08007fe8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b089      	sub	sp, #36	; 0x24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ff0:	4ba1      	ldr	r3, [pc, #644]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff4:	f003 0303 	and.w	r3, r3, #3
 8007ff8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007ffa:	4b9f      	ldr	r3, [pc, #636]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ffe:	0b1b      	lsrs	r3, r3, #12
 8008000:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008004:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008006:	4b9c      	ldr	r3, [pc, #624]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800a:	091b      	lsrs	r3, r3, #4
 800800c:	f003 0301 	and.w	r3, r3, #1
 8008010:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008012:	4b99      	ldr	r3, [pc, #612]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008016:	08db      	lsrs	r3, r3, #3
 8008018:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800801c:	693a      	ldr	r2, [r7, #16]
 800801e:	fb02 f303 	mul.w	r3, r2, r3
 8008022:	ee07 3a90 	vmov	s15, r3
 8008026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800802a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	2b00      	cmp	r3, #0
 8008032:	f000 8111 	beq.w	8008258 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	2b02      	cmp	r3, #2
 800803a:	f000 8083 	beq.w	8008144 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	2b02      	cmp	r3, #2
 8008042:	f200 80a1 	bhi.w	8008188 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d003      	beq.n	8008054 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	2b01      	cmp	r3, #1
 8008050:	d056      	beq.n	8008100 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008052:	e099      	b.n	8008188 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008054:	4b88      	ldr	r3, [pc, #544]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 0320 	and.w	r3, r3, #32
 800805c:	2b00      	cmp	r3, #0
 800805e:	d02d      	beq.n	80080bc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008060:	4b85      	ldr	r3, [pc, #532]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	08db      	lsrs	r3, r3, #3
 8008066:	f003 0303 	and.w	r3, r3, #3
 800806a:	4a84      	ldr	r2, [pc, #528]	; (800827c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800806c:	fa22 f303 	lsr.w	r3, r2, r3
 8008070:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	ee07 3a90 	vmov	s15, r3
 8008078:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	ee07 3a90 	vmov	s15, r3
 8008082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800808a:	4b7b      	ldr	r3, [pc, #492]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800808c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800808e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008092:	ee07 3a90 	vmov	s15, r3
 8008096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800809a:	ed97 6a03 	vldr	s12, [r7, #12]
 800809e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008280 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80080a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80080ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80080ba:	e087      	b.n	80081cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	ee07 3a90 	vmov	s15, r3
 80080c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080c6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008284 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80080ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080ce:	4b6a      	ldr	r3, [pc, #424]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080d6:	ee07 3a90 	vmov	s15, r3
 80080da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080de:	ed97 6a03 	vldr	s12, [r7, #12]
 80080e2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008280 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80080e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80080f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080fe:	e065      	b.n	80081cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	ee07 3a90 	vmov	s15, r3
 8008106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800810a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008288 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800810e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008112:	4b59      	ldr	r3, [pc, #356]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800811a:	ee07 3a90 	vmov	s15, r3
 800811e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008122:	ed97 6a03 	vldr	s12, [r7, #12]
 8008126:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008280 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800812a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800812e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008132:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800813a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800813e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008142:	e043      	b.n	80081cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	ee07 3a90 	vmov	s15, r3
 800814a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800814e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800828c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008156:	4b48      	ldr	r3, [pc, #288]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800815a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800815e:	ee07 3a90 	vmov	s15, r3
 8008162:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008166:	ed97 6a03 	vldr	s12, [r7, #12]
 800816a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008280 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800816e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008172:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008176:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800817a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800817e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008182:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008186:	e021      	b.n	80081cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	ee07 3a90 	vmov	s15, r3
 800818e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008192:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008288 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800819a:	4b37      	ldr	r3, [pc, #220]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800819c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800819e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081a2:	ee07 3a90 	vmov	s15, r3
 80081a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80081ae:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008280 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80081b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80081ca:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80081cc:	4b2a      	ldr	r3, [pc, #168]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081d0:	0a5b      	lsrs	r3, r3, #9
 80081d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081d6:	ee07 3a90 	vmov	s15, r3
 80081da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80081e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80081ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081f2:	ee17 2a90 	vmov	r2, s15
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80081fa:	4b1f      	ldr	r3, [pc, #124]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081fe:	0c1b      	lsrs	r3, r3, #16
 8008200:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008204:	ee07 3a90 	vmov	s15, r3
 8008208:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800820c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008210:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008214:	edd7 6a07 	vldr	s13, [r7, #28]
 8008218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800821c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008220:	ee17 2a90 	vmov	r2, s15
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008228:	4b13      	ldr	r3, [pc, #76]	; (8008278 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800822a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800822c:	0e1b      	lsrs	r3, r3, #24
 800822e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008232:	ee07 3a90 	vmov	s15, r3
 8008236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800823a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800823e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008242:	edd7 6a07 	vldr	s13, [r7, #28]
 8008246:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800824a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800824e:	ee17 2a90 	vmov	r2, s15
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008256:	e008      	b.n	800826a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	609a      	str	r2, [r3, #8]
}
 800826a:	bf00      	nop
 800826c:	3724      	adds	r7, #36	; 0x24
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr
 8008276:	bf00      	nop
 8008278:	58024400 	.word	0x58024400
 800827c:	03d09000 	.word	0x03d09000
 8008280:	46000000 	.word	0x46000000
 8008284:	4c742400 	.word	0x4c742400
 8008288:	4a742400 	.word	0x4a742400
 800828c:	4bbebc20 	.word	0x4bbebc20

08008290 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008290:	b480      	push	{r7}
 8008292:	b089      	sub	sp, #36	; 0x24
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008298:	4ba1      	ldr	r3, [pc, #644]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800829a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800829c:	f003 0303 	and.w	r3, r3, #3
 80082a0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80082a2:	4b9f      	ldr	r3, [pc, #636]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a6:	0d1b      	lsrs	r3, r3, #20
 80082a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80082ac:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80082ae:	4b9c      	ldr	r3, [pc, #624]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b2:	0a1b      	lsrs	r3, r3, #8
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80082ba:	4b99      	ldr	r3, [pc, #612]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082be:	08db      	lsrs	r3, r3, #3
 80082c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80082c4:	693a      	ldr	r2, [r7, #16]
 80082c6:	fb02 f303 	mul.w	r3, r2, r3
 80082ca:	ee07 3a90 	vmov	s15, r3
 80082ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f000 8111 	beq.w	8008500 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	f000 8083 	beq.w	80083ec <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	2b02      	cmp	r3, #2
 80082ea:	f200 80a1 	bhi.w	8008430 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d003      	beq.n	80082fc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d056      	beq.n	80083a8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80082fa:	e099      	b.n	8008430 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082fc:	4b88      	ldr	r3, [pc, #544]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f003 0320 	and.w	r3, r3, #32
 8008304:	2b00      	cmp	r3, #0
 8008306:	d02d      	beq.n	8008364 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008308:	4b85      	ldr	r3, [pc, #532]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	08db      	lsrs	r3, r3, #3
 800830e:	f003 0303 	and.w	r3, r3, #3
 8008312:	4a84      	ldr	r2, [pc, #528]	; (8008524 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008314:	fa22 f303 	lsr.w	r3, r2, r3
 8008318:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	ee07 3a90 	vmov	s15, r3
 8008320:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	ee07 3a90 	vmov	s15, r3
 800832a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800832e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008332:	4b7b      	ldr	r3, [pc, #492]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800833a:	ee07 3a90 	vmov	s15, r3
 800833e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008342:	ed97 6a03 	vldr	s12, [r7, #12]
 8008346:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008528 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800834a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800834e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008352:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800835a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800835e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008362:	e087      	b.n	8008474 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	ee07 3a90 	vmov	s15, r3
 800836a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800836e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800852c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008376:	4b6a      	ldr	r3, [pc, #424]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800837e:	ee07 3a90 	vmov	s15, r3
 8008382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008386:	ed97 6a03 	vldr	s12, [r7, #12]
 800838a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008528 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800838e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008396:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800839a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800839e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083a6:	e065      	b.n	8008474 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	ee07 3a90 	vmov	s15, r3
 80083ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083b2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008530 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80083b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083ba:	4b59      	ldr	r3, [pc, #356]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083c2:	ee07 3a90 	vmov	s15, r3
 80083c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80083ce:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008528 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80083d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80083de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083ea:	e043      	b.n	8008474 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	ee07 3a90 	vmov	s15, r3
 80083f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083f6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008534 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80083fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083fe:	4b48      	ldr	r3, [pc, #288]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008406:	ee07 3a90 	vmov	s15, r3
 800840a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800840e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008412:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008528 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800841a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800841e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800842a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800842e:	e021      	b.n	8008474 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	ee07 3a90 	vmov	s15, r3
 8008436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800843a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008530 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800843e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008442:	4b37      	ldr	r3, [pc, #220]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800844a:	ee07 3a90 	vmov	s15, r3
 800844e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008452:	ed97 6a03 	vldr	s12, [r7, #12]
 8008456:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008528 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800845a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800845e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008462:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800846a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800846e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008472:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008474:	4b2a      	ldr	r3, [pc, #168]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008478:	0a5b      	lsrs	r3, r3, #9
 800847a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800847e:	ee07 3a90 	vmov	s15, r3
 8008482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008486:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800848a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800848e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008492:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008496:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800849a:	ee17 2a90 	vmov	r2, s15
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80084a2:	4b1f      	ldr	r3, [pc, #124]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a6:	0c1b      	lsrs	r3, r3, #16
 80084a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084ac:	ee07 3a90 	vmov	s15, r3
 80084b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80084b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80084bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80084c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084c8:	ee17 2a90 	vmov	r2, s15
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80084d0:	4b13      	ldr	r3, [pc, #76]	; (8008520 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d4:	0e1b      	lsrs	r3, r3, #24
 80084d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084da:	ee07 3a90 	vmov	s15, r3
 80084de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80084e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80084ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80084ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084f6:	ee17 2a90 	vmov	r2, s15
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80084fe:	e008      	b.n	8008512 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	609a      	str	r2, [r3, #8]
}
 8008512:	bf00      	nop
 8008514:	3724      	adds	r7, #36	; 0x24
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	58024400 	.word	0x58024400
 8008524:	03d09000 	.word	0x03d09000
 8008528:	46000000 	.word	0x46000000
 800852c:	4c742400 	.word	0x4c742400
 8008530:	4a742400 	.word	0x4a742400
 8008534:	4bbebc20 	.word	0x4bbebc20

08008538 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008538:	b480      	push	{r7}
 800853a:	b089      	sub	sp, #36	; 0x24
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008540:	4ba0      	ldr	r3, [pc, #640]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008544:	f003 0303 	and.w	r3, r3, #3
 8008548:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800854a:	4b9e      	ldr	r3, [pc, #632]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800854c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800854e:	091b      	lsrs	r3, r3, #4
 8008550:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008554:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008556:	4b9b      	ldr	r3, [pc, #620]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008560:	4b98      	ldr	r3, [pc, #608]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008564:	08db      	lsrs	r3, r3, #3
 8008566:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800856a:	693a      	ldr	r2, [r7, #16]
 800856c:	fb02 f303 	mul.w	r3, r2, r3
 8008570:	ee07 3a90 	vmov	s15, r3
 8008574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008578:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 8111 	beq.w	80087a6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	2b02      	cmp	r3, #2
 8008588:	f000 8083 	beq.w	8008692 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	2b02      	cmp	r3, #2
 8008590:	f200 80a1 	bhi.w	80086d6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d003      	beq.n	80085a2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800859a:	69bb      	ldr	r3, [r7, #24]
 800859c:	2b01      	cmp	r3, #1
 800859e:	d056      	beq.n	800864e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80085a0:	e099      	b.n	80086d6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80085a2:	4b88      	ldr	r3, [pc, #544]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f003 0320 	and.w	r3, r3, #32
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d02d      	beq.n	800860a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085ae:	4b85      	ldr	r3, [pc, #532]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	08db      	lsrs	r3, r3, #3
 80085b4:	f003 0303 	and.w	r3, r3, #3
 80085b8:	4a83      	ldr	r2, [pc, #524]	; (80087c8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80085ba:	fa22 f303 	lsr.w	r3, r2, r3
 80085be:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	ee07 3a90 	vmov	s15, r3
 80085c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	ee07 3a90 	vmov	s15, r3
 80085d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085d8:	4b7a      	ldr	r3, [pc, #488]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80085da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085e0:	ee07 3a90 	vmov	s15, r3
 80085e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085e8:	ed97 6a03 	vldr	s12, [r7, #12]
 80085ec:	eddf 5a77 	vldr	s11, [pc, #476]	; 80087cc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80085f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80085fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008600:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008604:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008608:	e087      	b.n	800871a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	ee07 3a90 	vmov	s15, r3
 8008610:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008614:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80087d0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800861c:	4b69      	ldr	r3, [pc, #420]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800861e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008624:	ee07 3a90 	vmov	s15, r3
 8008628:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800862c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008630:	eddf 5a66 	vldr	s11, [pc, #408]	; 80087cc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008634:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008638:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800863c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008640:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008644:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008648:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800864c:	e065      	b.n	800871a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	ee07 3a90 	vmov	s15, r3
 8008654:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008658:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80087d4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800865c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008660:	4b58      	ldr	r3, [pc, #352]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008668:	ee07 3a90 	vmov	s15, r3
 800866c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008670:	ed97 6a03 	vldr	s12, [r7, #12]
 8008674:	eddf 5a55 	vldr	s11, [pc, #340]	; 80087cc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008678:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800867c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008680:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008684:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800868c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008690:	e043      	b.n	800871a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	ee07 3a90 	vmov	s15, r3
 8008698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800869c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80087d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80086a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086a4:	4b47      	ldr	r3, [pc, #284]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80086a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086ac:	ee07 3a90 	vmov	s15, r3
 80086b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086b4:	ed97 6a03 	vldr	s12, [r7, #12]
 80086b8:	eddf 5a44 	vldr	s11, [pc, #272]	; 80087cc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80086bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086d0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80086d4:	e021      	b.n	800871a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	ee07 3a90 	vmov	s15, r3
 80086dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086e0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80087d0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80086e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086e8:	4b36      	ldr	r3, [pc, #216]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80086ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086f0:	ee07 3a90 	vmov	s15, r3
 80086f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086f8:	ed97 6a03 	vldr	s12, [r7, #12]
 80086fc:	eddf 5a33 	vldr	s11, [pc, #204]	; 80087cc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008700:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008704:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008708:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800870c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008714:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008718:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800871a:	4b2a      	ldr	r3, [pc, #168]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800871c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800871e:	0a5b      	lsrs	r3, r3, #9
 8008720:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008724:	ee07 3a90 	vmov	s15, r3
 8008728:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800872c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008730:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008734:	edd7 6a07 	vldr	s13, [r7, #28]
 8008738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800873c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008740:	ee17 2a90 	vmov	r2, s15
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008748:	4b1e      	ldr	r3, [pc, #120]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800874a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800874c:	0c1b      	lsrs	r3, r3, #16
 800874e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008752:	ee07 3a90 	vmov	s15, r3
 8008756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800875a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800875e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008762:	edd7 6a07 	vldr	s13, [r7, #28]
 8008766:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800876a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800876e:	ee17 2a90 	vmov	r2, s15
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008776:	4b13      	ldr	r3, [pc, #76]	; (80087c4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877a:	0e1b      	lsrs	r3, r3, #24
 800877c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008780:	ee07 3a90 	vmov	s15, r3
 8008784:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008788:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800878c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008790:	edd7 6a07 	vldr	s13, [r7, #28]
 8008794:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008798:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800879c:	ee17 2a90 	vmov	r2, s15
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80087a4:	e008      	b.n	80087b8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2200      	movs	r2, #0
 80087b0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	609a      	str	r2, [r3, #8]
}
 80087b8:	bf00      	nop
 80087ba:	3724      	adds	r7, #36	; 0x24
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr
 80087c4:	58024400 	.word	0x58024400
 80087c8:	03d09000 	.word	0x03d09000
 80087cc:	46000000 	.word	0x46000000
 80087d0:	4c742400 	.word	0x4c742400
 80087d4:	4a742400 	.word	0x4a742400
 80087d8:	4bbebc20 	.word	0x4bbebc20

080087dc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80087e6:	2300      	movs	r3, #0
 80087e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80087ea:	4b53      	ldr	r3, [pc, #332]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80087ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087ee:	f003 0303 	and.w	r3, r3, #3
 80087f2:	2b03      	cmp	r3, #3
 80087f4:	d101      	bne.n	80087fa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	e099      	b.n	800892e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80087fa:	4b4f      	ldr	r3, [pc, #316]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a4e      	ldr	r2, [pc, #312]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008800:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008804:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008806:	f7f9 f8cd 	bl	80019a4 <HAL_GetTick>
 800880a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800880c:	e008      	b.n	8008820 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800880e:	f7f9 f8c9 	bl	80019a4 <HAL_GetTick>
 8008812:	4602      	mov	r2, r0
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	2b02      	cmp	r3, #2
 800881a:	d901      	bls.n	8008820 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800881c:	2303      	movs	r3, #3
 800881e:	e086      	b.n	800892e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008820:	4b45      	ldr	r3, [pc, #276]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1f0      	bne.n	800880e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800882c:	4b42      	ldr	r3, [pc, #264]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 800882e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008830:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	031b      	lsls	r3, r3, #12
 800883a:	493f      	ldr	r1, [pc, #252]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 800883c:	4313      	orrs	r3, r2
 800883e:	628b      	str	r3, [r1, #40]	; 0x28
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	3b01      	subs	r3, #1
 8008846:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	3b01      	subs	r3, #1
 8008850:	025b      	lsls	r3, r3, #9
 8008852:	b29b      	uxth	r3, r3
 8008854:	431a      	orrs	r2, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	3b01      	subs	r3, #1
 800885c:	041b      	lsls	r3, r3, #16
 800885e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008862:	431a      	orrs	r2, r3
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	691b      	ldr	r3, [r3, #16]
 8008868:	3b01      	subs	r3, #1
 800886a:	061b      	lsls	r3, r3, #24
 800886c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008870:	4931      	ldr	r1, [pc, #196]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008872:	4313      	orrs	r3, r2
 8008874:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008876:	4b30      	ldr	r3, [pc, #192]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800887a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	695b      	ldr	r3, [r3, #20]
 8008882:	492d      	ldr	r1, [pc, #180]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008884:	4313      	orrs	r3, r2
 8008886:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008888:	4b2b      	ldr	r3, [pc, #172]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 800888a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800888c:	f023 0220 	bic.w	r2, r3, #32
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	699b      	ldr	r3, [r3, #24]
 8008894:	4928      	ldr	r1, [pc, #160]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008896:	4313      	orrs	r3, r2
 8008898:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800889a:	4b27      	ldr	r3, [pc, #156]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 800889c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800889e:	4a26      	ldr	r2, [pc, #152]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088a0:	f023 0310 	bic.w	r3, r3, #16
 80088a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80088a6:	4b24      	ldr	r3, [pc, #144]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80088aa:	4b24      	ldr	r3, [pc, #144]	; (800893c <RCCEx_PLL2_Config+0x160>)
 80088ac:	4013      	ands	r3, r2
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	69d2      	ldr	r2, [r2, #28]
 80088b2:	00d2      	lsls	r2, r2, #3
 80088b4:	4920      	ldr	r1, [pc, #128]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088b6:	4313      	orrs	r3, r2
 80088b8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80088ba:	4b1f      	ldr	r3, [pc, #124]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088be:	4a1e      	ldr	r2, [pc, #120]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088c0:	f043 0310 	orr.w	r3, r3, #16
 80088c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d106      	bne.n	80088da <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80088cc:	4b1a      	ldr	r3, [pc, #104]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d0:	4a19      	ldr	r2, [pc, #100]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80088d6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80088d8:	e00f      	b.n	80088fa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d106      	bne.n	80088ee <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80088e0:	4b15      	ldr	r3, [pc, #84]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e4:	4a14      	ldr	r2, [pc, #80]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 80088ec:	e005      	b.n	80088fa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80088ee:	4b12      	ldr	r3, [pc, #72]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088f2:	4a11      	ldr	r2, [pc, #68]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80088f8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80088fa:	4b0f      	ldr	r3, [pc, #60]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a0e      	ldr	r2, [pc, #56]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008900:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008904:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008906:	f7f9 f84d 	bl	80019a4 <HAL_GetTick>
 800890a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800890c:	e008      	b.n	8008920 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800890e:	f7f9 f849 	bl	80019a4 <HAL_GetTick>
 8008912:	4602      	mov	r2, r0
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	1ad3      	subs	r3, r2, r3
 8008918:	2b02      	cmp	r3, #2
 800891a:	d901      	bls.n	8008920 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800891c:	2303      	movs	r3, #3
 800891e:	e006      	b.n	800892e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008920:	4b05      	ldr	r3, [pc, #20]	; (8008938 <RCCEx_PLL2_Config+0x15c>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008928:	2b00      	cmp	r3, #0
 800892a:	d0f0      	beq.n	800890e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800892c:	7bfb      	ldrb	r3, [r7, #15]
}
 800892e:	4618      	mov	r0, r3
 8008930:	3710      	adds	r7, #16
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	58024400 	.word	0x58024400
 800893c:	ffff0007 	.word	0xffff0007

08008940 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800894a:	2300      	movs	r3, #0
 800894c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800894e:	4b53      	ldr	r3, [pc, #332]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008952:	f003 0303 	and.w	r3, r3, #3
 8008956:	2b03      	cmp	r3, #3
 8008958:	d101      	bne.n	800895e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e099      	b.n	8008a92 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800895e:	4b4f      	ldr	r3, [pc, #316]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a4e      	ldr	r2, [pc, #312]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008964:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008968:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800896a:	f7f9 f81b 	bl	80019a4 <HAL_GetTick>
 800896e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008970:	e008      	b.n	8008984 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008972:	f7f9 f817 	bl	80019a4 <HAL_GetTick>
 8008976:	4602      	mov	r2, r0
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	1ad3      	subs	r3, r2, r3
 800897c:	2b02      	cmp	r3, #2
 800897e:	d901      	bls.n	8008984 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e086      	b.n	8008a92 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008984:	4b45      	ldr	r3, [pc, #276]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800898c:	2b00      	cmp	r3, #0
 800898e:	d1f0      	bne.n	8008972 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008990:	4b42      	ldr	r3, [pc, #264]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008994:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	051b      	lsls	r3, r3, #20
 800899e:	493f      	ldr	r1, [pc, #252]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 80089a0:	4313      	orrs	r3, r2
 80089a2:	628b      	str	r3, [r1, #40]	; 0x28
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	3b01      	subs	r3, #1
 80089aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	3b01      	subs	r3, #1
 80089b4:	025b      	lsls	r3, r3, #9
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	431a      	orrs	r2, r3
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	3b01      	subs	r3, #1
 80089c0:	041b      	lsls	r3, r3, #16
 80089c2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80089c6:	431a      	orrs	r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	691b      	ldr	r3, [r3, #16]
 80089cc:	3b01      	subs	r3, #1
 80089ce:	061b      	lsls	r3, r3, #24
 80089d0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80089d4:	4931      	ldr	r1, [pc, #196]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 80089d6:	4313      	orrs	r3, r2
 80089d8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80089da:	4b30      	ldr	r3, [pc, #192]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 80089dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	492d      	ldr	r1, [pc, #180]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 80089e8:	4313      	orrs	r3, r2
 80089ea:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80089ec:	4b2b      	ldr	r3, [pc, #172]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 80089ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089f0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	4928      	ldr	r1, [pc, #160]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 80089fa:	4313      	orrs	r3, r2
 80089fc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80089fe:	4b27      	ldr	r3, [pc, #156]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a02:	4a26      	ldr	r2, [pc, #152]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a08:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008a0a:	4b24      	ldr	r3, [pc, #144]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a0e:	4b24      	ldr	r3, [pc, #144]	; (8008aa0 <RCCEx_PLL3_Config+0x160>)
 8008a10:	4013      	ands	r3, r2
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	69d2      	ldr	r2, [r2, #28]
 8008a16:	00d2      	lsls	r2, r2, #3
 8008a18:	4920      	ldr	r1, [pc, #128]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008a1e:	4b1f      	ldr	r3, [pc, #124]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a22:	4a1e      	ldr	r2, [pc, #120]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a28:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d106      	bne.n	8008a3e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008a30:	4b1a      	ldr	r3, [pc, #104]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a34:	4a19      	ldr	r2, [pc, #100]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008a3a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008a3c:	e00f      	b.n	8008a5e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d106      	bne.n	8008a52 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008a44:	4b15      	ldr	r3, [pc, #84]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a48:	4a14      	ldr	r2, [pc, #80]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a4a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008a4e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008a50:	e005      	b.n	8008a5e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008a52:	4b12      	ldr	r3, [pc, #72]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a56:	4a11      	ldr	r2, [pc, #68]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a58:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008a5c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008a5e:	4b0f      	ldr	r3, [pc, #60]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a0e      	ldr	r2, [pc, #56]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a6a:	f7f8 ff9b 	bl	80019a4 <HAL_GetTick>
 8008a6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a70:	e008      	b.n	8008a84 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008a72:	f7f8 ff97 	bl	80019a4 <HAL_GetTick>
 8008a76:	4602      	mov	r2, r0
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	1ad3      	subs	r3, r2, r3
 8008a7c:	2b02      	cmp	r3, #2
 8008a7e:	d901      	bls.n	8008a84 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008a80:	2303      	movs	r3, #3
 8008a82:	e006      	b.n	8008a92 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a84:	4b05      	ldr	r3, [pc, #20]	; (8008a9c <RCCEx_PLL3_Config+0x15c>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d0f0      	beq.n	8008a72 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3710      	adds	r7, #16
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	58024400 	.word	0x58024400
 8008aa0:	ffff0007 	.word	0xffff0007

08008aa4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b08a      	sub	sp, #40	; 0x28
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d101      	bne.n	8008ab6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e075      	b.n	8008ba2 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d105      	bne.n	8008ace <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f7f8 fd37 	bl	800153c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2204      	movs	r2, #4
 8008ad2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f868 	bl	8008bac <HAL_SD_InitCard>
 8008adc:	4603      	mov	r3, r0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d001      	beq.n	8008ae6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	e05d      	b.n	8008ba2 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8008ae6:	f107 0308 	add.w	r3, r7, #8
 8008aea:	4619      	mov	r1, r3
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 fdb5 	bl	800965c <HAL_SD_GetCardStatus>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d001      	beq.n	8008afc <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	e052      	b.n	8008ba2 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8008afc:	7e3b      	ldrb	r3, [r7, #24]
 8008afe:	b2db      	uxtb	r3, r3
 8008b00:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8008b02:	7e7b      	ldrb	r3, [r7, #25]
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d10a      	bne.n	8008b26 <HAL_SD_Init+0x82>
 8008b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d102      	bne.n	8008b1c <HAL_SD_Init+0x78>
 8008b16:	6a3b      	ldr	r3, [r7, #32]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d004      	beq.n	8008b26 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b22:	659a      	str	r2, [r3, #88]	; 0x58
 8008b24:	e00b      	b.n	8008b3e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d104      	bne.n	8008b38 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b34:	659a      	str	r2, [r3, #88]	; 0x58
 8008b36:	e002      	b.n	8008b3e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	4619      	mov	r1, r3
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 fe73 	bl	8009830 <HAL_SD_ConfigWideBusOperation>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d001      	beq.n	8008b54 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	e026      	b.n	8008ba2 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8008b54:	f7f8 ff26 	bl	80019a4 <HAL_GetTick>
 8008b58:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008b5a:	e011      	b.n	8008b80 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008b5c:	f7f8 ff22 	bl	80019a4 <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6a:	d109      	bne.n	8008b80 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008b72:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e010      	b.n	8008ba2 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 ff67 	bl	8009a54 <HAL_SD_GetCardState>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b04      	cmp	r3, #4
 8008b8a:	d1e7      	bne.n	8008b5c <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8008ba0:	2300      	movs	r3, #0
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3728      	adds	r7, #40	; 0x28
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
	...

08008bac <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008bac:	b590      	push	{r4, r7, lr}
 8008bae:	b08d      	sub	sp, #52	; 0x34
 8008bb0:	af02      	add	r7, sp, #8
 8008bb2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8008bc4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8008bc8:	f04f 0100 	mov.w	r1, #0
 8008bcc:	f7fe fc76 	bl	80074bc <HAL_RCCEx_GetPeriphCLKFreq>
 8008bd0:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 8008bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d109      	bne.n	8008bec <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2201      	movs	r2, #1
 8008bdc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008be6:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	e070      	b.n	8008cce <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8008bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bee:	0a1b      	lsrs	r3, r3, #8
 8008bf0:	4a39      	ldr	r2, [pc, #228]	; (8008cd8 <HAL_SD_InitCard+0x12c>)
 8008bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8008bf6:	091b      	lsrs	r3, r3, #4
 8008bf8:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681c      	ldr	r4, [r3, #0]
 8008bfe:	466a      	mov	r2, sp
 8008c00:	f107 0318 	add.w	r3, r7, #24
 8008c04:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008c08:	e882 0003 	stmia.w	r2, {r0, r1}
 8008c0c:	f107 030c 	add.w	r3, r7, #12
 8008c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c12:	4620      	mov	r0, r4
 8008c14:	f002 fbce 	bl	800b3b4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f002 fc11 	bl	800b444 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d005      	beq.n	8008c34 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c32:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 8008c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d007      	beq.n	8008c4a <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8008c3a:	4a28      	ldr	r2, [pc, #160]	; (8008cdc <HAL_SD_InitCard+0x130>)
 8008c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c42:	3301      	adds	r3, #1
 8008c44:	4618      	mov	r0, r3
 8008c46:	f7f8 feb9 	bl	80019bc <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 fff0 	bl	8009c30 <SD_PowerON>
 8008c50:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d00b      	beq.n	8008c70 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c64:	6a3b      	ldr	r3, [r7, #32]
 8008c66:	431a      	orrs	r2, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e02e      	b.n	8008cce <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 ff0f 	bl	8009a94 <SD_InitCard>
 8008c76:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008c78:	6a3b      	ldr	r3, [r7, #32]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00b      	beq.n	8008c96 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2201      	movs	r2, #1
 8008c82:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c8a:	6a3b      	ldr	r3, [r7, #32]
 8008c8c:	431a      	orrs	r2, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008c92:	2301      	movs	r3, #1
 8008c94:	e01b      	b.n	8008cce <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f002 fc66 	bl	800b570 <SDMMC_CmdBlockLength>
 8008ca4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008ca6:	6a3b      	ldr	r3, [r7, #32]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00f      	beq.n	8008ccc <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a0b      	ldr	r2, [pc, #44]	; (8008ce0 <HAL_SD_InitCard+0x134>)
 8008cb2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	431a      	orrs	r2, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e000      	b.n	8008cce <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8008ccc:	2300      	movs	r3, #0
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	372c      	adds	r7, #44	; 0x2c
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd90      	pop	{r4, r7, pc}
 8008cd6:	bf00      	nop
 8008cd8:	014f8b59 	.word	0x014f8b59
 8008cdc:	00012110 	.word	0x00012110
 8008ce0:	1fe00fff 	.word	0x1fe00fff

08008ce4 <HAL_SD_ReadBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks,
                                    uint32_t Timeout)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b092      	sub	sp, #72	; 0x48
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	60b9      	str	r1, [r7, #8]
 8008cee:	607a      	str	r2, [r7, #4]
 8008cf0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008cf2:	f7f8 fe57 	bl	80019a4 <HAL_GetTick>
 8008cf6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	637b      	str	r3, [r7, #52]	; 0x34

  if (NULL == pData)
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d107      	bne.n	8008d16 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d0a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e167      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	f040 815a 	bne.w	8008fd8 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2200      	movs	r2, #0
 8008d28:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008d2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	441a      	add	r2, r3
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d907      	bls.n	8008d48 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d3c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008d44:	2301      	movs	r3, #1
 8008d46:	e14e      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2203      	movs	r2, #3
 8008d4c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2200      	movs	r2, #0
 8008d56:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d5c:	2b01      	cmp	r3, #1
 8008d5e:	d002      	beq.n	8008d66 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d62:	025b      	lsls	r3, r3, #9
 8008d64:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008d66:	f04f 33ff 	mov.w	r3, #4294967295
 8008d6a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	025b      	lsls	r3, r3, #9
 8008d70:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008d72:	2390      	movs	r3, #144	; 0x90
 8008d74:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008d76:	2302      	movs	r3, #2
 8008d78:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f107 0214 	add.w	r2, r7, #20
 8008d8a:	4611      	mov	r1, r2
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f002 fbc3 	bl	800b518 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68da      	ldr	r2, [r3, #12]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008da0:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d90a      	bls.n	8008dbe <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2202      	movs	r2, #2
 8008dac:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008db4:	4618      	mov	r0, r3
 8008db6:	f002 fc21 	bl	800b5fc <SDMMC_CmdReadMultiBlock>
 8008dba:	6478      	str	r0, [r7, #68]	; 0x44
 8008dbc:	e009      	b.n	8008dd2 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f002 fbf3 	bl	800b5b6 <SDMMC_CmdReadSingleBlock>
 8008dd0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8008dd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d012      	beq.n	8008dfe <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a84      	ldr	r2, [pc, #528]	; (8008ff0 <HAL_SD_ReadBlocks+0x30c>)
 8008dde:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008de4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008de6:	431a      	orrs	r2, r3
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2200      	movs	r2, #0
 8008df8:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e0f3      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8008dfe:	69bb      	ldr	r3, [r7, #24]
 8008e00:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008e02:	e058      	b.n	8008eb6 <HAL_SD_ReadBlocks+0x1d2>
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d033      	beq.n	8008e7a <HAL_SD_ReadBlocks+0x196>
 8008e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e14:	2b1f      	cmp	r3, #31
 8008e16:	d930      	bls.n	8008e7a <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < 8U; count++)
 8008e18:	2300      	movs	r3, #0
 8008e1a:	643b      	str	r3, [r7, #64]	; 0x40
 8008e1c:	e027      	b.n	8008e6e <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4618      	mov	r0, r3
 8008e24:	f002 faf0 	bl	800b408 <SDMMC_ReadFIFO>
 8008e28:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e2c:	b2da      	uxtb	r2, r3
 8008e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e30:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e34:	3301      	adds	r3, #1
 8008e36:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e3a:	0a1b      	lsrs	r3, r3, #8
 8008e3c:	b2da      	uxtb	r2, r3
 8008e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e40:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e44:	3301      	adds	r3, #1
 8008e46:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e4a:	0c1b      	lsrs	r3, r3, #16
 8008e4c:	b2da      	uxtb	r2, r3
 8008e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e50:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e54:	3301      	adds	r3, #1
 8008e56:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e5a:	0e1b      	lsrs	r3, r3, #24
 8008e5c:	b2da      	uxtb	r2, r3
 8008e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e60:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e64:	3301      	adds	r3, #1
 8008e66:	637b      	str	r3, [r7, #52]	; 0x34
        for (count = 0U; count < 8U; count++)
 8008e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	643b      	str	r3, [r7, #64]	; 0x40
 8008e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e70:	2b07      	cmp	r3, #7
 8008e72:	d9d4      	bls.n	8008e1e <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= 32U;
 8008e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e76:	3b20      	subs	r3, #32
 8008e78:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8008e7a:	f7f8 fd93 	bl	80019a4 <HAL_GetTick>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e82:	1ad3      	subs	r3, r2, r3
 8008e84:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d902      	bls.n	8008e90 <HAL_SD_ReadBlocks+0x1ac>
 8008e8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d112      	bne.n	8008eb6 <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a56      	ldr	r2, [pc, #344]	; (8008ff0 <HAL_SD_ReadBlocks+0x30c>)
 8008e96:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e9c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	635a      	str	r2, [r3, #52]	; 0x34
        hsd->State = HAL_SD_STATE_READY;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	62da      	str	r2, [r3, #44]	; 0x2c
        return HAL_TIMEOUT;
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e097      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ebc:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d09f      	beq.n	8008e04 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	68da      	ldr	r2, [r3, #12]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ed2:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d022      	beq.n	8008f28 <HAL_SD_ReadBlocks+0x244>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d91f      	bls.n	8008f28 <HAL_SD_ReadBlocks+0x244>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eec:	2b03      	cmp	r3, #3
 8008eee:	d01b      	beq.n	8008f28 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f002 fbeb 	bl	800b6d0 <SDMMC_CmdStopTransfer>
 8008efa:	6478      	str	r0, [r7, #68]	; 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 8008efc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d012      	beq.n	8008f28 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a3a      	ldr	r2, [pc, #232]	; (8008ff0 <HAL_SD_ReadBlocks+0x30c>)
 8008f08:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f10:	431a      	orrs	r2, r3
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	635a      	str	r2, [r3, #52]	; 0x34
          hsd->State = HAL_SD_STATE_READY;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2201      	movs	r2, #1
 8008f1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	62da      	str	r2, [r3, #44]	; 0x2c
          return HAL_ERROR;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e05e      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f2e:	f003 0308 	and.w	r3, r3, #8
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d012      	beq.n	8008f5c <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a2d      	ldr	r2, [pc, #180]	; (8008ff0 <HAL_SD_ReadBlocks+0x30c>)
 8008f3c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f42:	f043 0208 	orr.w	r2, r3, #8
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2200      	movs	r2, #0
 8008f56:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8008f58:	2301      	movs	r3, #1
 8008f5a:	e044      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f62:	f003 0302 	and.w	r3, r3, #2
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d012      	beq.n	8008f90 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4a20      	ldr	r2, [pc, #128]	; (8008ff0 <HAL_SD_ReadBlocks+0x30c>)
 8008f70:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f76:	f043 0202 	orr.w	r2, r3, #2
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e02a      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f96:	f003 0320 	and.w	r3, r3, #32
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d012      	beq.n	8008fc4 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a13      	ldr	r2, [pc, #76]	; (8008ff0 <HAL_SD_ReadBlocks+0x30c>)
 8008fa4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008faa:	f043 0220 	orr.w	r2, r3, #32
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e010      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a0a      	ldr	r2, [pc, #40]	; (8008ff4 <HAL_SD_ReadBlocks+0x310>)
 8008fca:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    return HAL_OK;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	e006      	b.n	8008fe6 <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fdc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008fe4:	2301      	movs	r3, #1
  }
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3748      	adds	r7, #72	; 0x48
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	1fe00fff 	.word	0x1fe00fff
 8008ff4:	18000f3a 	.word	0x18000f3a

08008ff8 <HAL_SD_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b092      	sub	sp, #72	; 0x48
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
 8009004:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009006:	f7f8 fccd 	bl	80019a4 <HAL_GetTick>
 800900a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	63bb      	str	r3, [r7, #56]	; 0x38
  const uint8_t *tempbuff = pData;
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	637b      	str	r3, [r7, #52]	; 0x34

  if (NULL == pData)
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d107      	bne.n	800902a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800901e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e16b      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009030:	b2db      	uxtb	r3, r3
 8009032:	2b01      	cmp	r3, #1
 8009034:	f040 815e 	bne.w	80092f4 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2200      	movs	r2, #0
 800903c:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800903e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	441a      	add	r2, r3
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009048:	429a      	cmp	r2, r3
 800904a:	d907      	bls.n	800905c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009050:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8009058:	2301      	movs	r3, #1
 800905a:	e152      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2203      	movs	r2, #3
 8009060:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2200      	movs	r2, #0
 800906a:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009070:	2b01      	cmp	r3, #1
 8009072:	d002      	beq.n	800907a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8009074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009076:	025b      	lsls	r3, r3, #9
 8009078:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800907a:	f04f 33ff 	mov.w	r3, #4294967295
 800907e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	025b      	lsls	r3, r3, #9
 8009084:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009086:	2390      	movs	r3, #144	; 0x90
 8009088:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800908a:	2300      	movs	r3, #0
 800908c:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800908e:	2300      	movs	r3, #0
 8009090:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009092:	2300      	movs	r3, #0
 8009094:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f107 0218 	add.w	r2, r7, #24
 800909e:	4611      	mov	r1, r2
 80090a0:	4618      	mov	r0, r3
 80090a2:	f002 fa39 	bl	800b518 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68da      	ldr	r2, [r3, #12]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090b4:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d90a      	bls.n	80090d2 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2220      	movs	r2, #32
 80090c0:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80090c8:	4618      	mov	r0, r3
 80090ca:	f002 fadd 	bl	800b688 <SDMMC_CmdWriteMultiBlock>
 80090ce:	6478      	str	r0, [r7, #68]	; 0x44
 80090d0:	e009      	b.n	80090e6 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2210      	movs	r2, #16
 80090d6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80090de:	4618      	mov	r0, r3
 80090e0:	f002 faaf 	bl	800b642 <SDMMC_CmdWriteSingleBlock>
 80090e4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 80090e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d012      	beq.n	8009112 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a86      	ldr	r2, [pc, #536]	; (800930c <HAL_SD_WriteBlocks+0x314>)
 80090f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090fa:	431a      	orrs	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2201      	movs	r2, #1
 8009104:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2200      	movs	r2, #0
 800910c:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800910e:	2301      	movs	r3, #1
 8009110:	e0f7      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8009116:	e05c      	b.n	80091d2 <HAL_SD_WriteBlocks+0x1da>
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800911e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009122:	2b00      	cmp	r3, #0
 8009124:	d037      	beq.n	8009196 <HAL_SD_WriteBlocks+0x19e>
 8009126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009128:	2b1f      	cmp	r3, #31
 800912a:	d934      	bls.n	8009196 <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < 8U; count++)
 800912c:	2300      	movs	r3, #0
 800912e:	643b      	str	r3, [r7, #64]	; 0x40
 8009130:	e02b      	b.n	800918a <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 8009132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800913a:	3301      	adds	r3, #1
 800913c:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 800913e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	021a      	lsls	r2, r3, #8
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	4313      	orrs	r3, r2
 8009148:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800914a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800914c:	3301      	adds	r3, #1
 800914e:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 8009150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	041a      	lsls	r2, r3, #16
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	4313      	orrs	r3, r2
 800915a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800915c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800915e:	3301      	adds	r3, #1
 8009160:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 8009162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009164:	781b      	ldrb	r3, [r3, #0]
 8009166:	061a      	lsls	r2, r3, #24
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	4313      	orrs	r3, r2
 800916c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800916e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009170:	3301      	adds	r3, #1
 8009172:	637b      	str	r3, [r7, #52]	; 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f107 0214 	add.w	r2, r7, #20
 800917c:	4611      	mov	r1, r2
 800917e:	4618      	mov	r0, r3
 8009180:	f002 f94f 	bl	800b422 <SDMMC_WriteFIFO>
        for (count = 0U; count < 8U; count++)
 8009184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009186:	3301      	adds	r3, #1
 8009188:	643b      	str	r3, [r7, #64]	; 0x40
 800918a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800918c:	2b07      	cmp	r3, #7
 800918e:	d9d0      	bls.n	8009132 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= 32U;
 8009190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009192:	3b20      	subs	r3, #32
 8009194:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8009196:	f7f8 fc05 	bl	80019a4 <HAL_GetTick>
 800919a:	4602      	mov	r2, r0
 800919c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919e:	1ad3      	subs	r3, r2, r3
 80091a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80091a2:	429a      	cmp	r2, r3
 80091a4:	d902      	bls.n	80091ac <HAL_SD_WriteBlocks+0x1b4>
 80091a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d112      	bne.n	80091d2 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a56      	ldr	r2, [pc, #344]	; (800930c <HAL_SD_WriteBlocks+0x314>)
 80091b2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80091b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091ba:	431a      	orrs	r2, r3
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	635a      	str	r2, [r3, #52]	; 0x34
        hsd->State = HAL_SD_STATE_READY;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        hsd->Context = SD_CONTEXT_NONE;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	62da      	str	r2, [r3, #44]	; 0x2c
        return HAL_TIMEOUT;
 80091ce:	2303      	movs	r3, #3
 80091d0:	e097      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091d8:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d09b      	beq.n	8009118 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	68da      	ldr	r2, [r3, #12]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091ee:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d022      	beq.n	8009244 <HAL_SD_WriteBlocks+0x24c>
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d91f      	bls.n	8009244 <HAL_SD_WriteBlocks+0x24c>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009208:	2b03      	cmp	r3, #3
 800920a:	d01b      	beq.n	8009244 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4618      	mov	r0, r3
 8009212:	f002 fa5d 	bl	800b6d0 <SDMMC_CmdStopTransfer>
 8009216:	6478      	str	r0, [r7, #68]	; 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 8009218:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800921a:	2b00      	cmp	r3, #0
 800921c:	d012      	beq.n	8009244 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a3a      	ldr	r2, [pc, #232]	; (800930c <HAL_SD_WriteBlocks+0x314>)
 8009224:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800922a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800922c:	431a      	orrs	r2, r3
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	635a      	str	r2, [r3, #52]	; 0x34
          hsd->State = HAL_SD_STATE_READY;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2201      	movs	r2, #1
 8009236:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2200      	movs	r2, #0
 800923e:	62da      	str	r2, [r3, #44]	; 0x2c
          return HAL_ERROR;
 8009240:	2301      	movs	r3, #1
 8009242:	e05e      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800924a:	f003 0308 	and.w	r3, r3, #8
 800924e:	2b00      	cmp	r3, #0
 8009250:	d012      	beq.n	8009278 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4a2d      	ldr	r2, [pc, #180]	; (800930c <HAL_SD_WriteBlocks+0x314>)
 8009258:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800925e:	f043 0208 	orr.w	r2, r3, #8
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2201      	movs	r2, #1
 800926a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2200      	movs	r2, #0
 8009272:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8009274:	2301      	movs	r3, #1
 8009276:	e044      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800927e:	f003 0302 	and.w	r3, r3, #2
 8009282:	2b00      	cmp	r3, #0
 8009284:	d012      	beq.n	80092ac <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a20      	ldr	r2, [pc, #128]	; (800930c <HAL_SD_WriteBlocks+0x314>)
 800928c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009292:	f043 0202 	orr.w	r2, r3, #2
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2201      	movs	r2, #1
 800929e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 80092a8:	2301      	movs	r3, #1
 80092aa:	e02a      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092b2:	f003 0310 	and.w	r3, r3, #16
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d012      	beq.n	80092e0 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a13      	ldr	r2, [pc, #76]	; (800930c <HAL_SD_WriteBlocks+0x314>)
 80092c0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092c6:	f043 0210 	orr.w	r2, r3, #16
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2201      	movs	r2, #1
 80092d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	e010      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a0a      	ldr	r2, [pc, #40]	; (8009310 <HAL_SD_WriteBlocks+0x318>)
 80092e6:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    return HAL_OK;
 80092f0:	2300      	movs	r3, #0
 80092f2:	e006      	b.n	8009302 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092f8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009300:	2301      	movs	r3, #1
  }
}
 8009302:	4618      	mov	r0, r3
 8009304:	3748      	adds	r7, #72	; 0x48
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	1fe00fff 	.word	0x1fe00fff
 8009310:	18000f3a 	.word	0x18000f3a

08009314 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009322:	0f9b      	lsrs	r3, r3, #30
 8009324:	b2da      	uxtb	r2, r3
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800932e:	0e9b      	lsrs	r3, r3, #26
 8009330:	b2db      	uxtb	r3, r3
 8009332:	f003 030f 	and.w	r3, r3, #15
 8009336:	b2da      	uxtb	r2, r3
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009340:	0e1b      	lsrs	r3, r3, #24
 8009342:	b2db      	uxtb	r3, r3
 8009344:	f003 0303 	and.w	r3, r3, #3
 8009348:	b2da      	uxtb	r2, r3
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009352:	0c1b      	lsrs	r3, r3, #16
 8009354:	b2da      	uxtb	r2, r3
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800935e:	0a1b      	lsrs	r3, r3, #8
 8009360:	b2da      	uxtb	r2, r3
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800936a:	b2da      	uxtb	r2, r3
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009374:	0d1b      	lsrs	r3, r3, #20
 8009376:	b29a      	uxth	r2, r3
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009380:	0c1b      	lsrs	r3, r3, #16
 8009382:	b2db      	uxtb	r3, r3
 8009384:	f003 030f 	and.w	r3, r3, #15
 8009388:	b2da      	uxtb	r2, r3
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009392:	0bdb      	lsrs	r3, r3, #15
 8009394:	b2db      	uxtb	r3, r3
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	b2da      	uxtb	r2, r3
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093a4:	0b9b      	lsrs	r3, r3, #14
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	f003 0301 	and.w	r3, r3, #1
 80093ac:	b2da      	uxtb	r2, r3
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093b6:	0b5b      	lsrs	r3, r3, #13
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	f003 0301 	and.w	r3, r3, #1
 80093be:	b2da      	uxtb	r2, r3
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093c8:	0b1b      	lsrs	r3, r3, #12
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	f003 0301 	and.w	r3, r3, #1
 80093d0:	b2da      	uxtb	r2, r3
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	2200      	movs	r2, #0
 80093da:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d163      	bne.n	80094ac <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093e8:	009a      	lsls	r2, r3, #2
 80093ea:	f640 73fc 	movw	r3, #4092	; 0xffc
 80093ee:	4013      	ands	r3, r2
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80093f4:	0f92      	lsrs	r2, r2, #30
 80093f6:	431a      	orrs	r2, r3
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009400:	0edb      	lsrs	r3, r3, #27
 8009402:	b2db      	uxtb	r3, r3
 8009404:	f003 0307 	and.w	r3, r3, #7
 8009408:	b2da      	uxtb	r2, r3
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009412:	0e1b      	lsrs	r3, r3, #24
 8009414:	b2db      	uxtb	r3, r3
 8009416:	f003 0307 	and.w	r3, r3, #7
 800941a:	b2da      	uxtb	r2, r3
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009424:	0d5b      	lsrs	r3, r3, #21
 8009426:	b2db      	uxtb	r3, r3
 8009428:	f003 0307 	and.w	r3, r3, #7
 800942c:	b2da      	uxtb	r2, r3
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009436:	0c9b      	lsrs	r3, r3, #18
 8009438:	b2db      	uxtb	r3, r3
 800943a:	f003 0307 	and.w	r3, r3, #7
 800943e:	b2da      	uxtb	r2, r3
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009448:	0bdb      	lsrs	r3, r3, #15
 800944a:	b2db      	uxtb	r3, r3
 800944c:	f003 0307 	and.w	r3, r3, #7
 8009450:	b2da      	uxtb	r2, r3
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	1c5a      	adds	r2, r3, #1
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	7e1b      	ldrb	r3, [r3, #24]
 8009464:	b2db      	uxtb	r3, r3
 8009466:	f003 0307 	and.w	r3, r3, #7
 800946a:	3302      	adds	r3, #2
 800946c:	2201      	movs	r2, #1
 800946e:	fa02 f303 	lsl.w	r3, r2, r3
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009476:	fb03 f202 	mul.w	r2, r3, r2
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	7a1b      	ldrb	r3, [r3, #8]
 8009482:	b2db      	uxtb	r3, r3
 8009484:	f003 030f 	and.w	r3, r3, #15
 8009488:	2201      	movs	r2, #1
 800948a:	409a      	lsls	r2, r3
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009498:	0a52      	lsrs	r2, r2, #9
 800949a:	fb03 f202 	mul.w	r2, r3, r2
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094a8:	655a      	str	r2, [r3, #84]	; 0x54
 80094aa:	e031      	b.n	8009510 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d11d      	bne.n	80094f0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094b8:	041b      	lsls	r3, r3, #16
 80094ba:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80094c2:	0c1b      	lsrs	r3, r3, #16
 80094c4:	431a      	orrs	r2, r3
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	3301      	adds	r3, #1
 80094d0:	029a      	lsls	r2, r3, #10
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094e4:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	655a      	str	r2, [r3, #84]	; 0x54
 80094ee:	e00f      	b.n	8009510 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a58      	ldr	r2, [pc, #352]	; (8009658 <HAL_SD_GetCardCSD+0x344>)
 80094f6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2201      	movs	r2, #1
 8009508:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800950c:	2301      	movs	r3, #1
 800950e:	e09d      	b.n	800964c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009514:	0b9b      	lsrs	r3, r3, #14
 8009516:	b2db      	uxtb	r3, r3
 8009518:	f003 0301 	and.w	r3, r3, #1
 800951c:	b2da      	uxtb	r2, r3
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009526:	09db      	lsrs	r3, r3, #7
 8009528:	b2db      	uxtb	r3, r3
 800952a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800952e:	b2da      	uxtb	r2, r3
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009538:	b2db      	uxtb	r3, r3
 800953a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800953e:	b2da      	uxtb	r2, r3
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009548:	0fdb      	lsrs	r3, r3, #31
 800954a:	b2da      	uxtb	r2, r3
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009554:	0f5b      	lsrs	r3, r3, #29
 8009556:	b2db      	uxtb	r3, r3
 8009558:	f003 0303 	and.w	r3, r3, #3
 800955c:	b2da      	uxtb	r2, r3
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009566:	0e9b      	lsrs	r3, r3, #26
 8009568:	b2db      	uxtb	r3, r3
 800956a:	f003 0307 	and.w	r3, r3, #7
 800956e:	b2da      	uxtb	r2, r3
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009578:	0d9b      	lsrs	r3, r3, #22
 800957a:	b2db      	uxtb	r3, r3
 800957c:	f003 030f 	and.w	r3, r3, #15
 8009580:	b2da      	uxtb	r2, r3
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800958a:	0d5b      	lsrs	r3, r3, #21
 800958c:	b2db      	uxtb	r3, r3
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	b2da      	uxtb	r2, r3
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	2200      	movs	r2, #0
 800959e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095a6:	0c1b      	lsrs	r3, r3, #16
 80095a8:	b2db      	uxtb	r3, r3
 80095aa:	f003 0301 	and.w	r3, r3, #1
 80095ae:	b2da      	uxtb	r2, r3
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095ba:	0bdb      	lsrs	r3, r3, #15
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	f003 0301 	and.w	r3, r3, #1
 80095c2:	b2da      	uxtb	r2, r3
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095ce:	0b9b      	lsrs	r3, r3, #14
 80095d0:	b2db      	uxtb	r3, r3
 80095d2:	f003 0301 	and.w	r3, r3, #1
 80095d6:	b2da      	uxtb	r2, r3
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095e2:	0b5b      	lsrs	r3, r3, #13
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	b2da      	uxtb	r2, r3
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095f6:	0b1b      	lsrs	r3, r3, #12
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	f003 0301 	and.w	r3, r3, #1
 80095fe:	b2da      	uxtb	r2, r3
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800960a:	0a9b      	lsrs	r3, r3, #10
 800960c:	b2db      	uxtb	r3, r3
 800960e:	f003 0303 	and.w	r3, r3, #3
 8009612:	b2da      	uxtb	r2, r3
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800961e:	0a1b      	lsrs	r3, r3, #8
 8009620:	b2db      	uxtb	r3, r3
 8009622:	f003 0303 	and.w	r3, r3, #3
 8009626:	b2da      	uxtb	r2, r3
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009632:	085b      	lsrs	r3, r3, #1
 8009634:	b2db      	uxtb	r3, r3
 8009636:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800963a:	b2da      	uxtb	r2, r3
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	2201      	movs	r2, #1
 8009646:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	370c      	adds	r7, #12
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr
 8009658:	1fe00fff 	.word	0x1fe00fff

0800965c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b094      	sub	sp, #80	; 0x50
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8009666:	2300      	movs	r3, #0
 8009668:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009672:	b2db      	uxtb	r3, r3
 8009674:	2b03      	cmp	r3, #3
 8009676:	d101      	bne.n	800967c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	e0a7      	b.n	80097cc <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800967c:	f107 0308 	add.w	r3, r7, #8
 8009680:	4619      	mov	r1, r3
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f000 fb62 	bl	8009d4c <SD_SendSDStatus>
 8009688:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800968a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800968c:	2b00      	cmp	r3, #0
 800968e:	d011      	beq.n	80096b4 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a4f      	ldr	r2, [pc, #316]	; (80097d4 <HAL_SD_GetCardStatus+0x178>)
 8009696:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800969c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800969e:	431a      	orrs	r2, r3
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 80096ac:	2301      	movs	r3, #1
 80096ae:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80096b2:	e070      	b.n	8009796 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	099b      	lsrs	r3, r3, #6
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	f003 0303 	and.w	r3, r3, #3
 80096be:	b2da      	uxtb	r2, r3
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	095b      	lsrs	r3, r3, #5
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	f003 0301 	and.w	r3, r3, #1
 80096ce:	b2da      	uxtb	r2, r3
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	0a1b      	lsrs	r3, r3, #8
 80096d8:	b29b      	uxth	r3, r3
 80096da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80096de:	b29a      	uxth	r2, r3
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	0e1b      	lsrs	r3, r3, #24
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	4313      	orrs	r3, r2
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	061a      	lsls	r2, r3, #24
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	021b      	lsls	r3, r3, #8
 80096f6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80096fa:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	0a1b      	lsrs	r3, r3, #8
 8009700:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8009704:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	0e1b      	lsrs	r3, r3, #24
 800970a:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	b2da      	uxtb	r2, r3
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	0a1b      	lsrs	r3, r3, #8
 800971c:	b2da      	uxtb	r2, r3
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	0d1b      	lsrs	r3, r3, #20
 8009726:	b2db      	uxtb	r3, r3
 8009728:	f003 030f 	and.w	r3, r3, #15
 800972c:	b2da      	uxtb	r2, r3
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	0c1b      	lsrs	r3, r3, #16
 8009736:	b29b      	uxth	r3, r3
 8009738:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800973c:	b29a      	uxth	r2, r3
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	b29b      	uxth	r3, r3
 8009742:	b2db      	uxtb	r3, r3
 8009744:	b29b      	uxth	r3, r3
 8009746:	4313      	orrs	r3, r2
 8009748:	b29a      	uxth	r2, r3
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	0a9b      	lsrs	r3, r3, #10
 8009752:	b2db      	uxtb	r3, r3
 8009754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009758:	b2da      	uxtb	r2, r3
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	0a1b      	lsrs	r3, r3, #8
 8009762:	b2db      	uxtb	r3, r3
 8009764:	f003 0303 	and.w	r3, r3, #3
 8009768:	b2da      	uxtb	r2, r3
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	091b      	lsrs	r3, r3, #4
 8009772:	b2db      	uxtb	r3, r3
 8009774:	f003 030f 	and.w	r3, r3, #15
 8009778:	b2da      	uxtb	r2, r3
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	b2db      	uxtb	r3, r3
 8009782:	f003 030f 	and.w	r3, r3, #15
 8009786:	b2da      	uxtb	r2, r3
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	0e1b      	lsrs	r3, r3, #24
 8009790:	b2da      	uxtb	r2, r3
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800979e:	4618      	mov	r0, r3
 80097a0:	f001 fee6 	bl	800b570 <SDMMC_CmdBlockLength>
 80097a4:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80097a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00d      	beq.n	80097c8 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a08      	ldr	r2, [pc, #32]	; (80097d4 <HAL_SD_GetCardStatus+0x178>)
 80097b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097b8:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2201      	movs	r2, #1
 80097be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 80097c2:	2301      	movs	r3, #1
 80097c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 80097c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3750      	adds	r7, #80	; 0x50
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	1fe00fff 	.word	0x1fe00fff

080097d8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009822:	2300      	movs	r3, #0
}
 8009824:	4618      	mov	r0, r3
 8009826:	370c      	adds	r7, #12
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009830:	b590      	push	{r4, r7, lr}
 8009832:	b08d      	sub	sp, #52	; 0x34
 8009834:	af02      	add	r7, sp, #8
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800983a:	2300      	movs	r3, #0
 800983c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2203      	movs	r2, #3
 8009844:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800984c:	2b03      	cmp	r3, #3
 800984e:	d02e      	beq.n	80098ae <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009856:	d106      	bne.n	8009866 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800985c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	635a      	str	r2, [r3, #52]	; 0x34
 8009864:	e029      	b.n	80098ba <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800986c:	d10a      	bne.n	8009884 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 fb64 	bl	8009f3c <SD_WideBus_Enable>
 8009874:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800987a:	6a3b      	ldr	r3, [r7, #32]
 800987c:	431a      	orrs	r2, r3
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	635a      	str	r2, [r3, #52]	; 0x34
 8009882:	e01a      	b.n	80098ba <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d10a      	bne.n	80098a0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f000 fba1 	bl	8009fd2 <SD_WideBus_Disable>
 8009890:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009896:	6a3b      	ldr	r3, [r7, #32]
 8009898:	431a      	orrs	r2, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	635a      	str	r2, [r3, #52]	; 0x34
 800989e:	e00c      	b.n	80098ba <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098a4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	635a      	str	r2, [r3, #52]	; 0x34
 80098ac:	e005      	b.n	80098ba <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098b2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d007      	beq.n	80098d2 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a5f      	ldr	r2, [pc, #380]	; (8009a44 <HAL_SD_ConfigWideBusOperation+0x214>)
 80098c8:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80098d0:	e096      	b.n	8009a00 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80098d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80098d6:	f04f 0100 	mov.w	r1, #0
 80098da:	f7fd fdef 	bl	80074bc <HAL_RCCEx_GetPeriphCLKFreq>
 80098de:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	f000 8083 	beq.w	80099ee <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	691b      	ldr	r3, [r3, #16]
 80098fc:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	695a      	ldr	r2, [r3, #20]
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	4950      	ldr	r1, [pc, #320]	; (8009a48 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009906:	fba1 1303 	umull	r1, r3, r1, r3
 800990a:	0e1b      	lsrs	r3, r3, #24
 800990c:	429a      	cmp	r2, r3
 800990e:	d303      	bcc.n	8009918 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	695b      	ldr	r3, [r3, #20]
 8009914:	61bb      	str	r3, [r7, #24]
 8009916:	e05a      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800991c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009920:	d103      	bne.n	800992a <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	695b      	ldr	r3, [r3, #20]
 8009926:	61bb      	str	r3, [r7, #24]
 8009928:	e051      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800992e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009932:	d126      	bne.n	8009982 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	695b      	ldr	r3, [r3, #20]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d10e      	bne.n	800995a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800993c:	69fb      	ldr	r3, [r7, #28]
 800993e:	4a43      	ldr	r2, [pc, #268]	; (8009a4c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d906      	bls.n	8009952 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	4a40      	ldr	r2, [pc, #256]	; (8009a48 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009948:	fba2 2303 	umull	r2, r3, r2, r3
 800994c:	0e5b      	lsrs	r3, r3, #25
 800994e:	61bb      	str	r3, [r7, #24]
 8009950:	e03d      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	61bb      	str	r3, [r7, #24]
 8009958:	e039      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	695b      	ldr	r3, [r3, #20]
 800995e:	005b      	lsls	r3, r3, #1
 8009960:	69fa      	ldr	r2, [r7, #28]
 8009962:	fbb2 f3f3 	udiv	r3, r2, r3
 8009966:	4a39      	ldr	r2, [pc, #228]	; (8009a4c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d906      	bls.n	800997a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800996c:	69fb      	ldr	r3, [r7, #28]
 800996e:	4a36      	ldr	r2, [pc, #216]	; (8009a48 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009970:	fba2 2303 	umull	r2, r3, r2, r3
 8009974:	0e5b      	lsrs	r3, r3, #25
 8009976:	61bb      	str	r3, [r7, #24]
 8009978:	e029      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	695b      	ldr	r3, [r3, #20]
 800997e:	61bb      	str	r3, [r7, #24]
 8009980:	e025      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	695b      	ldr	r3, [r3, #20]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d10e      	bne.n	80099a8 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800998a:	69fb      	ldr	r3, [r7, #28]
 800998c:	4a30      	ldr	r2, [pc, #192]	; (8009a50 <HAL_SD_ConfigWideBusOperation+0x220>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d906      	bls.n	80099a0 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8009992:	69fb      	ldr	r3, [r7, #28]
 8009994:	4a2c      	ldr	r2, [pc, #176]	; (8009a48 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009996:	fba2 2303 	umull	r2, r3, r2, r3
 800999a:	0e1b      	lsrs	r3, r3, #24
 800999c:	61bb      	str	r3, [r7, #24]
 800999e:	e016      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	695b      	ldr	r3, [r3, #20]
 80099a4:	61bb      	str	r3, [r7, #24]
 80099a6:	e012      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	695b      	ldr	r3, [r3, #20]
 80099ac:	005b      	lsls	r3, r3, #1
 80099ae:	69fa      	ldr	r2, [r7, #28]
 80099b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099b4:	4a26      	ldr	r2, [pc, #152]	; (8009a50 <HAL_SD_ConfigWideBusOperation+0x220>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d906      	bls.n	80099c8 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	4a22      	ldr	r2, [pc, #136]	; (8009a48 <HAL_SD_ConfigWideBusOperation+0x218>)
 80099be:	fba2 2303 	umull	r2, r3, r2, r3
 80099c2:	0e1b      	lsrs	r3, r3, #24
 80099c4:	61bb      	str	r3, [r7, #24]
 80099c6:	e002      	b.n	80099ce <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	695b      	ldr	r3, [r3, #20]
 80099cc:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681c      	ldr	r4, [r3, #0]
 80099d2:	466a      	mov	r2, sp
 80099d4:	f107 0314 	add.w	r3, r7, #20
 80099d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80099dc:	e882 0003 	stmia.w	r2, {r0, r1}
 80099e0:	f107 0308 	add.w	r3, r7, #8
 80099e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80099e6:	4620      	mov	r0, r4
 80099e8:	f001 fce4 	bl	800b3b4 <SDMMC_Init>
 80099ec:	e008      	b.n	8009a00 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099f2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 80099fa:	2301      	movs	r3, #1
 80099fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f001 fdb1 	bl	800b570 <SDMMC_CmdBlockLength>
 8009a0e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009a10:	6a3b      	ldr	r3, [r7, #32]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d00c      	beq.n	8009a30 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a0a      	ldr	r2, [pc, #40]	; (8009a44 <HAL_SD_ConfigWideBusOperation+0x214>)
 8009a1c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a22:	6a3b      	ldr	r3, [r7, #32]
 8009a24:	431a      	orrs	r2, r3
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2201      	movs	r2, #1
 8009a34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8009a38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	372c      	adds	r7, #44	; 0x2c
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd90      	pop	{r4, r7, pc}
 8009a44:	1fe00fff 	.word	0x1fe00fff
 8009a48:	55e63b89 	.word	0x55e63b89
 8009a4c:	02faf080 	.word	0x02faf080
 8009a50:	017d7840 	.word	0x017d7840

08009a54 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b086      	sub	sp, #24
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009a60:	f107 030c 	add.w	r3, r7, #12
 8009a64:	4619      	mov	r1, r3
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fa40 	bl	8009eec <SD_SendStatus>
 8009a6c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d005      	beq.n	8009a80 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	431a      	orrs	r2, r3
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	0a5b      	lsrs	r3, r3, #9
 8009a84:	f003 030f 	and.w	r3, r3, #15
 8009a88:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009a8a:	693b      	ldr	r3, [r7, #16]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b090      	sub	sp, #64	; 0x40
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8009aa0:	f7f7 ff80 	bl	80019a4 <HAL_GetTick>
 8009aa4:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f001 fcdb 	bl	800b466 <SDMMC_GetPowerState>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d102      	bne.n	8009abc <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009ab6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009aba:	e0b5      	b.n	8009c28 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ac0:	2b03      	cmp	r3, #3
 8009ac2:	d02e      	beq.n	8009b22 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f001 ff26 	bl	800b91a <SDMMC_CmdSendCID>
 8009ace:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8009ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d001      	beq.n	8009ada <SD_InitCard+0x46>
    {
      return errorstate;
 8009ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad8:	e0a6      	b.n	8009c28 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2100      	movs	r1, #0
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f001 fd06 	bl	800b4f2 <SDMMC_GetResponse>
 8009ae6:	4602      	mov	r2, r0
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	2104      	movs	r1, #4
 8009af2:	4618      	mov	r0, r3
 8009af4:	f001 fcfd 	bl	800b4f2 <SDMMC_GetResponse>
 8009af8:	4602      	mov	r2, r0
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2108      	movs	r1, #8
 8009b04:	4618      	mov	r0, r3
 8009b06:	f001 fcf4 	bl	800b4f2 <SDMMC_GetResponse>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	210c      	movs	r1, #12
 8009b16:	4618      	mov	r0, r3
 8009b18:	f001 fceb 	bl	800b4f2 <SDMMC_GetResponse>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b26:	2b03      	cmp	r3, #3
 8009b28:	d01d      	beq.n	8009b66 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8009b2a:	e019      	b.n	8009b60 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f107 020a 	add.w	r2, r7, #10
 8009b34:	4611      	mov	r1, r2
 8009b36:	4618      	mov	r0, r3
 8009b38:	f001 ff2e 	bl	800b998 <SDMMC_CmdSetRelAdd>
 8009b3c:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8009b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d001      	beq.n	8009b48 <SD_InitCard+0xb4>
      {
        return errorstate;
 8009b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b46:	e06f      	b.n	8009c28 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8009b48:	f7f7 ff2c 	bl	80019a4 <HAL_GetTick>
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b50:	1ad3      	subs	r3, r2, r3
 8009b52:	f241 3287 	movw	r2, #4999	; 0x1387
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d902      	bls.n	8009b60 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8009b5a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009b5e:	e063      	b.n	8009c28 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8009b60:	897b      	ldrh	r3, [r7, #10]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d0e2      	beq.n	8009b2c <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b6a:	2b03      	cmp	r3, #3
 8009b6c:	d036      	beq.n	8009bdc <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009b6e:	897b      	ldrh	r3, [r7, #10]
 8009b70:	461a      	mov	r2, r3
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b7e:	041b      	lsls	r3, r3, #16
 8009b80:	4619      	mov	r1, r3
 8009b82:	4610      	mov	r0, r2
 8009b84:	f001 fee8 	bl	800b958 <SDMMC_CmdSendCSD>
 8009b88:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8009b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d001      	beq.n	8009b94 <SD_InitCard+0x100>
    {
      return errorstate;
 8009b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b92:	e049      	b.n	8009c28 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2100      	movs	r1, #0
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f001 fca9 	bl	800b4f2 <SDMMC_GetResponse>
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2104      	movs	r1, #4
 8009bac:	4618      	mov	r0, r3
 8009bae:	f001 fca0 	bl	800b4f2 <SDMMC_GetResponse>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	2108      	movs	r1, #8
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f001 fc97 	bl	800b4f2 <SDMMC_GetResponse>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	210c      	movs	r1, #12
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f001 fc8e 	bl	800b4f2 <SDMMC_GetResponse>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	2104      	movs	r1, #4
 8009be2:	4618      	mov	r0, r3
 8009be4:	f001 fc85 	bl	800b4f2 <SDMMC_GetResponse>
 8009be8:	4603      	mov	r3, r0
 8009bea:	0d1a      	lsrs	r2, r3, #20
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009bf0:	f107 030c 	add.w	r3, r7, #12
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f7ff fb8c 	bl	8009314 <HAL_SD_GetCardCSD>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d002      	beq.n	8009c08 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009c02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009c06:	e00f      	b.n	8009c28 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681a      	ldr	r2, [r3, #0]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c10:	041b      	lsls	r3, r3, #16
 8009c12:	4619      	mov	r1, r3
 8009c14:	4610      	mov	r0, r2
 8009c16:	f001 fd97 	bl	800b748 <SDMMC_CmdSelDesel>
 8009c1a:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8009c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d001      	beq.n	8009c26 <SD_InitCard+0x192>
  {
    return errorstate;
 8009c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c24:	e000      	b.n	8009c28 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3740      	adds	r7, #64	; 0x40
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b086      	sub	sp, #24
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8009c40:	2300      	movs	r3, #0
 8009c42:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f001 fda0 	bl	800b78e <SDMMC_CmdGoIdleState>
 8009c4e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d001      	beq.n	8009c5a <SD_PowerON+0x2a>
  {
    return errorstate;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	e072      	b.n	8009d40 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f001 fdb3 	bl	800b7ca <SDMMC_CmdOperCond>
 8009c64:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c6c:	d10d      	bne.n	8009c8a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f001 fd88 	bl	800b78e <SDMMC_CmdGoIdleState>
 8009c7e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d004      	beq.n	8009c90 <SD_PowerON+0x60>
    {
      return errorstate;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	e05a      	b.n	8009d40 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	d137      	bne.n	8009d08 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f001 fdb3 	bl	800b80a <SDMMC_CmdAppCommand>
 8009ca4:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d02d      	beq.n	8009d08 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009cac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009cb0:	e046      	b.n	8009d40 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	2100      	movs	r1, #0
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f001 fda6 	bl	800b80a <SDMMC_CmdAppCommand>
 8009cbe:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d001      	beq.n	8009cca <SD_PowerON+0x9a>
    {
      return errorstate;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	e03a      	b.n	8009d40 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	491e      	ldr	r1, [pc, #120]	; (8009d48 <SD_PowerON+0x118>)
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f001 fdbd 	bl	800b850 <SDMMC_CmdAppOperCommand>
 8009cd6:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d002      	beq.n	8009ce4 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009cde:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009ce2:	e02d      	b.n	8009d40 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	2100      	movs	r1, #0
 8009cea:	4618      	mov	r0, r3
 8009cec:	f001 fc01 	bl	800b4f2 <SDMMC_GetResponse>
 8009cf0:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	0fdb      	lsrs	r3, r3, #31
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d101      	bne.n	8009cfe <SD_PowerON+0xce>
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e000      	b.n	8009d00 <SD_PowerON+0xd0>
 8009cfe:	2300      	movs	r3, #0
 8009d00:	613b      	str	r3, [r7, #16]

    count++;
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	3301      	adds	r3, #1
 8009d06:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d802      	bhi.n	8009d18 <SD_PowerON+0xe8>
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d0cc      	beq.n	8009cb2 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d902      	bls.n	8009d28 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009d22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009d26:	e00b      	b.n	8009d40 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d002      	beq.n	8009d3e <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3718      	adds	r7, #24
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}
 8009d48:	c1100000 	.word	0xc1100000

08009d4c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b08c      	sub	sp, #48	; 0x30
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009d56:	f7f7 fe25 	bl	80019a4 <HAL_GetTick>
 8009d5a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	2100      	movs	r1, #0
 8009d66:	4618      	mov	r0, r3
 8009d68:	f001 fbc3 	bl	800b4f2 <SDMMC_GetResponse>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d72:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009d76:	d102      	bne.n	8009d7e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009d78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009d7c:	e0b0      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2140      	movs	r1, #64	; 0x40
 8009d84:	4618      	mov	r0, r3
 8009d86:	f001 fbf3 	bl	800b570 <SDMMC_CmdBlockLength>
 8009d8a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009d8c:	6a3b      	ldr	r3, [r7, #32]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d005      	beq.n	8009d9e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8009d9a:	6a3b      	ldr	r3, [r7, #32]
 8009d9c:	e0a0      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681a      	ldr	r2, [r3, #0]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009da6:	041b      	lsls	r3, r3, #16
 8009da8:	4619      	mov	r1, r3
 8009daa:	4610      	mov	r0, r2
 8009dac:	f001 fd2d 	bl	800b80a <SDMMC_CmdAppCommand>
 8009db0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009db2:	6a3b      	ldr	r3, [r7, #32]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d005      	beq.n	8009dc4 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8009dc0:	6a3b      	ldr	r3, [r7, #32]
 8009dc2:	e08d      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc8:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8009dca:	2340      	movs	r3, #64	; 0x40
 8009dcc:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8009dce:	2360      	movs	r3, #96	; 0x60
 8009dd0:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009dd2:	2302      	movs	r3, #2
 8009dd4:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f107 0208 	add.w	r2, r7, #8
 8009de6:	4611      	mov	r1, r2
 8009de8:	4618      	mov	r0, r3
 8009dea:	f001 fb95 	bl	800b518 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4618      	mov	r0, r3
 8009df4:	f001 fe15 	bl	800ba22 <SDMMC_CmdStatusRegister>
 8009df8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009dfa:	6a3b      	ldr	r3, [r7, #32]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d02b      	beq.n	8009e58 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8009e08:	6a3b      	ldr	r3, [r7, #32]
 8009e0a:	e069      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d013      	beq.n	8009e42 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e1e:	e00d      	b.n	8009e3c <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f001 faef 	bl	800b408 <SDMMC_ReadFIFO>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e2e:	601a      	str	r2, [r3, #0]
        pData++;
 8009e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e32:	3304      	adds	r3, #4
 8009e34:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 8009e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e38:	3301      	adds	r3, #1
 8009e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e3e:	2b07      	cmp	r3, #7
 8009e40:	d9ee      	bls.n	8009e20 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009e42:	f7f7 fdaf 	bl	80019a4 <HAL_GetTick>
 8009e46:	4602      	mov	r2, r0
 8009e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4a:	1ad3      	subs	r3, r2, r3
 8009e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e50:	d102      	bne.n	8009e58 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009e52:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e56:	e043      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e5e:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d0d2      	beq.n	8009e0c <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e6c:	f003 0308 	and.w	r3, r3, #8
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d001      	beq.n	8009e78 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009e74:	2308      	movs	r3, #8
 8009e76:	e033      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e7e:	f003 0302 	and.w	r3, r3, #2
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d001      	beq.n	8009e8a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009e86:	2302      	movs	r3, #2
 8009e88:	e02a      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e90:	f003 0320 	and.w	r3, r3, #32
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d017      	beq.n	8009ec8 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009e98:	2320      	movs	r3, #32
 8009e9a:	e021      	b.n	8009ee0 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f001 fab1 	bl	800b408 <SDMMC_ReadFIFO>
 8009ea6:	4602      	mov	r2, r0
 8009ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eaa:	601a      	str	r2, [r3, #0]
    pData++;
 8009eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eae:	3304      	adds	r3, #4
 8009eb0:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009eb2:	f7f7 fd77 	bl	80019a4 <HAL_GetTick>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eba:	1ad3      	subs	r3, r2, r3
 8009ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ec0:	d102      	bne.n	8009ec8 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009ec2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ec6:	e00b      	b.n	8009ee0 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ece:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1e2      	bne.n	8009e9c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a03      	ldr	r2, [pc, #12]	; (8009ee8 <SD_SendSDStatus+0x19c>)
 8009edc:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 8009ede:	2300      	movs	r3, #0
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3730      	adds	r7, #48	; 0x30
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}
 8009ee8:	18000f3a 	.word	0x18000f3a

08009eec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d102      	bne.n	8009f02 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009efc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009f00:	e018      	b.n	8009f34 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f0a:	041b      	lsls	r3, r3, #16
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	4610      	mov	r0, r2
 8009f10:	f001 fd64 	bl	800b9dc <SDMMC_CmdSendStatus>
 8009f14:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d001      	beq.n	8009f20 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	e009      	b.n	8009f34 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	2100      	movs	r1, #0
 8009f26:	4618      	mov	r0, r3
 8009f28:	f001 fae3 	bl	800b4f2 <SDMMC_GetResponse>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009f32:	2300      	movs	r3, #0
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3710      	adds	r7, #16
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b086      	sub	sp, #24
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009f44:	2300      	movs	r3, #0
 8009f46:	60fb      	str	r3, [r7, #12]
 8009f48:	2300      	movs	r3, #0
 8009f4a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2100      	movs	r1, #0
 8009f52:	4618      	mov	r0, r3
 8009f54:	f001 facd 	bl	800b4f2 <SDMMC_GetResponse>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009f62:	d102      	bne.n	8009f6a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009f64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009f68:	e02f      	b.n	8009fca <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009f6a:	f107 030c 	add.w	r3, r7, #12
 8009f6e:	4619      	mov	r1, r3
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f000 f879 	bl	800a068 <SD_FindSCR>
 8009f76:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d001      	beq.n	8009f82 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	e023      	b.n	8009fca <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d01c      	beq.n	8009fc6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681a      	ldr	r2, [r3, #0]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f94:	041b      	lsls	r3, r3, #16
 8009f96:	4619      	mov	r1, r3
 8009f98:	4610      	mov	r0, r2
 8009f9a:	f001 fc36 	bl	800b80a <SDMMC_CmdAppCommand>
 8009f9e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d001      	beq.n	8009faa <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	e00f      	b.n	8009fca <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2102      	movs	r1, #2
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	f001 fc6d 	bl	800b890 <SDMMC_CmdBusWidth>
 8009fb6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d001      	beq.n	8009fc2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	e003      	b.n	8009fca <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	e001      	b.n	8009fca <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009fc6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3718      	adds	r7, #24
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b086      	sub	sp, #24
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009fda:	2300      	movs	r3, #0
 8009fdc:	60fb      	str	r3, [r7, #12]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2100      	movs	r1, #0
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f001 fa82 	bl	800b4f2 <SDMMC_GetResponse>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ff4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009ff8:	d102      	bne.n	800a000 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009ffa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009ffe:	e02f      	b.n	800a060 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a000:	f107 030c 	add.w	r3, r7, #12
 800a004:	4619      	mov	r1, r3
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f000 f82e 	bl	800a068 <SD_FindSCR>
 800a00c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d001      	beq.n	800a018 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	e023      	b.n	800a060 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d01c      	beq.n	800a05c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a02a:	041b      	lsls	r3, r3, #16
 800a02c:	4619      	mov	r1, r3
 800a02e:	4610      	mov	r0, r2
 800a030:	f001 fbeb 	bl	800b80a <SDMMC_CmdAppCommand>
 800a034:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d001      	beq.n	800a040 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	e00f      	b.n	800a060 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2100      	movs	r1, #0
 800a046:	4618      	mov	r0, r3
 800a048:	f001 fc22 	bl	800b890 <SDMMC_CmdBusWidth>
 800a04c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	e003      	b.n	800a060 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a058:	2300      	movs	r3, #0
 800a05a:	e001      	b.n	800a060 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a05c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800a060:	4618      	mov	r0, r3
 800a062:	3718      	adds	r7, #24
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b08e      	sub	sp, #56	; 0x38
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a072:	f7f7 fc97 	bl	80019a4 <HAL_GetTick>
 800a076:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800a078:	2300      	movs	r3, #0
 800a07a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800a07c:	2300      	movs	r3, #0
 800a07e:	60bb      	str	r3, [r7, #8]
 800a080:	2300      	movs	r3, #0
 800a082:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2108      	movs	r1, #8
 800a08e:	4618      	mov	r0, r3
 800a090:	f001 fa6e 	bl	800b570 <SDMMC_CmdBlockLength>
 800a094:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800a096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d001      	beq.n	800a0a0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a09c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a09e:	e0ad      	b.n	800a1fc <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0a8:	041b      	lsls	r3, r3, #16
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	f001 fbac 	bl	800b80a <SDMMC_CmdAppCommand>
 800a0b2:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800a0b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d001      	beq.n	800a0be <SD_FindSCR+0x56>
  {
    return errorstate;
 800a0ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0bc:	e09e      	b.n	800a1fc <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a0be:	f04f 33ff 	mov.w	r3, #4294967295
 800a0c2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a0c4:	2308      	movs	r3, #8
 800a0c6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800a0c8:	2330      	movs	r3, #48	; 0x30
 800a0ca:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a0cc:	2302      	movs	r3, #2
 800a0ce:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f107 0210 	add.w	r2, r7, #16
 800a0e0:	4611      	mov	r1, r2
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f001 fa18 	bl	800b518 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f001 fbf2 	bl	800b8d6 <SDMMC_CmdSendSCR>
 800a0f2:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800a0f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d027      	beq.n	800a14a <SD_FindSCR+0xe2>
  {
    return errorstate;
 800a0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fc:	e07e      	b.n	800a1fc <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a104:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d113      	bne.n	800a134 <SD_FindSCR+0xcc>
 800a10c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d110      	bne.n	800a134 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4618      	mov	r0, r3
 800a118:	f001 f976 	bl	800b408 <SDMMC_ReadFIFO>
 800a11c:	4603      	mov	r3, r0
 800a11e:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4618      	mov	r0, r3
 800a126:	f001 f96f 	bl	800b408 <SDMMC_ReadFIFO>
 800a12a:	4603      	mov	r3, r0
 800a12c:	60fb      	str	r3, [r7, #12]
      index++;
 800a12e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a130:	3301      	adds	r3, #1
 800a132:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a134:	f7f7 fc36 	bl	80019a4 <HAL_GetTick>
 800a138:	4602      	mov	r2, r0
 800a13a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a142:	d102      	bne.n	800a14a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a144:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a148:	e058      	b.n	800a1fc <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a150:	f240 532a 	movw	r3, #1322	; 0x52a
 800a154:	4013      	ands	r3, r2
 800a156:	2b00      	cmp	r3, #0
 800a158:	d0d1      	beq.n	800a0fe <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a160:	f003 0308 	and.w	r3, r3, #8
 800a164:	2b00      	cmp	r3, #0
 800a166:	d005      	beq.n	800a174 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2208      	movs	r2, #8
 800a16e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a170:	2308      	movs	r3, #8
 800a172:	e043      	b.n	800a1fc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a17a:	f003 0302 	and.w	r3, r3, #2
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d005      	beq.n	800a18e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2202      	movs	r2, #2
 800a188:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a18a:	2302      	movs	r3, #2
 800a18c:	e036      	b.n	800a1fc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a194:	f003 0320 	and.w	r3, r3, #32
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d005      	beq.n	800a1a8 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2220      	movs	r2, #32
 800a1a2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a1a4:	2320      	movs	r3, #32
 800a1a6:	e029      	b.n	800a1fc <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4a15      	ldr	r2, [pc, #84]	; (800a204 <SD_FindSCR+0x19c>)
 800a1ae:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	061a      	lsls	r2, r3, #24
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	021b      	lsls	r3, r3, #8
 800a1b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a1bc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	0a1b      	lsrs	r3, r3, #8
 800a1c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800a1c6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	0e1b      	lsrs	r3, r3, #24
 800a1cc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800a1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1d0:	601a      	str	r2, [r3, #0]
    scr++;
 800a1d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1d4:	3304      	adds	r3, #4
 800a1d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	061a      	lsls	r2, r3, #24
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	021b      	lsls	r3, r3, #8
 800a1e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a1e4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	0a1b      	lsrs	r3, r3, #8
 800a1ea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800a1ee:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	0e1b      	lsrs	r3, r3, #24
 800a1f4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800a1f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1f8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a1fa:	2300      	movs	r3, #0
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	3738      	adds	r7, #56	; 0x38
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}
 800a204:	18000f3a 	.word	0x18000f3a

0800a208 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b082      	sub	sp, #8
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d101      	bne.n	800a21a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a216:	2301      	movs	r3, #1
 800a218:	e042      	b.n	800a2a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a220:	2b00      	cmp	r3, #0
 800a222:	d106      	bne.n	800a232 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f7f7 fa25 	bl	800167c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2224      	movs	r2, #36	; 0x24
 800a236:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f022 0201 	bic.w	r2, r2, #1
 800a248:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 f82c 	bl	800a2a8 <UART_SetConfig>
 800a250:	4603      	mov	r3, r0
 800a252:	2b01      	cmp	r3, #1
 800a254:	d101      	bne.n	800a25a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e022      	b.n	800a2a0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d002      	beq.n	800a268 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 fd88 	bl	800ad78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	685a      	ldr	r2, [r3, #4]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a276:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	689a      	ldr	r2, [r3, #8]
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a286:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	681a      	ldr	r2, [r3, #0]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f042 0201 	orr.w	r2, r2, #1
 800a296:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 fe0f 	bl	800aebc <UART_CheckIdleState>
 800a29e:	4603      	mov	r3, r0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3708      	adds	r7, #8
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a2a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a2ac:	b092      	sub	sp, #72	; 0x48
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	689a      	ldr	r2, [r3, #8]
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	691b      	ldr	r3, [r3, #16]
 800a2c0:	431a      	orrs	r2, r3
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	695b      	ldr	r3, [r3, #20]
 800a2c6:	431a      	orrs	r2, r3
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	69db      	ldr	r3, [r3, #28]
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	4bbe      	ldr	r3, [pc, #760]	; (800a5d0 <UART_SetConfig+0x328>)
 800a2d8:	4013      	ands	r3, r2
 800a2da:	697a      	ldr	r2, [r7, #20]
 800a2dc:	6812      	ldr	r2, [r2, #0]
 800a2de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a2e0:	430b      	orrs	r3, r1
 800a2e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	68da      	ldr	r2, [r3, #12]
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	430a      	orrs	r2, r1
 800a2f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	699b      	ldr	r3, [r3, #24]
 800a2fe:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4ab3      	ldr	r2, [pc, #716]	; (800a5d4 <UART_SetConfig+0x32c>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d004      	beq.n	800a314 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	6a1b      	ldr	r3, [r3, #32]
 800a30e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a310:	4313      	orrs	r3, r2
 800a312:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	689a      	ldr	r2, [r3, #8]
 800a31a:	4baf      	ldr	r3, [pc, #700]	; (800a5d8 <UART_SetConfig+0x330>)
 800a31c:	4013      	ands	r3, r2
 800a31e:	697a      	ldr	r2, [r7, #20]
 800a320:	6812      	ldr	r2, [r2, #0]
 800a322:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a324:	430b      	orrs	r3, r1
 800a326:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a32e:	f023 010f 	bic.w	r1, r3, #15
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	430a      	orrs	r2, r1
 800a33c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a33e:	697b      	ldr	r3, [r7, #20]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4aa6      	ldr	r2, [pc, #664]	; (800a5dc <UART_SetConfig+0x334>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d177      	bne.n	800a438 <UART_SetConfig+0x190>
 800a348:	4ba5      	ldr	r3, [pc, #660]	; (800a5e0 <UART_SetConfig+0x338>)
 800a34a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a34c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a350:	2b28      	cmp	r3, #40	; 0x28
 800a352:	d86d      	bhi.n	800a430 <UART_SetConfig+0x188>
 800a354:	a201      	add	r2, pc, #4	; (adr r2, 800a35c <UART_SetConfig+0xb4>)
 800a356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a35a:	bf00      	nop
 800a35c:	0800a401 	.word	0x0800a401
 800a360:	0800a431 	.word	0x0800a431
 800a364:	0800a431 	.word	0x0800a431
 800a368:	0800a431 	.word	0x0800a431
 800a36c:	0800a431 	.word	0x0800a431
 800a370:	0800a431 	.word	0x0800a431
 800a374:	0800a431 	.word	0x0800a431
 800a378:	0800a431 	.word	0x0800a431
 800a37c:	0800a409 	.word	0x0800a409
 800a380:	0800a431 	.word	0x0800a431
 800a384:	0800a431 	.word	0x0800a431
 800a388:	0800a431 	.word	0x0800a431
 800a38c:	0800a431 	.word	0x0800a431
 800a390:	0800a431 	.word	0x0800a431
 800a394:	0800a431 	.word	0x0800a431
 800a398:	0800a431 	.word	0x0800a431
 800a39c:	0800a411 	.word	0x0800a411
 800a3a0:	0800a431 	.word	0x0800a431
 800a3a4:	0800a431 	.word	0x0800a431
 800a3a8:	0800a431 	.word	0x0800a431
 800a3ac:	0800a431 	.word	0x0800a431
 800a3b0:	0800a431 	.word	0x0800a431
 800a3b4:	0800a431 	.word	0x0800a431
 800a3b8:	0800a431 	.word	0x0800a431
 800a3bc:	0800a419 	.word	0x0800a419
 800a3c0:	0800a431 	.word	0x0800a431
 800a3c4:	0800a431 	.word	0x0800a431
 800a3c8:	0800a431 	.word	0x0800a431
 800a3cc:	0800a431 	.word	0x0800a431
 800a3d0:	0800a431 	.word	0x0800a431
 800a3d4:	0800a431 	.word	0x0800a431
 800a3d8:	0800a431 	.word	0x0800a431
 800a3dc:	0800a421 	.word	0x0800a421
 800a3e0:	0800a431 	.word	0x0800a431
 800a3e4:	0800a431 	.word	0x0800a431
 800a3e8:	0800a431 	.word	0x0800a431
 800a3ec:	0800a431 	.word	0x0800a431
 800a3f0:	0800a431 	.word	0x0800a431
 800a3f4:	0800a431 	.word	0x0800a431
 800a3f8:	0800a431 	.word	0x0800a431
 800a3fc:	0800a429 	.word	0x0800a429
 800a400:	2301      	movs	r3, #1
 800a402:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a406:	e222      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a408:	2304      	movs	r3, #4
 800a40a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a40e:	e21e      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a410:	2308      	movs	r3, #8
 800a412:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a416:	e21a      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a418:	2310      	movs	r3, #16
 800a41a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a41e:	e216      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a420:	2320      	movs	r3, #32
 800a422:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a426:	e212      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a428:	2340      	movs	r3, #64	; 0x40
 800a42a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a42e:	e20e      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a430:	2380      	movs	r3, #128	; 0x80
 800a432:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a436:	e20a      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a69      	ldr	r2, [pc, #420]	; (800a5e4 <UART_SetConfig+0x33c>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d130      	bne.n	800a4a4 <UART_SetConfig+0x1fc>
 800a442:	4b67      	ldr	r3, [pc, #412]	; (800a5e0 <UART_SetConfig+0x338>)
 800a444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a446:	f003 0307 	and.w	r3, r3, #7
 800a44a:	2b05      	cmp	r3, #5
 800a44c:	d826      	bhi.n	800a49c <UART_SetConfig+0x1f4>
 800a44e:	a201      	add	r2, pc, #4	; (adr r2, 800a454 <UART_SetConfig+0x1ac>)
 800a450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a454:	0800a46d 	.word	0x0800a46d
 800a458:	0800a475 	.word	0x0800a475
 800a45c:	0800a47d 	.word	0x0800a47d
 800a460:	0800a485 	.word	0x0800a485
 800a464:	0800a48d 	.word	0x0800a48d
 800a468:	0800a495 	.word	0x0800a495
 800a46c:	2300      	movs	r3, #0
 800a46e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a472:	e1ec      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a474:	2304      	movs	r3, #4
 800a476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a47a:	e1e8      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a47c:	2308      	movs	r3, #8
 800a47e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a482:	e1e4      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a484:	2310      	movs	r3, #16
 800a486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a48a:	e1e0      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a48c:	2320      	movs	r3, #32
 800a48e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a492:	e1dc      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a494:	2340      	movs	r3, #64	; 0x40
 800a496:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a49a:	e1d8      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a49c:	2380      	movs	r3, #128	; 0x80
 800a49e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4a2:	e1d4      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a4f      	ldr	r2, [pc, #316]	; (800a5e8 <UART_SetConfig+0x340>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d130      	bne.n	800a510 <UART_SetConfig+0x268>
 800a4ae:	4b4c      	ldr	r3, [pc, #304]	; (800a5e0 <UART_SetConfig+0x338>)
 800a4b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4b2:	f003 0307 	and.w	r3, r3, #7
 800a4b6:	2b05      	cmp	r3, #5
 800a4b8:	d826      	bhi.n	800a508 <UART_SetConfig+0x260>
 800a4ba:	a201      	add	r2, pc, #4	; (adr r2, 800a4c0 <UART_SetConfig+0x218>)
 800a4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c0:	0800a4d9 	.word	0x0800a4d9
 800a4c4:	0800a4e1 	.word	0x0800a4e1
 800a4c8:	0800a4e9 	.word	0x0800a4e9
 800a4cc:	0800a4f1 	.word	0x0800a4f1
 800a4d0:	0800a4f9 	.word	0x0800a4f9
 800a4d4:	0800a501 	.word	0x0800a501
 800a4d8:	2300      	movs	r3, #0
 800a4da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4de:	e1b6      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a4e0:	2304      	movs	r3, #4
 800a4e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4e6:	e1b2      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a4e8:	2308      	movs	r3, #8
 800a4ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4ee:	e1ae      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a4f0:	2310      	movs	r3, #16
 800a4f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4f6:	e1aa      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a4f8:	2320      	movs	r3, #32
 800a4fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4fe:	e1a6      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a500:	2340      	movs	r3, #64	; 0x40
 800a502:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a506:	e1a2      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a508:	2380      	movs	r3, #128	; 0x80
 800a50a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a50e:	e19e      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a35      	ldr	r2, [pc, #212]	; (800a5ec <UART_SetConfig+0x344>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d130      	bne.n	800a57c <UART_SetConfig+0x2d4>
 800a51a:	4b31      	ldr	r3, [pc, #196]	; (800a5e0 <UART_SetConfig+0x338>)
 800a51c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a51e:	f003 0307 	and.w	r3, r3, #7
 800a522:	2b05      	cmp	r3, #5
 800a524:	d826      	bhi.n	800a574 <UART_SetConfig+0x2cc>
 800a526:	a201      	add	r2, pc, #4	; (adr r2, 800a52c <UART_SetConfig+0x284>)
 800a528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a52c:	0800a545 	.word	0x0800a545
 800a530:	0800a54d 	.word	0x0800a54d
 800a534:	0800a555 	.word	0x0800a555
 800a538:	0800a55d 	.word	0x0800a55d
 800a53c:	0800a565 	.word	0x0800a565
 800a540:	0800a56d 	.word	0x0800a56d
 800a544:	2300      	movs	r3, #0
 800a546:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a54a:	e180      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a54c:	2304      	movs	r3, #4
 800a54e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a552:	e17c      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a554:	2308      	movs	r3, #8
 800a556:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a55a:	e178      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a55c:	2310      	movs	r3, #16
 800a55e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a562:	e174      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a564:	2320      	movs	r3, #32
 800a566:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a56a:	e170      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a56c:	2340      	movs	r3, #64	; 0x40
 800a56e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a572:	e16c      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a574:	2380      	movs	r3, #128	; 0x80
 800a576:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a57a:	e168      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a1b      	ldr	r2, [pc, #108]	; (800a5f0 <UART_SetConfig+0x348>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d142      	bne.n	800a60c <UART_SetConfig+0x364>
 800a586:	4b16      	ldr	r3, [pc, #88]	; (800a5e0 <UART_SetConfig+0x338>)
 800a588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a58a:	f003 0307 	and.w	r3, r3, #7
 800a58e:	2b05      	cmp	r3, #5
 800a590:	d838      	bhi.n	800a604 <UART_SetConfig+0x35c>
 800a592:	a201      	add	r2, pc, #4	; (adr r2, 800a598 <UART_SetConfig+0x2f0>)
 800a594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a598:	0800a5b1 	.word	0x0800a5b1
 800a59c:	0800a5b9 	.word	0x0800a5b9
 800a5a0:	0800a5c1 	.word	0x0800a5c1
 800a5a4:	0800a5c9 	.word	0x0800a5c9
 800a5a8:	0800a5f5 	.word	0x0800a5f5
 800a5ac:	0800a5fd 	.word	0x0800a5fd
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5b6:	e14a      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a5b8:	2304      	movs	r3, #4
 800a5ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5be:	e146      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a5c0:	2308      	movs	r3, #8
 800a5c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5c6:	e142      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a5c8:	2310      	movs	r3, #16
 800a5ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5ce:	e13e      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a5d0:	cfff69f3 	.word	0xcfff69f3
 800a5d4:	58000c00 	.word	0x58000c00
 800a5d8:	11fff4ff 	.word	0x11fff4ff
 800a5dc:	40011000 	.word	0x40011000
 800a5e0:	58024400 	.word	0x58024400
 800a5e4:	40004400 	.word	0x40004400
 800a5e8:	40004800 	.word	0x40004800
 800a5ec:	40004c00 	.word	0x40004c00
 800a5f0:	40005000 	.word	0x40005000
 800a5f4:	2320      	movs	r3, #32
 800a5f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5fa:	e128      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a5fc:	2340      	movs	r3, #64	; 0x40
 800a5fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a602:	e124      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a604:	2380      	movs	r3, #128	; 0x80
 800a606:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a60a:	e120      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4acb      	ldr	r2, [pc, #812]	; (800a940 <UART_SetConfig+0x698>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d176      	bne.n	800a704 <UART_SetConfig+0x45c>
 800a616:	4bcb      	ldr	r3, [pc, #812]	; (800a944 <UART_SetConfig+0x69c>)
 800a618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a61a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a61e:	2b28      	cmp	r3, #40	; 0x28
 800a620:	d86c      	bhi.n	800a6fc <UART_SetConfig+0x454>
 800a622:	a201      	add	r2, pc, #4	; (adr r2, 800a628 <UART_SetConfig+0x380>)
 800a624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a628:	0800a6cd 	.word	0x0800a6cd
 800a62c:	0800a6fd 	.word	0x0800a6fd
 800a630:	0800a6fd 	.word	0x0800a6fd
 800a634:	0800a6fd 	.word	0x0800a6fd
 800a638:	0800a6fd 	.word	0x0800a6fd
 800a63c:	0800a6fd 	.word	0x0800a6fd
 800a640:	0800a6fd 	.word	0x0800a6fd
 800a644:	0800a6fd 	.word	0x0800a6fd
 800a648:	0800a6d5 	.word	0x0800a6d5
 800a64c:	0800a6fd 	.word	0x0800a6fd
 800a650:	0800a6fd 	.word	0x0800a6fd
 800a654:	0800a6fd 	.word	0x0800a6fd
 800a658:	0800a6fd 	.word	0x0800a6fd
 800a65c:	0800a6fd 	.word	0x0800a6fd
 800a660:	0800a6fd 	.word	0x0800a6fd
 800a664:	0800a6fd 	.word	0x0800a6fd
 800a668:	0800a6dd 	.word	0x0800a6dd
 800a66c:	0800a6fd 	.word	0x0800a6fd
 800a670:	0800a6fd 	.word	0x0800a6fd
 800a674:	0800a6fd 	.word	0x0800a6fd
 800a678:	0800a6fd 	.word	0x0800a6fd
 800a67c:	0800a6fd 	.word	0x0800a6fd
 800a680:	0800a6fd 	.word	0x0800a6fd
 800a684:	0800a6fd 	.word	0x0800a6fd
 800a688:	0800a6e5 	.word	0x0800a6e5
 800a68c:	0800a6fd 	.word	0x0800a6fd
 800a690:	0800a6fd 	.word	0x0800a6fd
 800a694:	0800a6fd 	.word	0x0800a6fd
 800a698:	0800a6fd 	.word	0x0800a6fd
 800a69c:	0800a6fd 	.word	0x0800a6fd
 800a6a0:	0800a6fd 	.word	0x0800a6fd
 800a6a4:	0800a6fd 	.word	0x0800a6fd
 800a6a8:	0800a6ed 	.word	0x0800a6ed
 800a6ac:	0800a6fd 	.word	0x0800a6fd
 800a6b0:	0800a6fd 	.word	0x0800a6fd
 800a6b4:	0800a6fd 	.word	0x0800a6fd
 800a6b8:	0800a6fd 	.word	0x0800a6fd
 800a6bc:	0800a6fd 	.word	0x0800a6fd
 800a6c0:	0800a6fd 	.word	0x0800a6fd
 800a6c4:	0800a6fd 	.word	0x0800a6fd
 800a6c8:	0800a6f5 	.word	0x0800a6f5
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a6d2:	e0bc      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a6d4:	2304      	movs	r3, #4
 800a6d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a6da:	e0b8      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a6dc:	2308      	movs	r3, #8
 800a6de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a6e2:	e0b4      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a6e4:	2310      	movs	r3, #16
 800a6e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a6ea:	e0b0      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a6ec:	2320      	movs	r3, #32
 800a6ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a6f2:	e0ac      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a6f4:	2340      	movs	r3, #64	; 0x40
 800a6f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a6fa:	e0a8      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a6fc:	2380      	movs	r3, #128	; 0x80
 800a6fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a702:	e0a4      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a8f      	ldr	r2, [pc, #572]	; (800a948 <UART_SetConfig+0x6a0>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d130      	bne.n	800a770 <UART_SetConfig+0x4c8>
 800a70e:	4b8d      	ldr	r3, [pc, #564]	; (800a944 <UART_SetConfig+0x69c>)
 800a710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a712:	f003 0307 	and.w	r3, r3, #7
 800a716:	2b05      	cmp	r3, #5
 800a718:	d826      	bhi.n	800a768 <UART_SetConfig+0x4c0>
 800a71a:	a201      	add	r2, pc, #4	; (adr r2, 800a720 <UART_SetConfig+0x478>)
 800a71c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a720:	0800a739 	.word	0x0800a739
 800a724:	0800a741 	.word	0x0800a741
 800a728:	0800a749 	.word	0x0800a749
 800a72c:	0800a751 	.word	0x0800a751
 800a730:	0800a759 	.word	0x0800a759
 800a734:	0800a761 	.word	0x0800a761
 800a738:	2300      	movs	r3, #0
 800a73a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a73e:	e086      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a740:	2304      	movs	r3, #4
 800a742:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a746:	e082      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a748:	2308      	movs	r3, #8
 800a74a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a74e:	e07e      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a750:	2310      	movs	r3, #16
 800a752:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a756:	e07a      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a758:	2320      	movs	r3, #32
 800a75a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a75e:	e076      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a760:	2340      	movs	r3, #64	; 0x40
 800a762:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a766:	e072      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a768:	2380      	movs	r3, #128	; 0x80
 800a76a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a76e:	e06e      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a75      	ldr	r2, [pc, #468]	; (800a94c <UART_SetConfig+0x6a4>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d130      	bne.n	800a7dc <UART_SetConfig+0x534>
 800a77a:	4b72      	ldr	r3, [pc, #456]	; (800a944 <UART_SetConfig+0x69c>)
 800a77c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a77e:	f003 0307 	and.w	r3, r3, #7
 800a782:	2b05      	cmp	r3, #5
 800a784:	d826      	bhi.n	800a7d4 <UART_SetConfig+0x52c>
 800a786:	a201      	add	r2, pc, #4	; (adr r2, 800a78c <UART_SetConfig+0x4e4>)
 800a788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a78c:	0800a7a5 	.word	0x0800a7a5
 800a790:	0800a7ad 	.word	0x0800a7ad
 800a794:	0800a7b5 	.word	0x0800a7b5
 800a798:	0800a7bd 	.word	0x0800a7bd
 800a79c:	0800a7c5 	.word	0x0800a7c5
 800a7a0:	0800a7cd 	.word	0x0800a7cd
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a7aa:	e050      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a7ac:	2304      	movs	r3, #4
 800a7ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a7b2:	e04c      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a7b4:	2308      	movs	r3, #8
 800a7b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a7ba:	e048      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a7bc:	2310      	movs	r3, #16
 800a7be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a7c2:	e044      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a7c4:	2320      	movs	r3, #32
 800a7c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a7ca:	e040      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a7cc:	2340      	movs	r3, #64	; 0x40
 800a7ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a7d2:	e03c      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a7d4:	2380      	movs	r3, #128	; 0x80
 800a7d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a7da:	e038      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	4a5b      	ldr	r2, [pc, #364]	; (800a950 <UART_SetConfig+0x6a8>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d130      	bne.n	800a848 <UART_SetConfig+0x5a0>
 800a7e6:	4b57      	ldr	r3, [pc, #348]	; (800a944 <UART_SetConfig+0x69c>)
 800a7e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7ea:	f003 0307 	and.w	r3, r3, #7
 800a7ee:	2b05      	cmp	r3, #5
 800a7f0:	d826      	bhi.n	800a840 <UART_SetConfig+0x598>
 800a7f2:	a201      	add	r2, pc, #4	; (adr r2, 800a7f8 <UART_SetConfig+0x550>)
 800a7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f8:	0800a811 	.word	0x0800a811
 800a7fc:	0800a819 	.word	0x0800a819
 800a800:	0800a821 	.word	0x0800a821
 800a804:	0800a829 	.word	0x0800a829
 800a808:	0800a831 	.word	0x0800a831
 800a80c:	0800a839 	.word	0x0800a839
 800a810:	2302      	movs	r3, #2
 800a812:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a816:	e01a      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a818:	2304      	movs	r3, #4
 800a81a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a81e:	e016      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a820:	2308      	movs	r3, #8
 800a822:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a826:	e012      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a828:	2310      	movs	r3, #16
 800a82a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a82e:	e00e      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a830:	2320      	movs	r3, #32
 800a832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a836:	e00a      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a838:	2340      	movs	r3, #64	; 0x40
 800a83a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a83e:	e006      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a840:	2380      	movs	r3, #128	; 0x80
 800a842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a846:	e002      	b.n	800a84e <UART_SetConfig+0x5a6>
 800a848:	2380      	movs	r3, #128	; 0x80
 800a84a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	4a3f      	ldr	r2, [pc, #252]	; (800a950 <UART_SetConfig+0x6a8>)
 800a854:	4293      	cmp	r3, r2
 800a856:	f040 80f8 	bne.w	800aa4a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a85a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a85e:	2b20      	cmp	r3, #32
 800a860:	dc46      	bgt.n	800a8f0 <UART_SetConfig+0x648>
 800a862:	2b02      	cmp	r3, #2
 800a864:	f2c0 8082 	blt.w	800a96c <UART_SetConfig+0x6c4>
 800a868:	3b02      	subs	r3, #2
 800a86a:	2b1e      	cmp	r3, #30
 800a86c:	d87e      	bhi.n	800a96c <UART_SetConfig+0x6c4>
 800a86e:	a201      	add	r2, pc, #4	; (adr r2, 800a874 <UART_SetConfig+0x5cc>)
 800a870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a874:	0800a8f7 	.word	0x0800a8f7
 800a878:	0800a96d 	.word	0x0800a96d
 800a87c:	0800a8ff 	.word	0x0800a8ff
 800a880:	0800a96d 	.word	0x0800a96d
 800a884:	0800a96d 	.word	0x0800a96d
 800a888:	0800a96d 	.word	0x0800a96d
 800a88c:	0800a90f 	.word	0x0800a90f
 800a890:	0800a96d 	.word	0x0800a96d
 800a894:	0800a96d 	.word	0x0800a96d
 800a898:	0800a96d 	.word	0x0800a96d
 800a89c:	0800a96d 	.word	0x0800a96d
 800a8a0:	0800a96d 	.word	0x0800a96d
 800a8a4:	0800a96d 	.word	0x0800a96d
 800a8a8:	0800a96d 	.word	0x0800a96d
 800a8ac:	0800a91f 	.word	0x0800a91f
 800a8b0:	0800a96d 	.word	0x0800a96d
 800a8b4:	0800a96d 	.word	0x0800a96d
 800a8b8:	0800a96d 	.word	0x0800a96d
 800a8bc:	0800a96d 	.word	0x0800a96d
 800a8c0:	0800a96d 	.word	0x0800a96d
 800a8c4:	0800a96d 	.word	0x0800a96d
 800a8c8:	0800a96d 	.word	0x0800a96d
 800a8cc:	0800a96d 	.word	0x0800a96d
 800a8d0:	0800a96d 	.word	0x0800a96d
 800a8d4:	0800a96d 	.word	0x0800a96d
 800a8d8:	0800a96d 	.word	0x0800a96d
 800a8dc:	0800a96d 	.word	0x0800a96d
 800a8e0:	0800a96d 	.word	0x0800a96d
 800a8e4:	0800a96d 	.word	0x0800a96d
 800a8e8:	0800a96d 	.word	0x0800a96d
 800a8ec:	0800a95f 	.word	0x0800a95f
 800a8f0:	2b40      	cmp	r3, #64	; 0x40
 800a8f2:	d037      	beq.n	800a964 <UART_SetConfig+0x6bc>
 800a8f4:	e03a      	b.n	800a96c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a8f6:	f7fd fb61 	bl	8007fbc <HAL_RCCEx_GetD3PCLK1Freq>
 800a8fa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a8fc:	e03c      	b.n	800a978 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a902:	4618      	mov	r0, r3
 800a904:	f7fd fb70 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a90a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a90c:	e034      	b.n	800a978 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a90e:	f107 0318 	add.w	r3, r7, #24
 800a912:	4618      	mov	r0, r3
 800a914:	f7fd fcbc 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a91c:	e02c      	b.n	800a978 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a91e:	4b09      	ldr	r3, [pc, #36]	; (800a944 <UART_SetConfig+0x69c>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f003 0320 	and.w	r3, r3, #32
 800a926:	2b00      	cmp	r3, #0
 800a928:	d016      	beq.n	800a958 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a92a:	4b06      	ldr	r3, [pc, #24]	; (800a944 <UART_SetConfig+0x69c>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	08db      	lsrs	r3, r3, #3
 800a930:	f003 0303 	and.w	r3, r3, #3
 800a934:	4a07      	ldr	r2, [pc, #28]	; (800a954 <UART_SetConfig+0x6ac>)
 800a936:	fa22 f303 	lsr.w	r3, r2, r3
 800a93a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a93c:	e01c      	b.n	800a978 <UART_SetConfig+0x6d0>
 800a93e:	bf00      	nop
 800a940:	40011400 	.word	0x40011400
 800a944:	58024400 	.word	0x58024400
 800a948:	40007800 	.word	0x40007800
 800a94c:	40007c00 	.word	0x40007c00
 800a950:	58000c00 	.word	0x58000c00
 800a954:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a958:	4b9d      	ldr	r3, [pc, #628]	; (800abd0 <UART_SetConfig+0x928>)
 800a95a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a95c:	e00c      	b.n	800a978 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a95e:	4b9d      	ldr	r3, [pc, #628]	; (800abd4 <UART_SetConfig+0x92c>)
 800a960:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a962:	e009      	b.n	800a978 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a964:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a968:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a96a:	e005      	b.n	800a978 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a96c:	2300      	movs	r3, #0
 800a96e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a970:	2301      	movs	r3, #1
 800a972:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a976:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	f000 81de 	beq.w	800ad3c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a984:	4a94      	ldr	r2, [pc, #592]	; (800abd8 <UART_SetConfig+0x930>)
 800a986:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a98a:	461a      	mov	r2, r3
 800a98c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a98e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a992:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	685a      	ldr	r2, [r3, #4]
 800a998:	4613      	mov	r3, r2
 800a99a:	005b      	lsls	r3, r3, #1
 800a99c:	4413      	add	r3, r2
 800a99e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d305      	bcc.n	800a9b0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	685b      	ldr	r3, [r3, #4]
 800a9a8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a9aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d903      	bls.n	800a9b8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a9b6:	e1c1      	b.n	800ad3c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	60bb      	str	r3, [r7, #8]
 800a9be:	60fa      	str	r2, [r7, #12]
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c4:	4a84      	ldr	r2, [pc, #528]	; (800abd8 <UART_SetConfig+0x930>)
 800a9c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	603b      	str	r3, [r7, #0]
 800a9d0:	607a      	str	r2, [r7, #4]
 800a9d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a9da:	f7f5 fc7d 	bl	80002d8 <__aeabi_uldivmod>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	4610      	mov	r0, r2
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	f04f 0200 	mov.w	r2, #0
 800a9ea:	f04f 0300 	mov.w	r3, #0
 800a9ee:	020b      	lsls	r3, r1, #8
 800a9f0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a9f4:	0202      	lsls	r2, r0, #8
 800a9f6:	6979      	ldr	r1, [r7, #20]
 800a9f8:	6849      	ldr	r1, [r1, #4]
 800a9fa:	0849      	lsrs	r1, r1, #1
 800a9fc:	2000      	movs	r0, #0
 800a9fe:	460c      	mov	r4, r1
 800aa00:	4605      	mov	r5, r0
 800aa02:	eb12 0804 	adds.w	r8, r2, r4
 800aa06:	eb43 0905 	adc.w	r9, r3, r5
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	469a      	mov	sl, r3
 800aa12:	4693      	mov	fp, r2
 800aa14:	4652      	mov	r2, sl
 800aa16:	465b      	mov	r3, fp
 800aa18:	4640      	mov	r0, r8
 800aa1a:	4649      	mov	r1, r9
 800aa1c:	f7f5 fc5c 	bl	80002d8 <__aeabi_uldivmod>
 800aa20:	4602      	mov	r2, r0
 800aa22:	460b      	mov	r3, r1
 800aa24:	4613      	mov	r3, r2
 800aa26:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aa28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aa2e:	d308      	bcc.n	800aa42 <UART_SetConfig+0x79a>
 800aa30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aa36:	d204      	bcs.n	800aa42 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa3e:	60da      	str	r2, [r3, #12]
 800aa40:	e17c      	b.n	800ad3c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800aa48:	e178      	b.n	800ad3c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	69db      	ldr	r3, [r3, #28]
 800aa4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa52:	f040 80c5 	bne.w	800abe0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800aa56:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800aa5a:	2b20      	cmp	r3, #32
 800aa5c:	dc48      	bgt.n	800aaf0 <UART_SetConfig+0x848>
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	db7b      	blt.n	800ab5a <UART_SetConfig+0x8b2>
 800aa62:	2b20      	cmp	r3, #32
 800aa64:	d879      	bhi.n	800ab5a <UART_SetConfig+0x8b2>
 800aa66:	a201      	add	r2, pc, #4	; (adr r2, 800aa6c <UART_SetConfig+0x7c4>)
 800aa68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa6c:	0800aaf7 	.word	0x0800aaf7
 800aa70:	0800aaff 	.word	0x0800aaff
 800aa74:	0800ab5b 	.word	0x0800ab5b
 800aa78:	0800ab5b 	.word	0x0800ab5b
 800aa7c:	0800ab07 	.word	0x0800ab07
 800aa80:	0800ab5b 	.word	0x0800ab5b
 800aa84:	0800ab5b 	.word	0x0800ab5b
 800aa88:	0800ab5b 	.word	0x0800ab5b
 800aa8c:	0800ab17 	.word	0x0800ab17
 800aa90:	0800ab5b 	.word	0x0800ab5b
 800aa94:	0800ab5b 	.word	0x0800ab5b
 800aa98:	0800ab5b 	.word	0x0800ab5b
 800aa9c:	0800ab5b 	.word	0x0800ab5b
 800aaa0:	0800ab5b 	.word	0x0800ab5b
 800aaa4:	0800ab5b 	.word	0x0800ab5b
 800aaa8:	0800ab5b 	.word	0x0800ab5b
 800aaac:	0800ab27 	.word	0x0800ab27
 800aab0:	0800ab5b 	.word	0x0800ab5b
 800aab4:	0800ab5b 	.word	0x0800ab5b
 800aab8:	0800ab5b 	.word	0x0800ab5b
 800aabc:	0800ab5b 	.word	0x0800ab5b
 800aac0:	0800ab5b 	.word	0x0800ab5b
 800aac4:	0800ab5b 	.word	0x0800ab5b
 800aac8:	0800ab5b 	.word	0x0800ab5b
 800aacc:	0800ab5b 	.word	0x0800ab5b
 800aad0:	0800ab5b 	.word	0x0800ab5b
 800aad4:	0800ab5b 	.word	0x0800ab5b
 800aad8:	0800ab5b 	.word	0x0800ab5b
 800aadc:	0800ab5b 	.word	0x0800ab5b
 800aae0:	0800ab5b 	.word	0x0800ab5b
 800aae4:	0800ab5b 	.word	0x0800ab5b
 800aae8:	0800ab5b 	.word	0x0800ab5b
 800aaec:	0800ab4d 	.word	0x0800ab4d
 800aaf0:	2b40      	cmp	r3, #64	; 0x40
 800aaf2:	d02e      	beq.n	800ab52 <UART_SetConfig+0x8aa>
 800aaf4:	e031      	b.n	800ab5a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aaf6:	f7fb fa6b 	bl	8005fd0 <HAL_RCC_GetPCLK1Freq>
 800aafa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800aafc:	e033      	b.n	800ab66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aafe:	f7fb fa7d 	bl	8005ffc <HAL_RCC_GetPCLK2Freq>
 800ab02:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ab04:	e02f      	b.n	800ab66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f7fd fa6c 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ab10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab14:	e027      	b.n	800ab66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab16:	f107 0318 	add.w	r3, r7, #24
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f7fd fbb8 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ab20:	69fb      	ldr	r3, [r7, #28]
 800ab22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab24:	e01f      	b.n	800ab66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab26:	4b2d      	ldr	r3, [pc, #180]	; (800abdc <UART_SetConfig+0x934>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f003 0320 	and.w	r3, r3, #32
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d009      	beq.n	800ab46 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ab32:	4b2a      	ldr	r3, [pc, #168]	; (800abdc <UART_SetConfig+0x934>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	08db      	lsrs	r3, r3, #3
 800ab38:	f003 0303 	and.w	r3, r3, #3
 800ab3c:	4a24      	ldr	r2, [pc, #144]	; (800abd0 <UART_SetConfig+0x928>)
 800ab3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ab42:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ab44:	e00f      	b.n	800ab66 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ab46:	4b22      	ldr	r3, [pc, #136]	; (800abd0 <UART_SetConfig+0x928>)
 800ab48:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab4a:	e00c      	b.n	800ab66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ab4c:	4b21      	ldr	r3, [pc, #132]	; (800abd4 <UART_SetConfig+0x92c>)
 800ab4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab50:	e009      	b.n	800ab66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ab56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab58:	e005      	b.n	800ab66 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ab64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ab66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f000 80e7 	beq.w	800ad3c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab72:	4a19      	ldr	r2, [pc, #100]	; (800abd8 <UART_SetConfig+0x930>)
 800ab74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab78:	461a      	mov	r2, r3
 800ab7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab7c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab80:	005a      	lsls	r2, r3, #1
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	685b      	ldr	r3, [r3, #4]
 800ab86:	085b      	lsrs	r3, r3, #1
 800ab88:	441a      	add	r2, r3
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab92:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab96:	2b0f      	cmp	r3, #15
 800ab98:	d916      	bls.n	800abc8 <UART_SetConfig+0x920>
 800ab9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aba0:	d212      	bcs.n	800abc8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aba4:	b29b      	uxth	r3, r3
 800aba6:	f023 030f 	bic.w	r3, r3, #15
 800abaa:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800abac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abae:	085b      	lsrs	r3, r3, #1
 800abb0:	b29b      	uxth	r3, r3
 800abb2:	f003 0307 	and.w	r3, r3, #7
 800abb6:	b29a      	uxth	r2, r3
 800abb8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800abba:	4313      	orrs	r3, r2
 800abbc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800abc4:	60da      	str	r2, [r3, #12]
 800abc6:	e0b9      	b.n	800ad3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800abc8:	2301      	movs	r3, #1
 800abca:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800abce:	e0b5      	b.n	800ad3c <UART_SetConfig+0xa94>
 800abd0:	03d09000 	.word	0x03d09000
 800abd4:	003d0900 	.word	0x003d0900
 800abd8:	0800f930 	.word	0x0800f930
 800abdc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800abe0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800abe4:	2b20      	cmp	r3, #32
 800abe6:	dc49      	bgt.n	800ac7c <UART_SetConfig+0x9d4>
 800abe8:	2b00      	cmp	r3, #0
 800abea:	db7c      	blt.n	800ace6 <UART_SetConfig+0xa3e>
 800abec:	2b20      	cmp	r3, #32
 800abee:	d87a      	bhi.n	800ace6 <UART_SetConfig+0xa3e>
 800abf0:	a201      	add	r2, pc, #4	; (adr r2, 800abf8 <UART_SetConfig+0x950>)
 800abf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf6:	bf00      	nop
 800abf8:	0800ac83 	.word	0x0800ac83
 800abfc:	0800ac8b 	.word	0x0800ac8b
 800ac00:	0800ace7 	.word	0x0800ace7
 800ac04:	0800ace7 	.word	0x0800ace7
 800ac08:	0800ac93 	.word	0x0800ac93
 800ac0c:	0800ace7 	.word	0x0800ace7
 800ac10:	0800ace7 	.word	0x0800ace7
 800ac14:	0800ace7 	.word	0x0800ace7
 800ac18:	0800aca3 	.word	0x0800aca3
 800ac1c:	0800ace7 	.word	0x0800ace7
 800ac20:	0800ace7 	.word	0x0800ace7
 800ac24:	0800ace7 	.word	0x0800ace7
 800ac28:	0800ace7 	.word	0x0800ace7
 800ac2c:	0800ace7 	.word	0x0800ace7
 800ac30:	0800ace7 	.word	0x0800ace7
 800ac34:	0800ace7 	.word	0x0800ace7
 800ac38:	0800acb3 	.word	0x0800acb3
 800ac3c:	0800ace7 	.word	0x0800ace7
 800ac40:	0800ace7 	.word	0x0800ace7
 800ac44:	0800ace7 	.word	0x0800ace7
 800ac48:	0800ace7 	.word	0x0800ace7
 800ac4c:	0800ace7 	.word	0x0800ace7
 800ac50:	0800ace7 	.word	0x0800ace7
 800ac54:	0800ace7 	.word	0x0800ace7
 800ac58:	0800ace7 	.word	0x0800ace7
 800ac5c:	0800ace7 	.word	0x0800ace7
 800ac60:	0800ace7 	.word	0x0800ace7
 800ac64:	0800ace7 	.word	0x0800ace7
 800ac68:	0800ace7 	.word	0x0800ace7
 800ac6c:	0800ace7 	.word	0x0800ace7
 800ac70:	0800ace7 	.word	0x0800ace7
 800ac74:	0800ace7 	.word	0x0800ace7
 800ac78:	0800acd9 	.word	0x0800acd9
 800ac7c:	2b40      	cmp	r3, #64	; 0x40
 800ac7e:	d02e      	beq.n	800acde <UART_SetConfig+0xa36>
 800ac80:	e031      	b.n	800ace6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac82:	f7fb f9a5 	bl	8005fd0 <HAL_RCC_GetPCLK1Freq>
 800ac86:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ac88:	e033      	b.n	800acf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ac8a:	f7fb f9b7 	bl	8005ffc <HAL_RCC_GetPCLK2Freq>
 800ac8e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ac90:	e02f      	b.n	800acf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac96:	4618      	mov	r0, r3
 800ac98:	f7fd f9a6 	bl	8007fe8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ac9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aca0:	e027      	b.n	800acf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aca2:	f107 0318 	add.w	r3, r7, #24
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7fd faf2 	bl	8008290 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800acac:	69fb      	ldr	r3, [r7, #28]
 800acae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acb0:	e01f      	b.n	800acf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800acb2:	4b2d      	ldr	r3, [pc, #180]	; (800ad68 <UART_SetConfig+0xac0>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f003 0320 	and.w	r3, r3, #32
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d009      	beq.n	800acd2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800acbe:	4b2a      	ldr	r3, [pc, #168]	; (800ad68 <UART_SetConfig+0xac0>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	08db      	lsrs	r3, r3, #3
 800acc4:	f003 0303 	and.w	r3, r3, #3
 800acc8:	4a28      	ldr	r2, [pc, #160]	; (800ad6c <UART_SetConfig+0xac4>)
 800acca:	fa22 f303 	lsr.w	r3, r2, r3
 800acce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800acd0:	e00f      	b.n	800acf2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800acd2:	4b26      	ldr	r3, [pc, #152]	; (800ad6c <UART_SetConfig+0xac4>)
 800acd4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acd6:	e00c      	b.n	800acf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800acd8:	4b25      	ldr	r3, [pc, #148]	; (800ad70 <UART_SetConfig+0xac8>)
 800acda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acdc:	e009      	b.n	800acf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800acde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ace2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ace4:	e005      	b.n	800acf2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ace6:	2300      	movs	r3, #0
 800ace8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800acea:	2301      	movs	r3, #1
 800acec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800acf0:	bf00      	nop
    }

    if (pclk != 0U)
 800acf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d021      	beq.n	800ad3c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acfc:	4a1d      	ldr	r2, [pc, #116]	; (800ad74 <UART_SetConfig+0xacc>)
 800acfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad02:	461a      	mov	r2, r3
 800ad04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad06:	fbb3 f2f2 	udiv	r2, r3, r2
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	085b      	lsrs	r3, r3, #1
 800ad10:	441a      	add	r2, r3
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad1a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ad1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad1e:	2b0f      	cmp	r3, #15
 800ad20:	d909      	bls.n	800ad36 <UART_SetConfig+0xa8e>
 800ad22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad28:	d205      	bcs.n	800ad36 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ad2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad2c:	b29a      	uxth	r2, r3
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	60da      	str	r2, [r3, #12]
 800ad34:	e002      	b.n	800ad3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ad36:	2301      	movs	r3, #1
 800ad38:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	2201      	movs	r2, #1
 800ad40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	2201      	movs	r2, #1
 800ad48:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	2200      	movs	r2, #0
 800ad56:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ad58:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	3748      	adds	r7, #72	; 0x48
 800ad60:	46bd      	mov	sp, r7
 800ad62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad66:	bf00      	nop
 800ad68:	58024400 	.word	0x58024400
 800ad6c:	03d09000 	.word	0x03d09000
 800ad70:	003d0900 	.word	0x003d0900
 800ad74:	0800f930 	.word	0x0800f930

0800ad78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b083      	sub	sp, #12
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad84:	f003 0301 	and.w	r3, r3, #1
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d00a      	beq.n	800ada2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	430a      	orrs	r2, r1
 800ada0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ada6:	f003 0302 	and.w	r3, r3, #2
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d00a      	beq.n	800adc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	430a      	orrs	r2, r1
 800adc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adc8:	f003 0304 	and.w	r3, r3, #4
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d00a      	beq.n	800ade6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	430a      	orrs	r2, r1
 800ade4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adea:	f003 0308 	and.w	r3, r3, #8
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d00a      	beq.n	800ae08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	685b      	ldr	r3, [r3, #4]
 800adf8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	430a      	orrs	r2, r1
 800ae06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae0c:	f003 0310 	and.w	r3, r3, #16
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d00a      	beq.n	800ae2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	689b      	ldr	r3, [r3, #8]
 800ae1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	430a      	orrs	r2, r1
 800ae28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae2e:	f003 0320 	and.w	r3, r3, #32
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d00a      	beq.n	800ae4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	689b      	ldr	r3, [r3, #8]
 800ae3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	430a      	orrs	r2, r1
 800ae4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d01a      	beq.n	800ae8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	430a      	orrs	r2, r1
 800ae6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ae76:	d10a      	bne.n	800ae8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	430a      	orrs	r2, r1
 800ae8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d00a      	beq.n	800aeb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	430a      	orrs	r2, r1
 800aeae:	605a      	str	r2, [r3, #4]
  }
}
 800aeb0:	bf00      	nop
 800aeb2:	370c      	adds	r7, #12
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr

0800aebc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b098      	sub	sp, #96	; 0x60
 800aec0:	af02      	add	r7, sp, #8
 800aec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aecc:	f7f6 fd6a 	bl	80019a4 <HAL_GetTick>
 800aed0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f003 0308 	and.w	r3, r3, #8
 800aedc:	2b08      	cmp	r3, #8
 800aede:	d12f      	bne.n	800af40 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aee0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aee4:	9300      	str	r3, [sp, #0]
 800aee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aee8:	2200      	movs	r2, #0
 800aeea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 f88e 	bl	800b010 <UART_WaitOnFlagUntilTimeout>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d022      	beq.n	800af40 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af02:	e853 3f00 	ldrex	r3, [r3]
 800af06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800af08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af0e:	653b      	str	r3, [r7, #80]	; 0x50
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	461a      	mov	r2, r3
 800af16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af18:	647b      	str	r3, [r7, #68]	; 0x44
 800af1a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af20:	e841 2300 	strex	r3, r2, [r1]
 800af24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800af26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d1e6      	bne.n	800aefa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2220      	movs	r2, #32
 800af30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2200      	movs	r2, #0
 800af38:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af3c:	2303      	movs	r3, #3
 800af3e:	e063      	b.n	800b008 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f003 0304 	and.w	r3, r3, #4
 800af4a:	2b04      	cmp	r3, #4
 800af4c:	d149      	bne.n	800afe2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af4e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af56:	2200      	movs	r2, #0
 800af58:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f000 f857 	bl	800b010 <UART_WaitOnFlagUntilTimeout>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d03c      	beq.n	800afe2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af70:	e853 3f00 	ldrex	r3, [r3]
 800af74:	623b      	str	r3, [r7, #32]
   return(result);
 800af76:	6a3b      	ldr	r3, [r7, #32]
 800af78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800af7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	461a      	mov	r2, r3
 800af84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af86:	633b      	str	r3, [r7, #48]	; 0x30
 800af88:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af8e:	e841 2300 	strex	r3, r2, [r1]
 800af92:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800af94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af96:	2b00      	cmp	r3, #0
 800af98:	d1e6      	bne.n	800af68 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	3308      	adds	r3, #8
 800afa0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	e853 3f00 	ldrex	r3, [r3]
 800afa8:	60fb      	str	r3, [r7, #12]
   return(result);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	f023 0301 	bic.w	r3, r3, #1
 800afb0:	64bb      	str	r3, [r7, #72]	; 0x48
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	3308      	adds	r3, #8
 800afb8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800afba:	61fa      	str	r2, [r7, #28]
 800afbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afbe:	69b9      	ldr	r1, [r7, #24]
 800afc0:	69fa      	ldr	r2, [r7, #28]
 800afc2:	e841 2300 	strex	r3, r2, [r1]
 800afc6:	617b      	str	r3, [r7, #20]
   return(result);
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d1e5      	bne.n	800af9a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2220      	movs	r2, #32
 800afd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2200      	movs	r2, #0
 800afda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800afde:	2303      	movs	r3, #3
 800afe0:	e012      	b.n	800b008 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2220      	movs	r2, #32
 800afe6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2220      	movs	r2, #32
 800afee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2200      	movs	r2, #0
 800aff6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b006:	2300      	movs	r3, #0
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3758      	adds	r7, #88	; 0x58
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}

0800b010 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	60f8      	str	r0, [r7, #12]
 800b018:	60b9      	str	r1, [r7, #8]
 800b01a:	603b      	str	r3, [r7, #0]
 800b01c:	4613      	mov	r3, r2
 800b01e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b020:	e049      	b.n	800b0b6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b022:	69bb      	ldr	r3, [r7, #24]
 800b024:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b028:	d045      	beq.n	800b0b6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b02a:	f7f6 fcbb 	bl	80019a4 <HAL_GetTick>
 800b02e:	4602      	mov	r2, r0
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	1ad3      	subs	r3, r2, r3
 800b034:	69ba      	ldr	r2, [r7, #24]
 800b036:	429a      	cmp	r2, r3
 800b038:	d302      	bcc.n	800b040 <UART_WaitOnFlagUntilTimeout+0x30>
 800b03a:	69bb      	ldr	r3, [r7, #24]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d101      	bne.n	800b044 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b040:	2303      	movs	r3, #3
 800b042:	e048      	b.n	800b0d6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f003 0304 	and.w	r3, r3, #4
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d031      	beq.n	800b0b6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	69db      	ldr	r3, [r3, #28]
 800b058:	f003 0308 	and.w	r3, r3, #8
 800b05c:	2b08      	cmp	r3, #8
 800b05e:	d110      	bne.n	800b082 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	2208      	movs	r2, #8
 800b066:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800b068:	68f8      	ldr	r0, [r7, #12]
 800b06a:	f000 f839 	bl	800b0e0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	2208      	movs	r2, #8
 800b072:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	2200      	movs	r2, #0
 800b07a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800b07e:	2301      	movs	r3, #1
 800b080:	e029      	b.n	800b0d6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	69db      	ldr	r3, [r3, #28]
 800b088:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b08c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b090:	d111      	bne.n	800b0b6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b09a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f000 f81f 	bl	800b0e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	2220      	movs	r2, #32
 800b0a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800b0b2:	2303      	movs	r3, #3
 800b0b4:	e00f      	b.n	800b0d6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	69da      	ldr	r2, [r3, #28]
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	4013      	ands	r3, r2
 800b0c0:	68ba      	ldr	r2, [r7, #8]
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	bf0c      	ite	eq
 800b0c6:	2301      	moveq	r3, #1
 800b0c8:	2300      	movne	r3, #0
 800b0ca:	b2db      	uxtb	r3, r3
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	79fb      	ldrb	r3, [r7, #7]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d0a6      	beq.n	800b022 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b0d4:	2300      	movs	r3, #0
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}
	...

0800b0e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b095      	sub	sp, #84	; 0x54
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0f0:	e853 3f00 	ldrex	r3, [r3]
 800b0f4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b0fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	461a      	mov	r2, r3
 800b104:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b106:	643b      	str	r3, [r7, #64]	; 0x40
 800b108:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b10a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b10c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b10e:	e841 2300 	strex	r3, r2, [r1]
 800b112:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b116:	2b00      	cmp	r3, #0
 800b118:	d1e6      	bne.n	800b0e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	3308      	adds	r3, #8
 800b120:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b122:	6a3b      	ldr	r3, [r7, #32]
 800b124:	e853 3f00 	ldrex	r3, [r3]
 800b128:	61fb      	str	r3, [r7, #28]
   return(result);
 800b12a:	69fa      	ldr	r2, [r7, #28]
 800b12c:	4b1e      	ldr	r3, [pc, #120]	; (800b1a8 <UART_EndRxTransfer+0xc8>)
 800b12e:	4013      	ands	r3, r2
 800b130:	64bb      	str	r3, [r7, #72]	; 0x48
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	3308      	adds	r3, #8
 800b138:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b13a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b13c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b142:	e841 2300 	strex	r3, r2, [r1]
 800b146:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d1e5      	bne.n	800b11a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b152:	2b01      	cmp	r3, #1
 800b154:	d118      	bne.n	800b188 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	e853 3f00 	ldrex	r3, [r3]
 800b162:	60bb      	str	r3, [r7, #8]
   return(result);
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	f023 0310 	bic.w	r3, r3, #16
 800b16a:	647b      	str	r3, [r7, #68]	; 0x44
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	461a      	mov	r2, r3
 800b172:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b174:	61bb      	str	r3, [r7, #24]
 800b176:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b178:	6979      	ldr	r1, [r7, #20]
 800b17a:	69ba      	ldr	r2, [r7, #24]
 800b17c:	e841 2300 	strex	r3, r2, [r1]
 800b180:	613b      	str	r3, [r7, #16]
   return(result);
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d1e6      	bne.n	800b156 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2220      	movs	r2, #32
 800b18c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2200      	movs	r2, #0
 800b194:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2200      	movs	r2, #0
 800b19a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800b19c:	bf00      	nop
 800b19e:	3754      	adds	r7, #84	; 0x54
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	effffffe 	.word	0xeffffffe

0800b1ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b085      	sub	sp, #20
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d101      	bne.n	800b1c2 <HAL_UARTEx_DisableFifoMode+0x16>
 800b1be:	2302      	movs	r3, #2
 800b1c0:	e027      	b.n	800b212 <HAL_UARTEx_DisableFifoMode+0x66>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2201      	movs	r2, #1
 800b1c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2224      	movs	r2, #36	; 0x24
 800b1ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	681a      	ldr	r2, [r3, #0]
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f022 0201 	bic.w	r2, r2, #1
 800b1e8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b1f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	68fa      	ldr	r2, [r7, #12]
 800b1fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2220      	movs	r2, #32
 800b204:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b210:	2300      	movs	r3, #0
}
 800b212:	4618      	mov	r0, r3
 800b214:	3714      	adds	r7, #20
 800b216:	46bd      	mov	sp, r7
 800b218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21c:	4770      	bx	lr

0800b21e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b21e:	b580      	push	{r7, lr}
 800b220:	b084      	sub	sp, #16
 800b222:	af00      	add	r7, sp, #0
 800b224:	6078      	str	r0, [r7, #4]
 800b226:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800b22e:	2b01      	cmp	r3, #1
 800b230:	d101      	bne.n	800b236 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b232:	2302      	movs	r3, #2
 800b234:	e02d      	b.n	800b292 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2201      	movs	r2, #1
 800b23a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2224      	movs	r2, #36	; 0x24
 800b242:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	681a      	ldr	r2, [r3, #0]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f022 0201 	bic.w	r2, r2, #1
 800b25c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	689b      	ldr	r3, [r3, #8]
 800b264:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	683a      	ldr	r2, [r7, #0]
 800b26e:	430a      	orrs	r2, r1
 800b270:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 f850 	bl	800b318 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	68fa      	ldr	r2, [r7, #12]
 800b27e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2220      	movs	r2, #32
 800b284:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b290:	2300      	movs	r3, #0
}
 800b292:	4618      	mov	r0, r3
 800b294:	3710      	adds	r7, #16
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}

0800b29a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b29a:	b580      	push	{r7, lr}
 800b29c:	b084      	sub	sp, #16
 800b29e:	af00      	add	r7, sp, #0
 800b2a0:	6078      	str	r0, [r7, #4]
 800b2a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800b2aa:	2b01      	cmp	r3, #1
 800b2ac:	d101      	bne.n	800b2b2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b2ae:	2302      	movs	r3, #2
 800b2b0:	e02d      	b.n	800b30e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2224      	movs	r2, #36	; 0x24
 800b2be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f022 0201 	bic.w	r2, r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	689b      	ldr	r3, [r3, #8]
 800b2e0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	683a      	ldr	r2, [r7, #0]
 800b2ea:	430a      	orrs	r2, r1
 800b2ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 f812 	bl	800b318 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	68fa      	ldr	r2, [r7, #12]
 800b2fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2220      	movs	r2, #32
 800b300:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2200      	movs	r2, #0
 800b308:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b30c:	2300      	movs	r3, #0
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3710      	adds	r7, #16
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
	...

0800b318 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b318:	b480      	push	{r7}
 800b31a:	b085      	sub	sp, #20
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b324:	2b00      	cmp	r3, #0
 800b326:	d108      	bne.n	800b33a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	2201      	movs	r2, #1
 800b32c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2201      	movs	r2, #1
 800b334:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b338:	e031      	b.n	800b39e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b33a:	2310      	movs	r3, #16
 800b33c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b33e:	2310      	movs	r3, #16
 800b340:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	0e5b      	lsrs	r3, r3, #25
 800b34a:	b2db      	uxtb	r3, r3
 800b34c:	f003 0307 	and.w	r3, r3, #7
 800b350:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	0f5b      	lsrs	r3, r3, #29
 800b35a:	b2db      	uxtb	r3, r3
 800b35c:	f003 0307 	and.w	r3, r3, #7
 800b360:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b362:	7bbb      	ldrb	r3, [r7, #14]
 800b364:	7b3a      	ldrb	r2, [r7, #12]
 800b366:	4911      	ldr	r1, [pc, #68]	; (800b3ac <UARTEx_SetNbDataToProcess+0x94>)
 800b368:	5c8a      	ldrb	r2, [r1, r2]
 800b36a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b36e:	7b3a      	ldrb	r2, [r7, #12]
 800b370:	490f      	ldr	r1, [pc, #60]	; (800b3b0 <UARTEx_SetNbDataToProcess+0x98>)
 800b372:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b374:	fb93 f3f2 	sdiv	r3, r3, r2
 800b378:	b29a      	uxth	r2, r3
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b380:	7bfb      	ldrb	r3, [r7, #15]
 800b382:	7b7a      	ldrb	r2, [r7, #13]
 800b384:	4909      	ldr	r1, [pc, #36]	; (800b3ac <UARTEx_SetNbDataToProcess+0x94>)
 800b386:	5c8a      	ldrb	r2, [r1, r2]
 800b388:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b38c:	7b7a      	ldrb	r2, [r7, #13]
 800b38e:	4908      	ldr	r1, [pc, #32]	; (800b3b0 <UARTEx_SetNbDataToProcess+0x98>)
 800b390:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b392:	fb93 f3f2 	sdiv	r3, r3, r2
 800b396:	b29a      	uxth	r2, r3
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b39e:	bf00      	nop
 800b3a0:	3714      	adds	r7, #20
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	0800f948 	.word	0x0800f948
 800b3b0:	0800f950 	.word	0x0800f950

0800b3b4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800b3b4:	b084      	sub	sp, #16
 800b3b6:	b480      	push	{r7}
 800b3b8:	b085      	sub	sp, #20
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
 800b3be:	f107 001c 	add.w	r0, r7, #28
 800b3c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800b3ca:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800b3cc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800b3ce:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800b3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 800b3d2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800b3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 800b3d6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b3d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 800b3da:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800b3dc:	68fa      	ldr	r2, [r7, #12]
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	685a      	ldr	r2, [r3, #4]
 800b3e6:	4b07      	ldr	r3, [pc, #28]	; (800b404 <SDMMC_Init+0x50>)
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	68fa      	ldr	r2, [r7, #12]
 800b3ec:	431a      	orrs	r2, r3
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b3f2:	2300      	movs	r3, #0
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3714      	adds	r7, #20
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	b004      	add	sp, #16
 800b400:	4770      	bx	lr
 800b402:	bf00      	nop
 800b404:	ffc02c00 	.word	0xffc02c00

0800b408 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800b408:	b480      	push	{r7}
 800b40a:	b083      	sub	sp, #12
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b416:	4618      	mov	r0, r3
 800b418:	370c      	adds	r7, #12
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr

0800b422 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800b422:	b480      	push	{r7}
 800b424:	b083      	sub	sp, #12
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
 800b42a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	681a      	ldr	r2, [r3, #0]
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b436:	2300      	movs	r3, #0
}
 800b438:	4618      	mov	r0, r3
 800b43a:	370c      	adds	r7, #12
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr

0800b444 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800b444:	b480      	push	{r7}
 800b446:	b083      	sub	sp, #12
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f043 0203 	orr.w	r2, r3, #3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b458:	2300      	movs	r3, #0
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	370c      	adds	r7, #12
 800b45e:	46bd      	mov	sp, r7
 800b460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b464:	4770      	bx	lr

0800b466 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800b466:	b480      	push	{r7}
 800b468:	b083      	sub	sp, #12
 800b46a:	af00      	add	r7, sp, #0
 800b46c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f003 0303 	and.w	r3, r3, #3
}
 800b476:	4618      	mov	r0, r3
 800b478:	370c      	adds	r7, #12
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr
	...

0800b484 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800b484:	b480      	push	{r7}
 800b486:	b085      	sub	sp, #20
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b48e:	2300      	movs	r3, #0
 800b490:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	681a      	ldr	r2, [r3, #0]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800b4a2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800b4a8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800b4ae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800b4b0:	68fa      	ldr	r2, [r7, #12]
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68da      	ldr	r2, [r3, #12]
 800b4ba:	4b06      	ldr	r3, [pc, #24]	; (800b4d4 <SDMMC_SendCommand+0x50>)
 800b4bc:	4013      	ands	r3, r2
 800b4be:	68fa      	ldr	r2, [r7, #12]
 800b4c0:	431a      	orrs	r2, r3
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b4c6:	2300      	movs	r3, #0
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3714      	adds	r7, #20
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d2:	4770      	bx	lr
 800b4d4:	fffee0c0 	.word	0xfffee0c0

0800b4d8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	691b      	ldr	r3, [r3, #16]
 800b4e4:	b2db      	uxtb	r3, r3
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	370c      	adds	r7, #12
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f0:	4770      	bx	lr

0800b4f2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800b4f2:	b480      	push	{r7}
 800b4f4:	b085      	sub	sp, #20
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	6078      	str	r0, [r7, #4]
 800b4fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	3314      	adds	r3, #20
 800b500:	461a      	mov	r2, r3
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	4413      	add	r3, r2
 800b506:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3714      	adds	r7, #20
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr

0800b518 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b522:	2300      	movs	r3, #0
 800b524:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	681a      	ldr	r2, [r3, #0]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	685a      	ldr	r2, [r3, #4]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800b53e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800b544:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800b54a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	4313      	orrs	r3, r2
 800b550:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b556:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	431a      	orrs	r2, r3
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b562:	2300      	movs	r3, #0

}
 800b564:	4618      	mov	r0, r3
 800b566:	3714      	adds	r7, #20
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr

0800b570 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b088      	sub	sp, #32
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b57e:	2310      	movs	r3, #16
 800b580:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b582:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b586:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b588:	2300      	movs	r3, #0
 800b58a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b58c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b590:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b592:	f107 0308 	add.w	r3, r7, #8
 800b596:	4619      	mov	r1, r3
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f7ff ff73 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800b59e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5a2:	2110      	movs	r1, #16
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f000 fa5f 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b5aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5ac:	69fb      	ldr	r3, [r7, #28]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3720      	adds	r7, #32
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b5b6:	b580      	push	{r7, lr}
 800b5b8:	b088      	sub	sp, #32
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	6078      	str	r0, [r7, #4]
 800b5be:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b5c4:	2311      	movs	r3, #17
 800b5c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b5c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b5cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b5d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b5d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b5d8:	f107 0308 	add.w	r3, r7, #8
 800b5dc:	4619      	mov	r1, r3
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f7ff ff50 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b5e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5e8:	2111      	movs	r1, #17
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f000 fa3c 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b5f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5f2:	69fb      	ldr	r3, [r7, #28]
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3720      	adds	r7, #32
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b088      	sub	sp, #32
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b60a:	2312      	movs	r3, #18
 800b60c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b60e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b612:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b614:	2300      	movs	r3, #0
 800b616:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b618:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b61c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b61e:	f107 0308 	add.w	r3, r7, #8
 800b622:	4619      	mov	r1, r3
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f7ff ff2d 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b62a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b62e:	2112      	movs	r1, #18
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f000 fa19 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b636:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b638:	69fb      	ldr	r3, [r7, #28]
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3720      	adds	r7, #32
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}

0800b642 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b642:	b580      	push	{r7, lr}
 800b644:	b088      	sub	sp, #32
 800b646:	af00      	add	r7, sp, #0
 800b648:	6078      	str	r0, [r7, #4]
 800b64a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b650:	2318      	movs	r3, #24
 800b652:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b654:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b658:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b65a:	2300      	movs	r3, #0
 800b65c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b65e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b662:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b664:	f107 0308 	add.w	r3, r7, #8
 800b668:	4619      	mov	r1, r3
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f7ff ff0a 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b670:	f241 3288 	movw	r2, #5000	; 0x1388
 800b674:	2118      	movs	r1, #24
 800b676:	6878      	ldr	r0, [r7, #4]
 800b678:	f000 f9f6 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b67c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b67e:	69fb      	ldr	r3, [r7, #28]
}
 800b680:	4618      	mov	r0, r3
 800b682:	3720      	adds	r7, #32
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}

0800b688 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b088      	sub	sp, #32
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b696:	2319      	movs	r3, #25
 800b698:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b69a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b69e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b6a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6a8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b6aa:	f107 0308 	add.w	r3, r7, #8
 800b6ae:	4619      	mov	r1, r3
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f7ff fee7 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b6b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6ba:	2119      	movs	r1, #25
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f000 f9d3 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b6c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b6c4:	69fb      	ldr	r3, [r7, #28]
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3720      	adds	r7, #32
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
	...

0800b6d0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b088      	sub	sp, #32
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b6dc:	230c      	movs	r3, #12
 800b6de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b6e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b6e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b6ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6ee:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	68db      	ldr	r3, [r3, #12]
 800b6f4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b708:	f107 0308 	add.w	r3, r7, #8
 800b70c:	4619      	mov	r1, r3
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f7ff feb8 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800b714:	4a0b      	ldr	r2, [pc, #44]	; (800b744 <SDMMC_CmdStopTransfer+0x74>)
 800b716:	210c      	movs	r1, #12
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 f9a5 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b71e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	68db      	ldr	r3, [r3, #12]
 800b724:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b72c:	69fb      	ldr	r3, [r7, #28]
 800b72e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b732:	d101      	bne.n	800b738 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800b734:	2300      	movs	r3, #0
 800b736:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800b738:	69fb      	ldr	r3, [r7, #28]
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3720      	adds	r7, #32
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}
 800b742:	bf00      	nop
 800b744:	05f5e100 	.word	0x05f5e100

0800b748 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b088      	sub	sp, #32
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
 800b750:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b756:	2307      	movs	r3, #7
 800b758:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b75a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b75e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b760:	2300      	movs	r3, #0
 800b762:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b764:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b768:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b76a:	f107 0308 	add.w	r3, r7, #8
 800b76e:	4619      	mov	r1, r3
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f7ff fe87 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800b776:	f241 3288 	movw	r2, #5000	; 0x1388
 800b77a:	2107      	movs	r1, #7
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f000 f973 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b782:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b784:	69fb      	ldr	r3, [r7, #28]
}
 800b786:	4618      	mov	r0, r3
 800b788:	3720      	adds	r7, #32
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}

0800b78e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800b78e:	b580      	push	{r7, lr}
 800b790:	b088      	sub	sp, #32
 800b792:	af00      	add	r7, sp, #0
 800b794:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800b796:	2300      	movs	r3, #0
 800b798:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b79a:	2300      	movs	r3, #0
 800b79c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b7a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b7aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b7ac:	f107 0308 	add.w	r3, r7, #8
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f7ff fe66 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f000 fb97 	bl	800beec <SDMMC_GetCmdError>
 800b7be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7c0:	69fb      	ldr	r3, [r7, #28]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3720      	adds	r7, #32
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800b7ca:	b580      	push	{r7, lr}
 800b7cc:	b088      	sub	sp, #32
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b7d2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b7d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b7d8:	2308      	movs	r3, #8
 800b7da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b7dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b7e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b7e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b7ea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b7ec:	f107 0308 	add.w	r3, r7, #8
 800b7f0:	4619      	mov	r1, r3
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f7ff fe46 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800b7f8:	6878      	ldr	r0, [r7, #4]
 800b7fa:	f000 fb29 	bl	800be50 <SDMMC_GetCmdResp7>
 800b7fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b800:	69fb      	ldr	r3, [r7, #28]
}
 800b802:	4618      	mov	r0, r3
 800b804:	3720      	adds	r7, #32
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}

0800b80a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b80a:	b580      	push	{r7, lr}
 800b80c:	b088      	sub	sp, #32
 800b80e:	af00      	add	r7, sp, #0
 800b810:	6078      	str	r0, [r7, #4]
 800b812:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b818:	2337      	movs	r3, #55	; 0x37
 800b81a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b81c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b820:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b822:	2300      	movs	r3, #0
 800b824:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b826:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b82a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b82c:	f107 0308 	add.w	r3, r7, #8
 800b830:	4619      	mov	r1, r3
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f7ff fe26 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800b838:	f241 3288 	movw	r2, #5000	; 0x1388
 800b83c:	2137      	movs	r1, #55	; 0x37
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f000 f912 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b844:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b846:	69fb      	ldr	r3, [r7, #28]
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3720      	adds	r7, #32
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}

0800b850 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b088      	sub	sp, #32
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
 800b858:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b85e:	2329      	movs	r3, #41	; 0x29
 800b860:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b862:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b866:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b868:	2300      	movs	r3, #0
 800b86a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b86c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b870:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b872:	f107 0308 	add.w	r3, r7, #8
 800b876:	4619      	mov	r1, r3
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f7ff fe03 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 fa2e 	bl	800bce0 <SDMMC_GetCmdResp3>
 800b884:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b886:	69fb      	ldr	r3, [r7, #28]
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3720      	adds	r7, #32
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}

0800b890 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b088      	sub	sp, #32
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
 800b898:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b89e:	2306      	movs	r3, #6
 800b8a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b8a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b8a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b8ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8b0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b8b2:	f107 0308 	add.w	r3, r7, #8
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f7ff fde3 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800b8be:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8c2:	2106      	movs	r1, #6
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f000 f8cf 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b8ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b8cc:	69fb      	ldr	r3, [r7, #28]
}
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	3720      	adds	r7, #32
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd80      	pop	{r7, pc}

0800b8d6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800b8d6:	b580      	push	{r7, lr}
 800b8d8:	b088      	sub	sp, #32
 800b8da:	af00      	add	r7, sp, #0
 800b8dc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b8e2:	2333      	movs	r3, #51	; 0x33
 800b8e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b8e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b8ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b8f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8f4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b8f6:	f107 0308 	add.w	r3, r7, #8
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f7ff fdc1 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800b902:	f241 3288 	movw	r2, #5000	; 0x1388
 800b906:	2133      	movs	r1, #51	; 0x33
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f000 f8ad 	bl	800ba68 <SDMMC_GetCmdResp1>
 800b90e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b910:	69fb      	ldr	r3, [r7, #28]
}
 800b912:	4618      	mov	r0, r3
 800b914:	3720      	adds	r7, #32
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}

0800b91a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800b91a:	b580      	push	{r7, lr}
 800b91c:	b088      	sub	sp, #32
 800b91e:	af00      	add	r7, sp, #0
 800b920:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b922:	2300      	movs	r3, #0
 800b924:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b926:	2302      	movs	r3, #2
 800b928:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b92a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800b92e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b930:	2300      	movs	r3, #0
 800b932:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b938:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b93a:	f107 0308 	add.w	r3, r7, #8
 800b93e:	4619      	mov	r1, r3
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f7ff fd9f 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f000 f980 	bl	800bc4c <SDMMC_GetCmdResp2>
 800b94c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b94e:	69fb      	ldr	r3, [r7, #28]
}
 800b950:	4618      	mov	r0, r3
 800b952:	3720      	adds	r7, #32
 800b954:	46bd      	mov	sp, r7
 800b956:	bd80      	pop	{r7, pc}

0800b958 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b088      	sub	sp, #32
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
 800b960:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b966:	2309      	movs	r3, #9
 800b968:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b96a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800b96e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b970:	2300      	movs	r3, #0
 800b972:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b978:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b97a:	f107 0308 	add.w	r3, r7, #8
 800b97e:	4619      	mov	r1, r3
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	f7ff fd7f 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f000 f960 	bl	800bc4c <SDMMC_GetCmdResp2>
 800b98c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b98e:	69fb      	ldr	r3, [r7, #28]
}
 800b990:	4618      	mov	r0, r3
 800b992:	3720      	adds	r7, #32
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}

0800b998 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b088      	sub	sp, #32
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
 800b9a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b9a6:	2303      	movs	r3, #3
 800b9a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b9aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b9ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b9b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b9b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b9ba:	f107 0308 	add.w	r3, r7, #8
 800b9be:	4619      	mov	r1, r3
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f7ff fd5f 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b9c6:	683a      	ldr	r2, [r7, #0]
 800b9c8:	2103      	movs	r1, #3
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f000 f9c8 	bl	800bd60 <SDMMC_GetCmdResp6>
 800b9d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9d2:	69fb      	ldr	r3, [r7, #28]
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3720      	adds	r7, #32
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b088      	sub	sp, #32
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b9ea:	230d      	movs	r3, #13
 800b9ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b9ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b9f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b9f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b9fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b9fe:	f107 0308 	add.w	r3, r7, #8
 800ba02:	4619      	mov	r1, r3
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	f7ff fd3d 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800ba0a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba0e:	210d      	movs	r1, #13
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f000 f829 	bl	800ba68 <SDMMC_GetCmdResp1>
 800ba16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba18:	69fb      	ldr	r3, [r7, #28]
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3720      	adds	r7, #32
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}

0800ba22 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800ba22:	b580      	push	{r7, lr}
 800ba24:	b088      	sub	sp, #32
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800ba2e:	230d      	movs	r3, #13
 800ba30:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ba32:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ba36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ba3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba40:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ba42:	f107 0308 	add.w	r3, r7, #8
 800ba46:	4619      	mov	r1, r3
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f7ff fd1b 	bl	800b484 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800ba4e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba52:	210d      	movs	r1, #13
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f000 f807 	bl	800ba68 <SDMMC_GetCmdResp1>
 800ba5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba5c:	69fb      	ldr	r3, [r7, #28]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3720      	adds	r7, #32
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
	...

0800ba68 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b088      	sub	sp, #32
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	60f8      	str	r0, [r7, #12]
 800ba70:	460b      	mov	r3, r1
 800ba72:	607a      	str	r2, [r7, #4]
 800ba74:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ba76:	4b70      	ldr	r3, [pc, #448]	; (800bc38 <SDMMC_GetCmdResp1+0x1d0>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a70      	ldr	r2, [pc, #448]	; (800bc3c <SDMMC_GetCmdResp1+0x1d4>)
 800ba7c:	fba2 2303 	umull	r2, r3, r2, r3
 800ba80:	0a5a      	lsrs	r2, r3, #9
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	fb02 f303 	mul.w	r3, r2, r3
 800ba88:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800ba8a:	69fb      	ldr	r3, [r7, #28]
 800ba8c:	1e5a      	subs	r2, r3, #1
 800ba8e:	61fa      	str	r2, [r7, #28]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d102      	bne.n	800ba9a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba94:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba98:	e0c9      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba9e:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800baa0:	69ba      	ldr	r2, [r7, #24]
 800baa2:	4b67      	ldr	r3, [pc, #412]	; (800bc40 <SDMMC_GetCmdResp1+0x1d8>)
 800baa4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d0ef      	beq.n	800ba8a <SDMMC_GetCmdResp1+0x22>
 800baaa:	69bb      	ldr	r3, [r7, #24]
 800baac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d1ea      	bne.n	800ba8a <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bab8:	f003 0304 	and.w	r3, r3, #4
 800babc:	2b00      	cmp	r3, #0
 800babe:	d004      	beq.n	800baca <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2204      	movs	r2, #4
 800bac4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bac6:	2304      	movs	r3, #4
 800bac8:	e0b1      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bace:	f003 0301 	and.w	r3, r3, #1
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d004      	beq.n	800bae0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2201      	movs	r2, #1
 800bada:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800badc:	2301      	movs	r3, #1
 800bade:	e0a6      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	4a58      	ldr	r2, [pc, #352]	; (800bc44 <SDMMC_GetCmdResp1+0x1dc>)
 800bae4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bae6:	68f8      	ldr	r0, [r7, #12]
 800bae8:	f7ff fcf6 	bl	800b4d8 <SDMMC_GetCommandResponse>
 800baec:	4603      	mov	r3, r0
 800baee:	461a      	mov	r2, r3
 800baf0:	7afb      	ldrb	r3, [r7, #11]
 800baf2:	4293      	cmp	r3, r2
 800baf4:	d001      	beq.n	800bafa <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800baf6:	2301      	movs	r3, #1
 800baf8:	e099      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800bafa:	2100      	movs	r1, #0
 800bafc:	68f8      	ldr	r0, [r7, #12]
 800bafe:	f7ff fcf8 	bl	800b4f2 <SDMMC_GetResponse>
 800bb02:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bb04:	697a      	ldr	r2, [r7, #20]
 800bb06:	4b50      	ldr	r3, [pc, #320]	; (800bc48 <SDMMC_GetCmdResp1+0x1e0>)
 800bb08:	4013      	ands	r3, r2
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d101      	bne.n	800bb12 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	e08d      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	da02      	bge.n	800bb1e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bb18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bb1c:	e087      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bb1e:	697b      	ldr	r3, [r7, #20]
 800bb20:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d001      	beq.n	800bb2c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bb28:	2340      	movs	r3, #64	; 0x40
 800bb2a:	e080      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bb2c:	697b      	ldr	r3, [r7, #20]
 800bb2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d001      	beq.n	800bb3a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bb36:	2380      	movs	r3, #128	; 0x80
 800bb38:	e079      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d002      	beq.n	800bb4a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bb44:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb48:	e071      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d002      	beq.n	800bb5a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bb54:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb58:	e069      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d002      	beq.n	800bb6a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800bb64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb68:	e061      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d002      	beq.n	800bb7a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800bb74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bb78:	e059      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d002      	beq.n	800bb8a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bb84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb88:	e051      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d002      	beq.n	800bb9a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bb94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bb98:	e049      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d002      	beq.n	800bbaa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bba4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bba8:	e041      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d002      	beq.n	800bbba <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800bbb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bbb8:	e039      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d002      	beq.n	800bbca <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bbc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800bbc8:	e031      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d002      	beq.n	800bbda <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bbd4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bbd8:	e029      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d002      	beq.n	800bbea <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800bbe4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bbe8:	e021      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d002      	beq.n	800bbfa <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800bbf4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800bbf8:	e019      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d002      	beq.n	800bc0a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800bc04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800bc08:	e011      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d002      	beq.n	800bc1a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800bc14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800bc18:	e009      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800bc1a:	697b      	ldr	r3, [r7, #20]
 800bc1c:	f003 0308 	and.w	r3, r3, #8
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d002      	beq.n	800bc2a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800bc24:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800bc28:	e001      	b.n	800bc2e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bc2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800bc2e:	4618      	mov	r0, r3
 800bc30:	3720      	adds	r7, #32
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bd80      	pop	{r7, pc}
 800bc36:	bf00      	nop
 800bc38:	24000000 	.word	0x24000000
 800bc3c:	10624dd3 	.word	0x10624dd3
 800bc40:	00200045 	.word	0x00200045
 800bc44:	002000c5 	.word	0x002000c5
 800bc48:	fdffe008 	.word	0xfdffe008

0800bc4c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b085      	sub	sp, #20
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bc54:	4b1f      	ldr	r3, [pc, #124]	; (800bcd4 <SDMMC_GetCmdResp2+0x88>)
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	4a1f      	ldr	r2, [pc, #124]	; (800bcd8 <SDMMC_GetCmdResp2+0x8c>)
 800bc5a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc5e:	0a5b      	lsrs	r3, r3, #9
 800bc60:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc64:	fb02 f303 	mul.w	r3, r2, r3
 800bc68:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	1e5a      	subs	r2, r3, #1
 800bc6e:	60fa      	str	r2, [r7, #12]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d102      	bne.n	800bc7a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bc74:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bc78:	e026      	b.n	800bcc8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc7e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d0ef      	beq.n	800bc6a <SDMMC_GetCmdResp2+0x1e>
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d1ea      	bne.n	800bc6a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc98:	f003 0304 	and.w	r3, r3, #4
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d004      	beq.n	800bcaa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2204      	movs	r2, #4
 800bca4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bca6:	2304      	movs	r3, #4
 800bca8:	e00e      	b.n	800bcc8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcae:	f003 0301 	and.w	r3, r3, #1
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d004      	beq.n	800bcc0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2201      	movs	r2, #1
 800bcba:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	e003      	b.n	800bcc8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	4a06      	ldr	r2, [pc, #24]	; (800bcdc <SDMMC_GetCmdResp2+0x90>)
 800bcc4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800bcc6:	2300      	movs	r3, #0
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3714      	adds	r7, #20
 800bccc:	46bd      	mov	sp, r7
 800bcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd2:	4770      	bx	lr
 800bcd4:	24000000 	.word	0x24000000
 800bcd8:	10624dd3 	.word	0x10624dd3
 800bcdc:	002000c5 	.word	0x002000c5

0800bce0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800bce0:	b480      	push	{r7}
 800bce2:	b085      	sub	sp, #20
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bce8:	4b1a      	ldr	r3, [pc, #104]	; (800bd54 <SDMMC_GetCmdResp3+0x74>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a1a      	ldr	r2, [pc, #104]	; (800bd58 <SDMMC_GetCmdResp3+0x78>)
 800bcee:	fba2 2303 	umull	r2, r3, r2, r3
 800bcf2:	0a5b      	lsrs	r3, r3, #9
 800bcf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcf8:	fb02 f303 	mul.w	r3, r2, r3
 800bcfc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	1e5a      	subs	r2, r3, #1
 800bd02:	60fa      	str	r2, [r7, #12]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d102      	bne.n	800bd0e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bd08:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bd0c:	e01b      	b.n	800bd46 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd12:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d0ef      	beq.n	800bcfe <SDMMC_GetCmdResp3+0x1e>
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d1ea      	bne.n	800bcfe <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd2c:	f003 0304 	and.w	r3, r3, #4
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d004      	beq.n	800bd3e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2204      	movs	r2, #4
 800bd38:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bd3a:	2304      	movs	r3, #4
 800bd3c:	e003      	b.n	800bd46 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4a06      	ldr	r2, [pc, #24]	; (800bd5c <SDMMC_GetCmdResp3+0x7c>)
 800bd42:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800bd44:	2300      	movs	r3, #0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3714      	adds	r7, #20
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr
 800bd52:	bf00      	nop
 800bd54:	24000000 	.word	0x24000000
 800bd58:	10624dd3 	.word	0x10624dd3
 800bd5c:	002000c5 	.word	0x002000c5

0800bd60 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b088      	sub	sp, #32
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60f8      	str	r0, [r7, #12]
 800bd68:	460b      	mov	r3, r1
 800bd6a:	607a      	str	r2, [r7, #4]
 800bd6c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bd6e:	4b35      	ldr	r3, [pc, #212]	; (800be44 <SDMMC_GetCmdResp6+0xe4>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a35      	ldr	r2, [pc, #212]	; (800be48 <SDMMC_GetCmdResp6+0xe8>)
 800bd74:	fba2 2303 	umull	r2, r3, r2, r3
 800bd78:	0a5b      	lsrs	r3, r3, #9
 800bd7a:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd7e:	fb02 f303 	mul.w	r3, r2, r3
 800bd82:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800bd84:	69fb      	ldr	r3, [r7, #28]
 800bd86:	1e5a      	subs	r2, r3, #1
 800bd88:	61fa      	str	r2, [r7, #28]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d102      	bne.n	800bd94 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bd8e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bd92:	e052      	b.n	800be3a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd98:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d0ef      	beq.n	800bd84 <SDMMC_GetCmdResp6+0x24>
 800bda4:	69bb      	ldr	r3, [r7, #24]
 800bda6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d1ea      	bne.n	800bd84 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdb2:	f003 0304 	and.w	r3, r3, #4
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d004      	beq.n	800bdc4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	2204      	movs	r2, #4
 800bdbe:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bdc0:	2304      	movs	r3, #4
 800bdc2:	e03a      	b.n	800be3a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdc8:	f003 0301 	and.w	r3, r3, #1
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d004      	beq.n	800bdda <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	e02f      	b.n	800be3a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bdda:	68f8      	ldr	r0, [r7, #12]
 800bddc:	f7ff fb7c 	bl	800b4d8 <SDMMC_GetCommandResponse>
 800bde0:	4603      	mov	r3, r0
 800bde2:	461a      	mov	r2, r3
 800bde4:	7afb      	ldrb	r3, [r7, #11]
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d001      	beq.n	800bdee <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bdea:	2301      	movs	r3, #1
 800bdec:	e025      	b.n	800be3a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	4a16      	ldr	r2, [pc, #88]	; (800be4c <SDMMC_GetCmdResp6+0xec>)
 800bdf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800bdf4:	2100      	movs	r1, #0
 800bdf6:	68f8      	ldr	r0, [r7, #12]
 800bdf8:	f7ff fb7b 	bl	800b4f2 <SDMMC_GetResponse>
 800bdfc:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800bdfe:	697b      	ldr	r3, [r7, #20]
 800be00:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800be04:	2b00      	cmp	r3, #0
 800be06:	d106      	bne.n	800be16 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800be08:	697b      	ldr	r3, [r7, #20]
 800be0a:	0c1b      	lsrs	r3, r3, #16
 800be0c:	b29a      	uxth	r2, r3
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800be12:	2300      	movs	r3, #0
 800be14:	e011      	b.n	800be3a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d002      	beq.n	800be26 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800be20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800be24:	e009      	b.n	800be3a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d002      	beq.n	800be36 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800be30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800be34:	e001      	b.n	800be3a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800be36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3720      	adds	r7, #32
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	24000000 	.word	0x24000000
 800be48:	10624dd3 	.word	0x10624dd3
 800be4c:	002000c5 	.word	0x002000c5

0800be50 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800be50:	b480      	push	{r7}
 800be52:	b085      	sub	sp, #20
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800be58:	4b22      	ldr	r3, [pc, #136]	; (800bee4 <SDMMC_GetCmdResp7+0x94>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	4a22      	ldr	r2, [pc, #136]	; (800bee8 <SDMMC_GetCmdResp7+0x98>)
 800be5e:	fba2 2303 	umull	r2, r3, r2, r3
 800be62:	0a5b      	lsrs	r3, r3, #9
 800be64:	f241 3288 	movw	r2, #5000	; 0x1388
 800be68:	fb02 f303 	mul.w	r3, r2, r3
 800be6c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	1e5a      	subs	r2, r3, #1
 800be72:	60fa      	str	r2, [r7, #12]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d102      	bne.n	800be7e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800be78:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800be7c:	e02c      	b.n	800bed8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be82:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800be84:	68bb      	ldr	r3, [r7, #8]
 800be86:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d0ef      	beq.n	800be6e <SDMMC_GetCmdResp7+0x1e>
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800be94:	2b00      	cmp	r3, #0
 800be96:	d1ea      	bne.n	800be6e <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be9c:	f003 0304 	and.w	r3, r3, #4
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d004      	beq.n	800beae <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2204      	movs	r2, #4
 800bea8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800beaa:	2304      	movs	r3, #4
 800beac:	e014      	b.n	800bed8 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800beb2:	f003 0301 	and.w	r3, r3, #1
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d004      	beq.n	800bec4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2201      	movs	r2, #1
 800bebe:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bec0:	2301      	movs	r3, #1
 800bec2:	e009      	b.n	800bed8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800becc:	2b00      	cmp	r3, #0
 800bece:	d002      	beq.n	800bed6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2240      	movs	r2, #64	; 0x40
 800bed4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800bed6:	2300      	movs	r3, #0

}
 800bed8:	4618      	mov	r0, r3
 800beda:	3714      	adds	r7, #20
 800bedc:	46bd      	mov	sp, r7
 800bede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee2:	4770      	bx	lr
 800bee4:	24000000 	.word	0x24000000
 800bee8:	10624dd3 	.word	0x10624dd3

0800beec <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800beec:	b480      	push	{r7}
 800beee:	b085      	sub	sp, #20
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bef4:	4b11      	ldr	r3, [pc, #68]	; (800bf3c <SDMMC_GetCmdError+0x50>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	4a11      	ldr	r2, [pc, #68]	; (800bf40 <SDMMC_GetCmdError+0x54>)
 800befa:	fba2 2303 	umull	r2, r3, r2, r3
 800befe:	0a5b      	lsrs	r3, r3, #9
 800bf00:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf04:	fb02 f303 	mul.w	r3, r2, r3
 800bf08:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	1e5a      	subs	r2, r3, #1
 800bf0e:	60fa      	str	r2, [r7, #12]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d102      	bne.n	800bf1a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bf14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bf18:	e009      	b.n	800bf2e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d0f1      	beq.n	800bf0a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	4a06      	ldr	r2, [pc, #24]	; (800bf44 <SDMMC_GetCmdError+0x58>)
 800bf2a:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800bf2c:	2300      	movs	r3, #0
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3714      	adds	r7, #20
 800bf32:	46bd      	mov	sp, r7
 800bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf38:	4770      	bx	lr
 800bf3a:	bf00      	nop
 800bf3c:	24000000 	.word	0x24000000
 800bf40:	10624dd3 	.word	0x10624dd3
 800bf44:	002000c5 	.word	0x002000c5

0800bf48 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800bf4c:	4904      	ldr	r1, [pc, #16]	; (800bf60 <MX_FATFS_Init+0x18>)
 800bf4e:	4805      	ldr	r0, [pc, #20]	; (800bf64 <MX_FATFS_Init+0x1c>)
 800bf50:	f003 fb46 	bl	800f5e0 <FATFS_LinkDriver>
 800bf54:	4603      	mov	r3, r0
 800bf56:	461a      	mov	r2, r3
 800bf58:	4b03      	ldr	r3, [pc, #12]	; (800bf68 <MX_FATFS_Init+0x20>)
 800bf5a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800bf5c:	bf00      	nop
 800bf5e:	bd80      	pop	{r7, pc}
 800bf60:	240017a8 	.word	0x240017a8
 800bf64:	0800f958 	.word	0x0800f958
 800bf68:	240017a4 	.word	0x240017a4

0800bf6c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800bf70:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr

0800bf7c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b082      	sub	sp, #8
 800bf80:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800bf82:	2300      	movs	r3, #0
 800bf84:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800bf86:	f000 f879 	bl	800c07c <BSP_SD_IsDetected>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	2b01      	cmp	r3, #1
 800bf8e:	d001      	beq.n	800bf94 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800bf90:	2302      	movs	r3, #2
 800bf92:	e012      	b.n	800bfba <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800bf94:	480b      	ldr	r0, [pc, #44]	; (800bfc4 <BSP_SD_Init+0x48>)
 800bf96:	f7fc fd85 	bl	8008aa4 <HAL_SD_Init>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800bf9e:	79fb      	ldrb	r3, [r7, #7]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d109      	bne.n	800bfb8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800bfa4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bfa8:	4806      	ldr	r0, [pc, #24]	; (800bfc4 <BSP_SD_Init+0x48>)
 800bfaa:	f7fd fc41 	bl	8009830 <HAL_SD_ConfigWideBusOperation>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d001      	beq.n	800bfb8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800bfb8:	79fb      	ldrb	r3, [r7, #7]
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3708      	adds	r7, #8
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	bf00      	nop
 800bfc4:	2400067c 	.word	0x2400067c

0800bfc8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b088      	sub	sp, #32
 800bfcc:	af02      	add	r7, sp, #8
 800bfce:	60f8      	str	r0, [r7, #12]
 800bfd0:	60b9      	str	r1, [r7, #8]
 800bfd2:	607a      	str	r2, [r7, #4]
 800bfd4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	9300      	str	r3, [sp, #0]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	68ba      	ldr	r2, [r7, #8]
 800bfe2:	68f9      	ldr	r1, [r7, #12]
 800bfe4:	4806      	ldr	r0, [pc, #24]	; (800c000 <BSP_SD_ReadBlocks+0x38>)
 800bfe6:	f7fc fe7d 	bl	8008ce4 <HAL_SD_ReadBlocks>
 800bfea:	4603      	mov	r3, r0
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d001      	beq.n	800bff4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800bff0:	2301      	movs	r3, #1
 800bff2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800bff4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3718      	adds	r7, #24
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}
 800bffe:	bf00      	nop
 800c000:	2400067c 	.word	0x2400067c

0800c004 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b088      	sub	sp, #32
 800c008:	af02      	add	r7, sp, #8
 800c00a:	60f8      	str	r0, [r7, #12]
 800c00c:	60b9      	str	r1, [r7, #8]
 800c00e:	607a      	str	r2, [r7, #4]
 800c010:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c012:	2300      	movs	r3, #0
 800c014:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	9300      	str	r3, [sp, #0]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	68ba      	ldr	r2, [r7, #8]
 800c01e:	68f9      	ldr	r1, [r7, #12]
 800c020:	4806      	ldr	r0, [pc, #24]	; (800c03c <BSP_SD_WriteBlocks+0x38>)
 800c022:	f7fc ffe9 	bl	8008ff8 <HAL_SD_WriteBlocks>
 800c026:	4603      	mov	r3, r0
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d001      	beq.n	800c030 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c02c:	2301      	movs	r3, #1
 800c02e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c030:	7dfb      	ldrb	r3, [r7, #23]
}
 800c032:	4618      	mov	r0, r3
 800c034:	3718      	adds	r7, #24
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	2400067c 	.word	0x2400067c

0800c040 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c044:	4805      	ldr	r0, [pc, #20]	; (800c05c <BSP_SD_GetCardState+0x1c>)
 800c046:	f7fd fd05 	bl	8009a54 <HAL_SD_GetCardState>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b04      	cmp	r3, #4
 800c04e:	bf14      	ite	ne
 800c050:	2301      	movne	r3, #1
 800c052:	2300      	moveq	r3, #0
 800c054:	b2db      	uxtb	r3, r3
}
 800c056:	4618      	mov	r0, r3
 800c058:	bd80      	pop	{r7, pc}
 800c05a:	bf00      	nop
 800c05c:	2400067c 	.word	0x2400067c

0800c060 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b082      	sub	sp, #8
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c068:	6879      	ldr	r1, [r7, #4]
 800c06a:	4803      	ldr	r0, [pc, #12]	; (800c078 <BSP_SD_GetCardInfo+0x18>)
 800c06c:	f7fd fbb4 	bl	80097d8 <HAL_SD_GetCardInfo>
}
 800c070:	bf00      	nop
 800c072:	3708      	adds	r7, #8
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}
 800c078:	2400067c 	.word	0x2400067c

0800c07c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b082      	sub	sp, #8
 800c080:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c082:	2301      	movs	r3, #1
 800c084:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c086:	f000 f80b 	bl	800c0a0 <BSP_PlatformIsDetected>
 800c08a:	4603      	mov	r3, r0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d101      	bne.n	800c094 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c090:	2300      	movs	r3, #0
 800c092:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c094:	79fb      	ldrb	r3, [r7, #7]
 800c096:	b2db      	uxtb	r3, r3
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3708      	adds	r7, #8
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd80      	pop	{r7, pc}

0800c0a0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b082      	sub	sp, #8
 800c0a4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c0aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c0ae:	4806      	ldr	r0, [pc, #24]	; (800c0c8 <BSP_PlatformIsDetected+0x28>)
 800c0b0:	f7f8 fb6a 	bl	8004788 <HAL_GPIO_ReadPin>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d001      	beq.n	800c0be <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800c0be:	79fb      	ldrb	r3, [r7, #7]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3708      	adds	r7, #8
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}
 800c0c8:	58022000 	.word	0x58022000

0800c0cc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b082      	sub	sp, #8
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c0d6:	4b0b      	ldr	r3, [pc, #44]	; (800c104 <SD_CheckStatus+0x38>)
 800c0d8:	2201      	movs	r2, #1
 800c0da:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c0dc:	f7ff ffb0 	bl	800c040 <BSP_SD_GetCardState>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d107      	bne.n	800c0f6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c0e6:	4b07      	ldr	r3, [pc, #28]	; (800c104 <SD_CheckStatus+0x38>)
 800c0e8:	781b      	ldrb	r3, [r3, #0]
 800c0ea:	b2db      	uxtb	r3, r3
 800c0ec:	f023 0301 	bic.w	r3, r3, #1
 800c0f0:	b2da      	uxtb	r2, r3
 800c0f2:	4b04      	ldr	r3, [pc, #16]	; (800c104 <SD_CheckStatus+0x38>)
 800c0f4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c0f6:	4b03      	ldr	r3, [pc, #12]	; (800c104 <SD_CheckStatus+0x38>)
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	b2db      	uxtb	r3, r3
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	3708      	adds	r7, #8
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}
 800c104:	24000045 	.word	0x24000045

0800c108 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b082      	sub	sp, #8
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	4603      	mov	r3, r0
 800c110:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c112:	4b0b      	ldr	r3, [pc, #44]	; (800c140 <SD_initialize+0x38>)
 800c114:	2201      	movs	r2, #1
 800c116:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c118:	f7ff ff30 	bl	800bf7c <BSP_SD_Init>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d107      	bne.n	800c132 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800c122:	79fb      	ldrb	r3, [r7, #7]
 800c124:	4618      	mov	r0, r3
 800c126:	f7ff ffd1 	bl	800c0cc <SD_CheckStatus>
 800c12a:	4603      	mov	r3, r0
 800c12c:	461a      	mov	r2, r3
 800c12e:	4b04      	ldr	r3, [pc, #16]	; (800c140 <SD_initialize+0x38>)
 800c130:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800c132:	4b03      	ldr	r3, [pc, #12]	; (800c140 <SD_initialize+0x38>)
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	b2db      	uxtb	r3, r3
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3708      	adds	r7, #8
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	24000045 	.word	0x24000045

0800c144 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b082      	sub	sp, #8
 800c148:	af00      	add	r7, sp, #0
 800c14a:	4603      	mov	r3, r0
 800c14c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c14e:	79fb      	ldrb	r3, [r7, #7]
 800c150:	4618      	mov	r0, r3
 800c152:	f7ff ffbb 	bl	800c0cc <SD_CheckStatus>
 800c156:	4603      	mov	r3, r0
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3708      	adds	r7, #8
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b086      	sub	sp, #24
 800c164:	af00      	add	r7, sp, #0
 800c166:	60b9      	str	r1, [r7, #8]
 800c168:	607a      	str	r2, [r7, #4]
 800c16a:	603b      	str	r3, [r7, #0]
 800c16c:	4603      	mov	r3, r0
 800c16e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c170:	2301      	movs	r3, #1
 800c172:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800c174:	f04f 33ff 	mov.w	r3, #4294967295
 800c178:	683a      	ldr	r2, [r7, #0]
 800c17a:	6879      	ldr	r1, [r7, #4]
 800c17c:	68b8      	ldr	r0, [r7, #8]
 800c17e:	f7ff ff23 	bl	800bfc8 <BSP_SD_ReadBlocks>
 800c182:	4603      	mov	r3, r0
 800c184:	2b00      	cmp	r3, #0
 800c186:	d107      	bne.n	800c198 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c188:	bf00      	nop
 800c18a:	f7ff ff59 	bl	800c040 <BSP_SD_GetCardState>
 800c18e:	4603      	mov	r3, r0
 800c190:	2b00      	cmp	r3, #0
 800c192:	d1fa      	bne.n	800c18a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800c194:	2300      	movs	r3, #0
 800c196:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800c198:	7dfb      	ldrb	r3, [r7, #23]
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3718      	adds	r7, #24
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b086      	sub	sp, #24
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	60b9      	str	r1, [r7, #8]
 800c1aa:	607a      	str	r2, [r7, #4]
 800c1ac:	603b      	str	r3, [r7, #0]
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800c1b6:	f04f 33ff 	mov.w	r3, #4294967295
 800c1ba:	683a      	ldr	r2, [r7, #0]
 800c1bc:	6879      	ldr	r1, [r7, #4]
 800c1be:	68b8      	ldr	r0, [r7, #8]
 800c1c0:	f7ff ff20 	bl	800c004 <BSP_SD_WriteBlocks>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d107      	bne.n	800c1da <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800c1ca:	bf00      	nop
 800c1cc:	f7ff ff38 	bl	800c040 <BSP_SD_GetCardState>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d1fa      	bne.n	800c1cc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800c1da:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3718      	adds	r7, #24
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b08c      	sub	sp, #48	; 0x30
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	603a      	str	r2, [r7, #0]
 800c1ee:	71fb      	strb	r3, [r7, #7]
 800c1f0:	460b      	mov	r3, r1
 800c1f2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c1fa:	4b25      	ldr	r3, [pc, #148]	; (800c290 <SD_ioctl+0xac>)
 800c1fc:	781b      	ldrb	r3, [r3, #0]
 800c1fe:	b2db      	uxtb	r3, r3
 800c200:	f003 0301 	and.w	r3, r3, #1
 800c204:	2b00      	cmp	r3, #0
 800c206:	d001      	beq.n	800c20c <SD_ioctl+0x28>
 800c208:	2303      	movs	r3, #3
 800c20a:	e03c      	b.n	800c286 <SD_ioctl+0xa2>

  switch (cmd)
 800c20c:	79bb      	ldrb	r3, [r7, #6]
 800c20e:	2b03      	cmp	r3, #3
 800c210:	d834      	bhi.n	800c27c <SD_ioctl+0x98>
 800c212:	a201      	add	r2, pc, #4	; (adr r2, 800c218 <SD_ioctl+0x34>)
 800c214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c218:	0800c229 	.word	0x0800c229
 800c21c:	0800c231 	.word	0x0800c231
 800c220:	0800c249 	.word	0x0800c249
 800c224:	0800c263 	.word	0x0800c263
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c228:	2300      	movs	r3, #0
 800c22a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c22e:	e028      	b.n	800c282 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c230:	f107 0308 	add.w	r3, r7, #8
 800c234:	4618      	mov	r0, r3
 800c236:	f7ff ff13 	bl	800c060 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c23a:	6a3a      	ldr	r2, [r7, #32]
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c240:	2300      	movs	r3, #0
 800c242:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c246:	e01c      	b.n	800c282 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c248:	f107 0308 	add.w	r3, r7, #8
 800c24c:	4618      	mov	r0, r3
 800c24e:	f7ff ff07 	bl	800c060 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c254:	b29a      	uxth	r2, r3
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c25a:	2300      	movs	r3, #0
 800c25c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c260:	e00f      	b.n	800c282 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c262:	f107 0308 	add.w	r3, r7, #8
 800c266:	4618      	mov	r0, r3
 800c268:	f7ff fefa 	bl	800c060 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c26e:	0a5a      	lsrs	r2, r3, #9
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c274:	2300      	movs	r3, #0
 800c276:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c27a:	e002      	b.n	800c282 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c27c:	2304      	movs	r3, #4
 800c27e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800c282:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c286:	4618      	mov	r0, r3
 800c288:	3730      	adds	r7, #48	; 0x30
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
 800c28e:	bf00      	nop
 800c290:	24000045 	.word	0x24000045

0800c294 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c294:	b480      	push	{r7}
 800c296:	b085      	sub	sp, #20
 800c298:	af00      	add	r7, sp, #0
 800c29a:	4603      	mov	r3, r0
 800c29c:	6039      	str	r1, [r7, #0]
 800c29e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c2a0:	88fb      	ldrh	r3, [r7, #6]
 800c2a2:	2b7f      	cmp	r3, #127	; 0x7f
 800c2a4:	d802      	bhi.n	800c2ac <ff_convert+0x18>
		c = chr;
 800c2a6:	88fb      	ldrh	r3, [r7, #6]
 800c2a8:	81fb      	strh	r3, [r7, #14]
 800c2aa:	e025      	b.n	800c2f8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d00b      	beq.n	800c2ca <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c2b2:	88fb      	ldrh	r3, [r7, #6]
 800c2b4:	2bff      	cmp	r3, #255	; 0xff
 800c2b6:	d805      	bhi.n	800c2c4 <ff_convert+0x30>
 800c2b8:	88fb      	ldrh	r3, [r7, #6]
 800c2ba:	3b80      	subs	r3, #128	; 0x80
 800c2bc:	4a12      	ldr	r2, [pc, #72]	; (800c308 <ff_convert+0x74>)
 800c2be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2c2:	e000      	b.n	800c2c6 <ff_convert+0x32>
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	81fb      	strh	r3, [r7, #14]
 800c2c8:	e016      	b.n	800c2f8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	81fb      	strh	r3, [r7, #14]
 800c2ce:	e009      	b.n	800c2e4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c2d0:	89fb      	ldrh	r3, [r7, #14]
 800c2d2:	4a0d      	ldr	r2, [pc, #52]	; (800c308 <ff_convert+0x74>)
 800c2d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2d8:	88fa      	ldrh	r2, [r7, #6]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d006      	beq.n	800c2ec <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800c2de:	89fb      	ldrh	r3, [r7, #14]
 800c2e0:	3301      	adds	r3, #1
 800c2e2:	81fb      	strh	r3, [r7, #14]
 800c2e4:	89fb      	ldrh	r3, [r7, #14]
 800c2e6:	2b7f      	cmp	r3, #127	; 0x7f
 800c2e8:	d9f2      	bls.n	800c2d0 <ff_convert+0x3c>
 800c2ea:	e000      	b.n	800c2ee <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800c2ec:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800c2ee:	89fb      	ldrh	r3, [r7, #14]
 800c2f0:	3380      	adds	r3, #128	; 0x80
 800c2f2:	b29b      	uxth	r3, r3
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800c2f8:	89fb      	ldrh	r3, [r7, #14]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3714      	adds	r7, #20
 800c2fe:	46bd      	mov	sp, r7
 800c300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c304:	4770      	bx	lr
 800c306:	bf00      	nop
 800c308:	0800f96c 	.word	0x0800f96c

0800c30c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b087      	sub	sp, #28
 800c310:	af00      	add	r7, sp, #0
 800c312:	4603      	mov	r3, r0
 800c314:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c316:	88fb      	ldrh	r3, [r7, #6]
 800c318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c31c:	d201      	bcs.n	800c322 <ff_wtoupper+0x16>
 800c31e:	4b3e      	ldr	r3, [pc, #248]	; (800c418 <ff_wtoupper+0x10c>)
 800c320:	e000      	b.n	800c324 <ff_wtoupper+0x18>
 800c322:	4b3e      	ldr	r3, [pc, #248]	; (800c41c <ff_wtoupper+0x110>)
 800c324:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c326:	697b      	ldr	r3, [r7, #20]
 800c328:	1c9a      	adds	r2, r3, #2
 800c32a:	617a      	str	r2, [r7, #20]
 800c32c:	881b      	ldrh	r3, [r3, #0]
 800c32e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800c330:	8a7b      	ldrh	r3, [r7, #18]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d068      	beq.n	800c408 <ff_wtoupper+0xfc>
 800c336:	88fa      	ldrh	r2, [r7, #6]
 800c338:	8a7b      	ldrh	r3, [r7, #18]
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d364      	bcc.n	800c408 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	1c9a      	adds	r2, r3, #2
 800c342:	617a      	str	r2, [r7, #20]
 800c344:	881b      	ldrh	r3, [r3, #0]
 800c346:	823b      	strh	r3, [r7, #16]
 800c348:	8a3b      	ldrh	r3, [r7, #16]
 800c34a:	0a1b      	lsrs	r3, r3, #8
 800c34c:	81fb      	strh	r3, [r7, #14]
 800c34e:	8a3b      	ldrh	r3, [r7, #16]
 800c350:	b2db      	uxtb	r3, r3
 800c352:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800c354:	88fa      	ldrh	r2, [r7, #6]
 800c356:	8a79      	ldrh	r1, [r7, #18]
 800c358:	8a3b      	ldrh	r3, [r7, #16]
 800c35a:	440b      	add	r3, r1
 800c35c:	429a      	cmp	r2, r3
 800c35e:	da49      	bge.n	800c3f4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800c360:	89fb      	ldrh	r3, [r7, #14]
 800c362:	2b08      	cmp	r3, #8
 800c364:	d84f      	bhi.n	800c406 <ff_wtoupper+0xfa>
 800c366:	a201      	add	r2, pc, #4	; (adr r2, 800c36c <ff_wtoupper+0x60>)
 800c368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c36c:	0800c391 	.word	0x0800c391
 800c370:	0800c3a3 	.word	0x0800c3a3
 800c374:	0800c3b9 	.word	0x0800c3b9
 800c378:	0800c3c1 	.word	0x0800c3c1
 800c37c:	0800c3c9 	.word	0x0800c3c9
 800c380:	0800c3d1 	.word	0x0800c3d1
 800c384:	0800c3d9 	.word	0x0800c3d9
 800c388:	0800c3e1 	.word	0x0800c3e1
 800c38c:	0800c3e9 	.word	0x0800c3e9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800c390:	88fa      	ldrh	r2, [r7, #6]
 800c392:	8a7b      	ldrh	r3, [r7, #18]
 800c394:	1ad3      	subs	r3, r2, r3
 800c396:	005b      	lsls	r3, r3, #1
 800c398:	697a      	ldr	r2, [r7, #20]
 800c39a:	4413      	add	r3, r2
 800c39c:	881b      	ldrh	r3, [r3, #0]
 800c39e:	80fb      	strh	r3, [r7, #6]
 800c3a0:	e027      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800c3a2:	88fa      	ldrh	r2, [r7, #6]
 800c3a4:	8a7b      	ldrh	r3, [r7, #18]
 800c3a6:	1ad3      	subs	r3, r2, r3
 800c3a8:	b29b      	uxth	r3, r3
 800c3aa:	f003 0301 	and.w	r3, r3, #1
 800c3ae:	b29b      	uxth	r3, r3
 800c3b0:	88fa      	ldrh	r2, [r7, #6]
 800c3b2:	1ad3      	subs	r3, r2, r3
 800c3b4:	80fb      	strh	r3, [r7, #6]
 800c3b6:	e01c      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800c3b8:	88fb      	ldrh	r3, [r7, #6]
 800c3ba:	3b10      	subs	r3, #16
 800c3bc:	80fb      	strh	r3, [r7, #6]
 800c3be:	e018      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800c3c0:	88fb      	ldrh	r3, [r7, #6]
 800c3c2:	3b20      	subs	r3, #32
 800c3c4:	80fb      	strh	r3, [r7, #6]
 800c3c6:	e014      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800c3c8:	88fb      	ldrh	r3, [r7, #6]
 800c3ca:	3b30      	subs	r3, #48	; 0x30
 800c3cc:	80fb      	strh	r3, [r7, #6]
 800c3ce:	e010      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800c3d0:	88fb      	ldrh	r3, [r7, #6]
 800c3d2:	3b1a      	subs	r3, #26
 800c3d4:	80fb      	strh	r3, [r7, #6]
 800c3d6:	e00c      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800c3d8:	88fb      	ldrh	r3, [r7, #6]
 800c3da:	3308      	adds	r3, #8
 800c3dc:	80fb      	strh	r3, [r7, #6]
 800c3de:	e008      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800c3e0:	88fb      	ldrh	r3, [r7, #6]
 800c3e2:	3b50      	subs	r3, #80	; 0x50
 800c3e4:	80fb      	strh	r3, [r7, #6]
 800c3e6:	e004      	b.n	800c3f2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800c3e8:	88fb      	ldrh	r3, [r7, #6]
 800c3ea:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800c3ee:	80fb      	strh	r3, [r7, #6]
 800c3f0:	bf00      	nop
			}
			break;
 800c3f2:	e008      	b.n	800c406 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800c3f4:	89fb      	ldrh	r3, [r7, #14]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d195      	bne.n	800c326 <ff_wtoupper+0x1a>
 800c3fa:	8a3b      	ldrh	r3, [r7, #16]
 800c3fc:	005b      	lsls	r3, r3, #1
 800c3fe:	697a      	ldr	r2, [r7, #20]
 800c400:	4413      	add	r3, r2
 800c402:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800c404:	e78f      	b.n	800c326 <ff_wtoupper+0x1a>
			break;
 800c406:	bf00      	nop
	}

	return chr;
 800c408:	88fb      	ldrh	r3, [r7, #6]
}
 800c40a:	4618      	mov	r0, r3
 800c40c:	371c      	adds	r7, #28
 800c40e:	46bd      	mov	sp, r7
 800c410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c414:	4770      	bx	lr
 800c416:	bf00      	nop
 800c418:	0800fa6c 	.word	0x0800fa6c
 800c41c:	0800fc60 	.word	0x0800fc60

0800c420 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b084      	sub	sp, #16
 800c424:	af00      	add	r7, sp, #0
 800c426:	4603      	mov	r3, r0
 800c428:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c42a:	79fb      	ldrb	r3, [r7, #7]
 800c42c:	4a08      	ldr	r2, [pc, #32]	; (800c450 <disk_status+0x30>)
 800c42e:	009b      	lsls	r3, r3, #2
 800c430:	4413      	add	r3, r2
 800c432:	685b      	ldr	r3, [r3, #4]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	79fa      	ldrb	r2, [r7, #7]
 800c438:	4905      	ldr	r1, [pc, #20]	; (800c450 <disk_status+0x30>)
 800c43a:	440a      	add	r2, r1
 800c43c:	7a12      	ldrb	r2, [r2, #8]
 800c43e:	4610      	mov	r0, r2
 800c440:	4798      	blx	r3
 800c442:	4603      	mov	r3, r0
 800c444:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c446:	7bfb      	ldrb	r3, [r7, #15]
}
 800c448:	4618      	mov	r0, r3
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}
 800c450:	240017d4 	.word	0x240017d4

0800c454 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	4603      	mov	r3, r0
 800c45c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c45e:	2300      	movs	r3, #0
 800c460:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c462:	79fb      	ldrb	r3, [r7, #7]
 800c464:	4a0d      	ldr	r2, [pc, #52]	; (800c49c <disk_initialize+0x48>)
 800c466:	5cd3      	ldrb	r3, [r2, r3]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d111      	bne.n	800c490 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800c46c:	79fb      	ldrb	r3, [r7, #7]
 800c46e:	4a0b      	ldr	r2, [pc, #44]	; (800c49c <disk_initialize+0x48>)
 800c470:	2101      	movs	r1, #1
 800c472:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c474:	79fb      	ldrb	r3, [r7, #7]
 800c476:	4a09      	ldr	r2, [pc, #36]	; (800c49c <disk_initialize+0x48>)
 800c478:	009b      	lsls	r3, r3, #2
 800c47a:	4413      	add	r3, r2
 800c47c:	685b      	ldr	r3, [r3, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	79fa      	ldrb	r2, [r7, #7]
 800c482:	4906      	ldr	r1, [pc, #24]	; (800c49c <disk_initialize+0x48>)
 800c484:	440a      	add	r2, r1
 800c486:	7a12      	ldrb	r2, [r2, #8]
 800c488:	4610      	mov	r0, r2
 800c48a:	4798      	blx	r3
 800c48c:	4603      	mov	r3, r0
 800c48e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c490:	7bfb      	ldrb	r3, [r7, #15]
}
 800c492:	4618      	mov	r0, r3
 800c494:	3710      	adds	r7, #16
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	240017d4 	.word	0x240017d4

0800c4a0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c4a0:	b590      	push	{r4, r7, lr}
 800c4a2:	b087      	sub	sp, #28
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60b9      	str	r1, [r7, #8]
 800c4a8:	607a      	str	r2, [r7, #4]
 800c4aa:	603b      	str	r3, [r7, #0]
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c4b0:	7bfb      	ldrb	r3, [r7, #15]
 800c4b2:	4a0a      	ldr	r2, [pc, #40]	; (800c4dc <disk_read+0x3c>)
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	4413      	add	r3, r2
 800c4b8:	685b      	ldr	r3, [r3, #4]
 800c4ba:	689c      	ldr	r4, [r3, #8]
 800c4bc:	7bfb      	ldrb	r3, [r7, #15]
 800c4be:	4a07      	ldr	r2, [pc, #28]	; (800c4dc <disk_read+0x3c>)
 800c4c0:	4413      	add	r3, r2
 800c4c2:	7a18      	ldrb	r0, [r3, #8]
 800c4c4:	683b      	ldr	r3, [r7, #0]
 800c4c6:	687a      	ldr	r2, [r7, #4]
 800c4c8:	68b9      	ldr	r1, [r7, #8]
 800c4ca:	47a0      	blx	r4
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	75fb      	strb	r3, [r7, #23]
  return res;
 800c4d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	371c      	adds	r7, #28
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd90      	pop	{r4, r7, pc}
 800c4da:	bf00      	nop
 800c4dc:	240017d4 	.word	0x240017d4

0800c4e0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c4e0:	b590      	push	{r4, r7, lr}
 800c4e2:	b087      	sub	sp, #28
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	60b9      	str	r1, [r7, #8]
 800c4e8:	607a      	str	r2, [r7, #4]
 800c4ea:	603b      	str	r3, [r7, #0]
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c4f0:	7bfb      	ldrb	r3, [r7, #15]
 800c4f2:	4a0a      	ldr	r2, [pc, #40]	; (800c51c <disk_write+0x3c>)
 800c4f4:	009b      	lsls	r3, r3, #2
 800c4f6:	4413      	add	r3, r2
 800c4f8:	685b      	ldr	r3, [r3, #4]
 800c4fa:	68dc      	ldr	r4, [r3, #12]
 800c4fc:	7bfb      	ldrb	r3, [r7, #15]
 800c4fe:	4a07      	ldr	r2, [pc, #28]	; (800c51c <disk_write+0x3c>)
 800c500:	4413      	add	r3, r2
 800c502:	7a18      	ldrb	r0, [r3, #8]
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	687a      	ldr	r2, [r7, #4]
 800c508:	68b9      	ldr	r1, [r7, #8]
 800c50a:	47a0      	blx	r4
 800c50c:	4603      	mov	r3, r0
 800c50e:	75fb      	strb	r3, [r7, #23]
  return res;
 800c510:	7dfb      	ldrb	r3, [r7, #23]
}
 800c512:	4618      	mov	r0, r3
 800c514:	371c      	adds	r7, #28
 800c516:	46bd      	mov	sp, r7
 800c518:	bd90      	pop	{r4, r7, pc}
 800c51a:	bf00      	nop
 800c51c:	240017d4 	.word	0x240017d4

0800c520 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b084      	sub	sp, #16
 800c524:	af00      	add	r7, sp, #0
 800c526:	4603      	mov	r3, r0
 800c528:	603a      	str	r2, [r7, #0]
 800c52a:	71fb      	strb	r3, [r7, #7]
 800c52c:	460b      	mov	r3, r1
 800c52e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c530:	79fb      	ldrb	r3, [r7, #7]
 800c532:	4a09      	ldr	r2, [pc, #36]	; (800c558 <disk_ioctl+0x38>)
 800c534:	009b      	lsls	r3, r3, #2
 800c536:	4413      	add	r3, r2
 800c538:	685b      	ldr	r3, [r3, #4]
 800c53a:	691b      	ldr	r3, [r3, #16]
 800c53c:	79fa      	ldrb	r2, [r7, #7]
 800c53e:	4906      	ldr	r1, [pc, #24]	; (800c558 <disk_ioctl+0x38>)
 800c540:	440a      	add	r2, r1
 800c542:	7a10      	ldrb	r0, [r2, #8]
 800c544:	79b9      	ldrb	r1, [r7, #6]
 800c546:	683a      	ldr	r2, [r7, #0]
 800c548:	4798      	blx	r3
 800c54a:	4603      	mov	r3, r0
 800c54c:	73fb      	strb	r3, [r7, #15]
  return res;
 800c54e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c550:	4618      	mov	r0, r3
 800c552:	3710      	adds	r7, #16
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}
 800c558:	240017d4 	.word	0x240017d4

0800c55c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c55c:	b480      	push	{r7}
 800c55e:	b085      	sub	sp, #20
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	3301      	adds	r3, #1
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c56c:	89fb      	ldrh	r3, [r7, #14]
 800c56e:	021b      	lsls	r3, r3, #8
 800c570:	b21a      	sxth	r2, r3
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	781b      	ldrb	r3, [r3, #0]
 800c576:	b21b      	sxth	r3, r3
 800c578:	4313      	orrs	r3, r2
 800c57a:	b21b      	sxth	r3, r3
 800c57c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c57e:	89fb      	ldrh	r3, [r7, #14]
}
 800c580:	4618      	mov	r0, r3
 800c582:	3714      	adds	r7, #20
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr

0800c58c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c58c:	b480      	push	{r7}
 800c58e:	b085      	sub	sp, #20
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	3303      	adds	r3, #3
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	021b      	lsls	r3, r3, #8
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	3202      	adds	r2, #2
 800c5a4:	7812      	ldrb	r2, [r2, #0]
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	021b      	lsls	r3, r3, #8
 800c5ae:	687a      	ldr	r2, [r7, #4]
 800c5b0:	3201      	adds	r2, #1
 800c5b2:	7812      	ldrb	r2, [r2, #0]
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	021b      	lsls	r3, r3, #8
 800c5bc:	687a      	ldr	r2, [r7, #4]
 800c5be:	7812      	ldrb	r2, [r2, #0]
 800c5c0:	4313      	orrs	r3, r2
 800c5c2:	60fb      	str	r3, [r7, #12]
	return rv;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3714      	adds	r7, #20
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr

0800c5d2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c5d2:	b480      	push	{r7}
 800c5d4:	b083      	sub	sp, #12
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
 800c5da:	460b      	mov	r3, r1
 800c5dc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	1c5a      	adds	r2, r3, #1
 800c5e2:	607a      	str	r2, [r7, #4]
 800c5e4:	887a      	ldrh	r2, [r7, #2]
 800c5e6:	b2d2      	uxtb	r2, r2
 800c5e8:	701a      	strb	r2, [r3, #0]
 800c5ea:	887b      	ldrh	r3, [r7, #2]
 800c5ec:	0a1b      	lsrs	r3, r3, #8
 800c5ee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	1c5a      	adds	r2, r3, #1
 800c5f4:	607a      	str	r2, [r7, #4]
 800c5f6:	887a      	ldrh	r2, [r7, #2]
 800c5f8:	b2d2      	uxtb	r2, r2
 800c5fa:	701a      	strb	r2, [r3, #0]
}
 800c5fc:	bf00      	nop
 800c5fe:	370c      	adds	r7, #12
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr

0800c608 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c608:	b480      	push	{r7}
 800c60a:	b083      	sub	sp, #12
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
 800c610:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	1c5a      	adds	r2, r3, #1
 800c616:	607a      	str	r2, [r7, #4]
 800c618:	683a      	ldr	r2, [r7, #0]
 800c61a:	b2d2      	uxtb	r2, r2
 800c61c:	701a      	strb	r2, [r3, #0]
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	0a1b      	lsrs	r3, r3, #8
 800c622:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	1c5a      	adds	r2, r3, #1
 800c628:	607a      	str	r2, [r7, #4]
 800c62a:	683a      	ldr	r2, [r7, #0]
 800c62c:	b2d2      	uxtb	r2, r2
 800c62e:	701a      	strb	r2, [r3, #0]
 800c630:	683b      	ldr	r3, [r7, #0]
 800c632:	0a1b      	lsrs	r3, r3, #8
 800c634:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	1c5a      	adds	r2, r3, #1
 800c63a:	607a      	str	r2, [r7, #4]
 800c63c:	683a      	ldr	r2, [r7, #0]
 800c63e:	b2d2      	uxtb	r2, r2
 800c640:	701a      	strb	r2, [r3, #0]
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	0a1b      	lsrs	r3, r3, #8
 800c646:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	1c5a      	adds	r2, r3, #1
 800c64c:	607a      	str	r2, [r7, #4]
 800c64e:	683a      	ldr	r2, [r7, #0]
 800c650:	b2d2      	uxtb	r2, r2
 800c652:	701a      	strb	r2, [r3, #0]
}
 800c654:	bf00      	nop
 800c656:	370c      	adds	r7, #12
 800c658:	46bd      	mov	sp, r7
 800c65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65e:	4770      	bx	lr

0800c660 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c660:	b480      	push	{r7}
 800c662:	b087      	sub	sp, #28
 800c664:	af00      	add	r7, sp, #0
 800c666:	60f8      	str	r0, [r7, #12]
 800c668:	60b9      	str	r1, [r7, #8]
 800c66a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d00d      	beq.n	800c696 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c67a:	693a      	ldr	r2, [r7, #16]
 800c67c:	1c53      	adds	r3, r2, #1
 800c67e:	613b      	str	r3, [r7, #16]
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	1c59      	adds	r1, r3, #1
 800c684:	6179      	str	r1, [r7, #20]
 800c686:	7812      	ldrb	r2, [r2, #0]
 800c688:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	3b01      	subs	r3, #1
 800c68e:	607b      	str	r3, [r7, #4]
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d1f1      	bne.n	800c67a <mem_cpy+0x1a>
	}
}
 800c696:	bf00      	nop
 800c698:	371c      	adds	r7, #28
 800c69a:	46bd      	mov	sp, r7
 800c69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a0:	4770      	bx	lr

0800c6a2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c6a2:	b480      	push	{r7}
 800c6a4:	b087      	sub	sp, #28
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	60f8      	str	r0, [r7, #12]
 800c6aa:	60b9      	str	r1, [r7, #8]
 800c6ac:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	1c5a      	adds	r2, r3, #1
 800c6b6:	617a      	str	r2, [r7, #20]
 800c6b8:	68ba      	ldr	r2, [r7, #8]
 800c6ba:	b2d2      	uxtb	r2, r2
 800c6bc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	3b01      	subs	r3, #1
 800c6c2:	607b      	str	r3, [r7, #4]
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d1f3      	bne.n	800c6b2 <mem_set+0x10>
}
 800c6ca:	bf00      	nop
 800c6cc:	bf00      	nop
 800c6ce:	371c      	adds	r7, #28
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d6:	4770      	bx	lr

0800c6d8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c6d8:	b480      	push	{r7}
 800c6da:	b089      	sub	sp, #36	; 0x24
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	60f8      	str	r0, [r7, #12]
 800c6e0:	60b9      	str	r1, [r7, #8]
 800c6e2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	61fb      	str	r3, [r7, #28]
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c6f0:	69fb      	ldr	r3, [r7, #28]
 800c6f2:	1c5a      	adds	r2, r3, #1
 800c6f4:	61fa      	str	r2, [r7, #28]
 800c6f6:	781b      	ldrb	r3, [r3, #0]
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	69bb      	ldr	r3, [r7, #24]
 800c6fc:	1c5a      	adds	r2, r3, #1
 800c6fe:	61ba      	str	r2, [r7, #24]
 800c700:	781b      	ldrb	r3, [r3, #0]
 800c702:	1acb      	subs	r3, r1, r3
 800c704:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	3b01      	subs	r3, #1
 800c70a:	607b      	str	r3, [r7, #4]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d002      	beq.n	800c718 <mem_cmp+0x40>
 800c712:	697b      	ldr	r3, [r7, #20]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d0eb      	beq.n	800c6f0 <mem_cmp+0x18>

	return r;
 800c718:	697b      	ldr	r3, [r7, #20]
}
 800c71a:	4618      	mov	r0, r3
 800c71c:	3724      	adds	r7, #36	; 0x24
 800c71e:	46bd      	mov	sp, r7
 800c720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c724:	4770      	bx	lr

0800c726 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c726:	b480      	push	{r7}
 800c728:	b083      	sub	sp, #12
 800c72a:	af00      	add	r7, sp, #0
 800c72c:	6078      	str	r0, [r7, #4]
 800c72e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c730:	e002      	b.n	800c738 <chk_chr+0x12>
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	3301      	adds	r3, #1
 800c736:	607b      	str	r3, [r7, #4]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	781b      	ldrb	r3, [r3, #0]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d005      	beq.n	800c74c <chk_chr+0x26>
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	781b      	ldrb	r3, [r3, #0]
 800c744:	461a      	mov	r2, r3
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	4293      	cmp	r3, r2
 800c74a:	d1f2      	bne.n	800c732 <chk_chr+0xc>
	return *str;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	781b      	ldrb	r3, [r3, #0]
}
 800c750:	4618      	mov	r0, r3
 800c752:	370c      	adds	r7, #12
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c766:	2300      	movs	r3, #0
 800c768:	60bb      	str	r3, [r7, #8]
 800c76a:	68bb      	ldr	r3, [r7, #8]
 800c76c:	60fb      	str	r3, [r7, #12]
 800c76e:	e029      	b.n	800c7c4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c770:	4a27      	ldr	r2, [pc, #156]	; (800c810 <chk_lock+0xb4>)
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	011b      	lsls	r3, r3, #4
 800c776:	4413      	add	r3, r2
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d01d      	beq.n	800c7ba <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c77e:	4a24      	ldr	r2, [pc, #144]	; (800c810 <chk_lock+0xb4>)
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	011b      	lsls	r3, r3, #4
 800c784:	4413      	add	r3, r2
 800c786:	681a      	ldr	r2, [r3, #0]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	429a      	cmp	r2, r3
 800c78e:	d116      	bne.n	800c7be <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c790:	4a1f      	ldr	r2, [pc, #124]	; (800c810 <chk_lock+0xb4>)
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	011b      	lsls	r3, r3, #4
 800c796:	4413      	add	r3, r2
 800c798:	3304      	adds	r3, #4
 800c79a:	681a      	ldr	r2, [r3, #0]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c7a0:	429a      	cmp	r2, r3
 800c7a2:	d10c      	bne.n	800c7be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c7a4:	4a1a      	ldr	r2, [pc, #104]	; (800c810 <chk_lock+0xb4>)
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	011b      	lsls	r3, r3, #4
 800c7aa:	4413      	add	r3, r2
 800c7ac:	3308      	adds	r3, #8
 800c7ae:	681a      	ldr	r2, [r3, #0]
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d102      	bne.n	800c7be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c7b8:	e007      	b.n	800c7ca <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	60fb      	str	r3, [r7, #12]
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2b01      	cmp	r3, #1
 800c7c8:	d9d2      	bls.n	800c770 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	2b02      	cmp	r3, #2
 800c7ce:	d109      	bne.n	800c7e4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d102      	bne.n	800c7dc <chk_lock+0x80>
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	2b02      	cmp	r3, #2
 800c7da:	d101      	bne.n	800c7e0 <chk_lock+0x84>
 800c7dc:	2300      	movs	r3, #0
 800c7de:	e010      	b.n	800c802 <chk_lock+0xa6>
 800c7e0:	2312      	movs	r3, #18
 800c7e2:	e00e      	b.n	800c802 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d108      	bne.n	800c7fc <chk_lock+0xa0>
 800c7ea:	4a09      	ldr	r2, [pc, #36]	; (800c810 <chk_lock+0xb4>)
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	011b      	lsls	r3, r3, #4
 800c7f0:	4413      	add	r3, r2
 800c7f2:	330c      	adds	r3, #12
 800c7f4:	881b      	ldrh	r3, [r3, #0]
 800c7f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7fa:	d101      	bne.n	800c800 <chk_lock+0xa4>
 800c7fc:	2310      	movs	r3, #16
 800c7fe:	e000      	b.n	800c802 <chk_lock+0xa6>
 800c800:	2300      	movs	r3, #0
}
 800c802:	4618      	mov	r0, r3
 800c804:	3714      	adds	r7, #20
 800c806:	46bd      	mov	sp, r7
 800c808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80c:	4770      	bx	lr
 800c80e:	bf00      	nop
 800c810:	240017b4 	.word	0x240017b4

0800c814 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c814:	b480      	push	{r7}
 800c816:	b083      	sub	sp, #12
 800c818:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c81a:	2300      	movs	r3, #0
 800c81c:	607b      	str	r3, [r7, #4]
 800c81e:	e002      	b.n	800c826 <enq_lock+0x12>
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	3301      	adds	r3, #1
 800c824:	607b      	str	r3, [r7, #4]
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2b01      	cmp	r3, #1
 800c82a:	d806      	bhi.n	800c83a <enq_lock+0x26>
 800c82c:	4a09      	ldr	r2, [pc, #36]	; (800c854 <enq_lock+0x40>)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	011b      	lsls	r3, r3, #4
 800c832:	4413      	add	r3, r2
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d1f2      	bne.n	800c820 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2b02      	cmp	r3, #2
 800c83e:	bf14      	ite	ne
 800c840:	2301      	movne	r3, #1
 800c842:	2300      	moveq	r3, #0
 800c844:	b2db      	uxtb	r3, r3
}
 800c846:	4618      	mov	r0, r3
 800c848:	370c      	adds	r7, #12
 800c84a:	46bd      	mov	sp, r7
 800c84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c850:	4770      	bx	lr
 800c852:	bf00      	nop
 800c854:	240017b4 	.word	0x240017b4

0800c858 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c858:	b480      	push	{r7}
 800c85a:	b085      	sub	sp, #20
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
 800c860:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c862:	2300      	movs	r3, #0
 800c864:	60fb      	str	r3, [r7, #12]
 800c866:	e01f      	b.n	800c8a8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c868:	4a41      	ldr	r2, [pc, #260]	; (800c970 <inc_lock+0x118>)
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	011b      	lsls	r3, r3, #4
 800c86e:	4413      	add	r3, r2
 800c870:	681a      	ldr	r2, [r3, #0]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	429a      	cmp	r2, r3
 800c878:	d113      	bne.n	800c8a2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c87a:	4a3d      	ldr	r2, [pc, #244]	; (800c970 <inc_lock+0x118>)
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	011b      	lsls	r3, r3, #4
 800c880:	4413      	add	r3, r2
 800c882:	3304      	adds	r3, #4
 800c884:	681a      	ldr	r2, [r3, #0]
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c88a:	429a      	cmp	r2, r3
 800c88c:	d109      	bne.n	800c8a2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c88e:	4a38      	ldr	r2, [pc, #224]	; (800c970 <inc_lock+0x118>)
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	011b      	lsls	r3, r3, #4
 800c894:	4413      	add	r3, r2
 800c896:	3308      	adds	r3, #8
 800c898:	681a      	ldr	r2, [r3, #0]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c89e:	429a      	cmp	r2, r3
 800c8a0:	d006      	beq.n	800c8b0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	3301      	adds	r3, #1
 800c8a6:	60fb      	str	r3, [r7, #12]
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	2b01      	cmp	r3, #1
 800c8ac:	d9dc      	bls.n	800c868 <inc_lock+0x10>
 800c8ae:	e000      	b.n	800c8b2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c8b0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2b02      	cmp	r3, #2
 800c8b6:	d132      	bne.n	800c91e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	60fb      	str	r3, [r7, #12]
 800c8bc:	e002      	b.n	800c8c4 <inc_lock+0x6c>
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	3301      	adds	r3, #1
 800c8c2:	60fb      	str	r3, [r7, #12]
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	2b01      	cmp	r3, #1
 800c8c8:	d806      	bhi.n	800c8d8 <inc_lock+0x80>
 800c8ca:	4a29      	ldr	r2, [pc, #164]	; (800c970 <inc_lock+0x118>)
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	011b      	lsls	r3, r3, #4
 800c8d0:	4413      	add	r3, r2
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d1f2      	bne.n	800c8be <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	2b02      	cmp	r3, #2
 800c8dc:	d101      	bne.n	800c8e2 <inc_lock+0x8a>
 800c8de:	2300      	movs	r3, #0
 800c8e0:	e040      	b.n	800c964 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681a      	ldr	r2, [r3, #0]
 800c8e6:	4922      	ldr	r1, [pc, #136]	; (800c970 <inc_lock+0x118>)
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	011b      	lsls	r3, r3, #4
 800c8ec:	440b      	add	r3, r1
 800c8ee:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	689a      	ldr	r2, [r3, #8]
 800c8f4:	491e      	ldr	r1, [pc, #120]	; (800c970 <inc_lock+0x118>)
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	011b      	lsls	r3, r3, #4
 800c8fa:	440b      	add	r3, r1
 800c8fc:	3304      	adds	r3, #4
 800c8fe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	695a      	ldr	r2, [r3, #20]
 800c904:	491a      	ldr	r1, [pc, #104]	; (800c970 <inc_lock+0x118>)
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	011b      	lsls	r3, r3, #4
 800c90a:	440b      	add	r3, r1
 800c90c:	3308      	adds	r3, #8
 800c90e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c910:	4a17      	ldr	r2, [pc, #92]	; (800c970 <inc_lock+0x118>)
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	011b      	lsls	r3, r3, #4
 800c916:	4413      	add	r3, r2
 800c918:	330c      	adds	r3, #12
 800c91a:	2200      	movs	r2, #0
 800c91c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d009      	beq.n	800c938 <inc_lock+0xe0>
 800c924:	4a12      	ldr	r2, [pc, #72]	; (800c970 <inc_lock+0x118>)
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	011b      	lsls	r3, r3, #4
 800c92a:	4413      	add	r3, r2
 800c92c:	330c      	adds	r3, #12
 800c92e:	881b      	ldrh	r3, [r3, #0]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d001      	beq.n	800c938 <inc_lock+0xe0>
 800c934:	2300      	movs	r3, #0
 800c936:	e015      	b.n	800c964 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d108      	bne.n	800c950 <inc_lock+0xf8>
 800c93e:	4a0c      	ldr	r2, [pc, #48]	; (800c970 <inc_lock+0x118>)
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	011b      	lsls	r3, r3, #4
 800c944:	4413      	add	r3, r2
 800c946:	330c      	adds	r3, #12
 800c948:	881b      	ldrh	r3, [r3, #0]
 800c94a:	3301      	adds	r3, #1
 800c94c:	b29a      	uxth	r2, r3
 800c94e:	e001      	b.n	800c954 <inc_lock+0xfc>
 800c950:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c954:	4906      	ldr	r1, [pc, #24]	; (800c970 <inc_lock+0x118>)
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	011b      	lsls	r3, r3, #4
 800c95a:	440b      	add	r3, r1
 800c95c:	330c      	adds	r3, #12
 800c95e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	3301      	adds	r3, #1
}
 800c964:	4618      	mov	r0, r3
 800c966:	3714      	adds	r7, #20
 800c968:	46bd      	mov	sp, r7
 800c96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96e:	4770      	bx	lr
 800c970:	240017b4 	.word	0x240017b4

0800c974 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c974:	b480      	push	{r7}
 800c976:	b085      	sub	sp, #20
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	3b01      	subs	r3, #1
 800c980:	607b      	str	r3, [r7, #4]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	2b01      	cmp	r3, #1
 800c986:	d825      	bhi.n	800c9d4 <dec_lock+0x60>
		n = Files[i].ctr;
 800c988:	4a17      	ldr	r2, [pc, #92]	; (800c9e8 <dec_lock+0x74>)
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	011b      	lsls	r3, r3, #4
 800c98e:	4413      	add	r3, r2
 800c990:	330c      	adds	r3, #12
 800c992:	881b      	ldrh	r3, [r3, #0]
 800c994:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c996:	89fb      	ldrh	r3, [r7, #14]
 800c998:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c99c:	d101      	bne.n	800c9a2 <dec_lock+0x2e>
 800c99e:	2300      	movs	r3, #0
 800c9a0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c9a2:	89fb      	ldrh	r3, [r7, #14]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d002      	beq.n	800c9ae <dec_lock+0x3a>
 800c9a8:	89fb      	ldrh	r3, [r7, #14]
 800c9aa:	3b01      	subs	r3, #1
 800c9ac:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c9ae:	4a0e      	ldr	r2, [pc, #56]	; (800c9e8 <dec_lock+0x74>)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	011b      	lsls	r3, r3, #4
 800c9b4:	4413      	add	r3, r2
 800c9b6:	330c      	adds	r3, #12
 800c9b8:	89fa      	ldrh	r2, [r7, #14]
 800c9ba:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c9bc:	89fb      	ldrh	r3, [r7, #14]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d105      	bne.n	800c9ce <dec_lock+0x5a>
 800c9c2:	4a09      	ldr	r2, [pc, #36]	; (800c9e8 <dec_lock+0x74>)
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	011b      	lsls	r3, r3, #4
 800c9c8:	4413      	add	r3, r2
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	737b      	strb	r3, [r7, #13]
 800c9d2:	e001      	b.n	800c9d8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c9d4:	2302      	movs	r3, #2
 800c9d6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c9d8:	7b7b      	ldrb	r3, [r7, #13]
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3714      	adds	r7, #20
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e4:	4770      	bx	lr
 800c9e6:	bf00      	nop
 800c9e8:	240017b4 	.word	0x240017b4

0800c9ec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c9ec:	b480      	push	{r7}
 800c9ee:	b085      	sub	sp, #20
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	60fb      	str	r3, [r7, #12]
 800c9f8:	e010      	b.n	800ca1c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c9fa:	4a0d      	ldr	r2, [pc, #52]	; (800ca30 <clear_lock+0x44>)
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	011b      	lsls	r3, r3, #4
 800ca00:	4413      	add	r3, r2
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	687a      	ldr	r2, [r7, #4]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d105      	bne.n	800ca16 <clear_lock+0x2a>
 800ca0a:	4a09      	ldr	r2, [pc, #36]	; (800ca30 <clear_lock+0x44>)
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	011b      	lsls	r3, r3, #4
 800ca10:	4413      	add	r3, r2
 800ca12:	2200      	movs	r2, #0
 800ca14:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	3301      	adds	r3, #1
 800ca1a:	60fb      	str	r3, [r7, #12]
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2b01      	cmp	r3, #1
 800ca20:	d9eb      	bls.n	800c9fa <clear_lock+0xe>
	}
}
 800ca22:	bf00      	nop
 800ca24:	bf00      	nop
 800ca26:	3714      	adds	r7, #20
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr
 800ca30:	240017b4 	.word	0x240017b4

0800ca34 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b086      	sub	sp, #24
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	78db      	ldrb	r3, [r3, #3]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d034      	beq.n	800cab2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca4c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	7858      	ldrb	r0, [r3, #1]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ca58:	2301      	movs	r3, #1
 800ca5a:	697a      	ldr	r2, [r7, #20]
 800ca5c:	f7ff fd40 	bl	800c4e0 <disk_write>
 800ca60:	4603      	mov	r3, r0
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d002      	beq.n	800ca6c <sync_window+0x38>
			res = FR_DISK_ERR;
 800ca66:	2301      	movs	r3, #1
 800ca68:	73fb      	strb	r3, [r7, #15]
 800ca6a:	e022      	b.n	800cab2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca76:	697a      	ldr	r2, [r7, #20]
 800ca78:	1ad2      	subs	r2, r2, r3
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	69db      	ldr	r3, [r3, #28]
 800ca7e:	429a      	cmp	r2, r3
 800ca80:	d217      	bcs.n	800cab2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	789b      	ldrb	r3, [r3, #2]
 800ca86:	613b      	str	r3, [r7, #16]
 800ca88:	e010      	b.n	800caac <sync_window+0x78>
					wsect += fs->fsize;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	69db      	ldr	r3, [r3, #28]
 800ca8e:	697a      	ldr	r2, [r7, #20]
 800ca90:	4413      	add	r3, r2
 800ca92:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	7858      	ldrb	r0, [r3, #1]
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ca9e:	2301      	movs	r3, #1
 800caa0:	697a      	ldr	r2, [r7, #20]
 800caa2:	f7ff fd1d 	bl	800c4e0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800caa6:	693b      	ldr	r3, [r7, #16]
 800caa8:	3b01      	subs	r3, #1
 800caaa:	613b      	str	r3, [r7, #16]
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d8eb      	bhi.n	800ca8a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800cab2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	3718      	adds	r7, #24
 800cab8:	46bd      	mov	sp, r7
 800caba:	bd80      	pop	{r7, pc}

0800cabc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b084      	sub	sp, #16
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
 800cac4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cac6:	2300      	movs	r3, #0
 800cac8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cace:	683a      	ldr	r2, [r7, #0]
 800cad0:	429a      	cmp	r2, r3
 800cad2:	d01b      	beq.n	800cb0c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f7ff ffad 	bl	800ca34 <sync_window>
 800cada:	4603      	mov	r3, r0
 800cadc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800cade:	7bfb      	ldrb	r3, [r7, #15]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d113      	bne.n	800cb0c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	7858      	ldrb	r0, [r3, #1]
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800caee:	2301      	movs	r3, #1
 800caf0:	683a      	ldr	r2, [r7, #0]
 800caf2:	f7ff fcd5 	bl	800c4a0 <disk_read>
 800caf6:	4603      	mov	r3, r0
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d004      	beq.n	800cb06 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cafc:	f04f 33ff 	mov.w	r3, #4294967295
 800cb00:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cb02:	2301      	movs	r3, #1
 800cb04:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	683a      	ldr	r2, [r7, #0]
 800cb0a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800cb0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3710      	adds	r7, #16
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}
	...

0800cb18 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f7ff ff87 	bl	800ca34 <sync_window>
 800cb26:	4603      	mov	r3, r0
 800cb28:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cb2a:	7bfb      	ldrb	r3, [r7, #15]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d158      	bne.n	800cbe2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	2b03      	cmp	r3, #3
 800cb36:	d148      	bne.n	800cbca <sync_fs+0xb2>
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	791b      	ldrb	r3, [r3, #4]
 800cb3c:	2b01      	cmp	r3, #1
 800cb3e:	d144      	bne.n	800cbca <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	3334      	adds	r3, #52	; 0x34
 800cb44:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cb48:	2100      	movs	r1, #0
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	f7ff fda9 	bl	800c6a2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	3334      	adds	r3, #52	; 0x34
 800cb54:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cb58:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	f7ff fd38 	bl	800c5d2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	3334      	adds	r3, #52	; 0x34
 800cb66:	4921      	ldr	r1, [pc, #132]	; (800cbec <sync_fs+0xd4>)
 800cb68:	4618      	mov	r0, r3
 800cb6a:	f7ff fd4d 	bl	800c608 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	3334      	adds	r3, #52	; 0x34
 800cb72:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800cb76:	491e      	ldr	r1, [pc, #120]	; (800cbf0 <sync_fs+0xd8>)
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f7ff fd45 	bl	800c608 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	3334      	adds	r3, #52	; 0x34
 800cb82:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	695b      	ldr	r3, [r3, #20]
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	4610      	mov	r0, r2
 800cb8e:	f7ff fd3b 	bl	800c608 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	3334      	adds	r3, #52	; 0x34
 800cb96:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	691b      	ldr	r3, [r3, #16]
 800cb9e:	4619      	mov	r1, r3
 800cba0:	4610      	mov	r0, r2
 800cba2:	f7ff fd31 	bl	800c608 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6a1b      	ldr	r3, [r3, #32]
 800cbaa:	1c5a      	adds	r2, r3, #1
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	7858      	ldrb	r0, [r3, #1]
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	f7ff fc8e 	bl	800c4e0 <disk_write>
			fs->fsi_flag = 0;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	785b      	ldrb	r3, [r3, #1]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	2100      	movs	r1, #0
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f7ff fca4 	bl	800c520 <disk_ioctl>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d001      	beq.n	800cbe2 <sync_fs+0xca>
 800cbde:	2301      	movs	r3, #1
 800cbe0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cbe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	3710      	adds	r7, #16
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	bd80      	pop	{r7, pc}
 800cbec:	41615252 	.word	0x41615252
 800cbf0:	61417272 	.word	0x61417272

0800cbf4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	b083      	sub	sp, #12
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
 800cbfc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	3b02      	subs	r3, #2
 800cc02:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	699b      	ldr	r3, [r3, #24]
 800cc08:	3b02      	subs	r3, #2
 800cc0a:	683a      	ldr	r2, [r7, #0]
 800cc0c:	429a      	cmp	r2, r3
 800cc0e:	d301      	bcc.n	800cc14 <clust2sect+0x20>
 800cc10:	2300      	movs	r3, #0
 800cc12:	e008      	b.n	800cc26 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	895b      	ldrh	r3, [r3, #10]
 800cc18:	461a      	mov	r2, r3
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	fb03 f202 	mul.w	r2, r3, r2
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc24:	4413      	add	r3, r2
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	370c      	adds	r7, #12
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc30:	4770      	bx	lr

0800cc32 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800cc32:	b580      	push	{r7, lr}
 800cc34:	b086      	sub	sp, #24
 800cc36:	af00      	add	r7, sp, #0
 800cc38:	6078      	str	r0, [r7, #4]
 800cc3a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	2b01      	cmp	r3, #1
 800cc46:	d904      	bls.n	800cc52 <get_fat+0x20>
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	699b      	ldr	r3, [r3, #24]
 800cc4c:	683a      	ldr	r2, [r7, #0]
 800cc4e:	429a      	cmp	r2, r3
 800cc50:	d302      	bcc.n	800cc58 <get_fat+0x26>
		val = 1;	/* Internal error */
 800cc52:	2301      	movs	r3, #1
 800cc54:	617b      	str	r3, [r7, #20]
 800cc56:	e08f      	b.n	800cd78 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cc58:	f04f 33ff 	mov.w	r3, #4294967295
 800cc5c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	2b03      	cmp	r3, #3
 800cc64:	d062      	beq.n	800cd2c <get_fat+0xfa>
 800cc66:	2b03      	cmp	r3, #3
 800cc68:	dc7c      	bgt.n	800cd64 <get_fat+0x132>
 800cc6a:	2b01      	cmp	r3, #1
 800cc6c:	d002      	beq.n	800cc74 <get_fat+0x42>
 800cc6e:	2b02      	cmp	r3, #2
 800cc70:	d042      	beq.n	800ccf8 <get_fat+0xc6>
 800cc72:	e077      	b.n	800cd64 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	60fb      	str	r3, [r7, #12]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	085b      	lsrs	r3, r3, #1
 800cc7c:	68fa      	ldr	r2, [r7, #12]
 800cc7e:	4413      	add	r3, r2
 800cc80:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc82:	693b      	ldr	r3, [r7, #16]
 800cc84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	0a5b      	lsrs	r3, r3, #9
 800cc8a:	4413      	add	r3, r2
 800cc8c:	4619      	mov	r1, r3
 800cc8e:	6938      	ldr	r0, [r7, #16]
 800cc90:	f7ff ff14 	bl	800cabc <move_window>
 800cc94:	4603      	mov	r3, r0
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d167      	bne.n	800cd6a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	1c5a      	adds	r2, r3, #1
 800cc9e:	60fa      	str	r2, [r7, #12]
 800cca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cca4:	693a      	ldr	r2, [r7, #16]
 800cca6:	4413      	add	r3, r2
 800cca8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ccac:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ccae:	693b      	ldr	r3, [r7, #16]
 800ccb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	0a5b      	lsrs	r3, r3, #9
 800ccb6:	4413      	add	r3, r2
 800ccb8:	4619      	mov	r1, r3
 800ccba:	6938      	ldr	r0, [r7, #16]
 800ccbc:	f7ff fefe 	bl	800cabc <move_window>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d153      	bne.n	800cd6e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cccc:	693a      	ldr	r2, [r7, #16]
 800ccce:	4413      	add	r3, r2
 800ccd0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ccd4:	021b      	lsls	r3, r3, #8
 800ccd6:	461a      	mov	r2, r3
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	4313      	orrs	r3, r2
 800ccdc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	f003 0301 	and.w	r3, r3, #1
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d002      	beq.n	800ccee <get_fat+0xbc>
 800cce8:	68bb      	ldr	r3, [r7, #8]
 800ccea:	091b      	lsrs	r3, r3, #4
 800ccec:	e002      	b.n	800ccf4 <get_fat+0xc2>
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ccf4:	617b      	str	r3, [r7, #20]
			break;
 800ccf6:	e03f      	b.n	800cd78 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	0a1b      	lsrs	r3, r3, #8
 800cd00:	4413      	add	r3, r2
 800cd02:	4619      	mov	r1, r3
 800cd04:	6938      	ldr	r0, [r7, #16]
 800cd06:	f7ff fed9 	bl	800cabc <move_window>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d130      	bne.n	800cd72 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	005b      	lsls	r3, r3, #1
 800cd1a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800cd1e:	4413      	add	r3, r2
 800cd20:	4618      	mov	r0, r3
 800cd22:	f7ff fc1b 	bl	800c55c <ld_word>
 800cd26:	4603      	mov	r3, r0
 800cd28:	617b      	str	r3, [r7, #20]
			break;
 800cd2a:	e025      	b.n	800cd78 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	09db      	lsrs	r3, r3, #7
 800cd34:	4413      	add	r3, r2
 800cd36:	4619      	mov	r1, r3
 800cd38:	6938      	ldr	r0, [r7, #16]
 800cd3a:	f7ff febf 	bl	800cabc <move_window>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d118      	bne.n	800cd76 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cd44:	693b      	ldr	r3, [r7, #16]
 800cd46:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	009b      	lsls	r3, r3, #2
 800cd4e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cd52:	4413      	add	r3, r2
 800cd54:	4618      	mov	r0, r3
 800cd56:	f7ff fc19 	bl	800c58c <ld_dword>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800cd60:	617b      	str	r3, [r7, #20]
			break;
 800cd62:	e009      	b.n	800cd78 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800cd64:	2301      	movs	r3, #1
 800cd66:	617b      	str	r3, [r7, #20]
 800cd68:	e006      	b.n	800cd78 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd6a:	bf00      	nop
 800cd6c:	e004      	b.n	800cd78 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd6e:	bf00      	nop
 800cd70:	e002      	b.n	800cd78 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cd72:	bf00      	nop
 800cd74:	e000      	b.n	800cd78 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cd76:	bf00      	nop
		}
	}

	return val;
 800cd78:	697b      	ldr	r3, [r7, #20]
}
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	3718      	adds	r7, #24
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}

0800cd82 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800cd82:	b590      	push	{r4, r7, lr}
 800cd84:	b089      	sub	sp, #36	; 0x24
 800cd86:	af00      	add	r7, sp, #0
 800cd88:	60f8      	str	r0, [r7, #12]
 800cd8a:	60b9      	str	r1, [r7, #8]
 800cd8c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800cd8e:	2302      	movs	r3, #2
 800cd90:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	2b01      	cmp	r3, #1
 800cd96:	f240 80d2 	bls.w	800cf3e <put_fat+0x1bc>
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	699b      	ldr	r3, [r3, #24]
 800cd9e:	68ba      	ldr	r2, [r7, #8]
 800cda0:	429a      	cmp	r2, r3
 800cda2:	f080 80cc 	bcs.w	800cf3e <put_fat+0x1bc>
		switch (fs->fs_type) {
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	2b03      	cmp	r3, #3
 800cdac:	f000 8096 	beq.w	800cedc <put_fat+0x15a>
 800cdb0:	2b03      	cmp	r3, #3
 800cdb2:	f300 80cd 	bgt.w	800cf50 <put_fat+0x1ce>
 800cdb6:	2b01      	cmp	r3, #1
 800cdb8:	d002      	beq.n	800cdc0 <put_fat+0x3e>
 800cdba:	2b02      	cmp	r3, #2
 800cdbc:	d06e      	beq.n	800ce9c <put_fat+0x11a>
 800cdbe:	e0c7      	b.n	800cf50 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	61bb      	str	r3, [r7, #24]
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	085b      	lsrs	r3, r3, #1
 800cdc8:	69ba      	ldr	r2, [r7, #24]
 800cdca:	4413      	add	r3, r2
 800cdcc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cdd2:	69bb      	ldr	r3, [r7, #24]
 800cdd4:	0a5b      	lsrs	r3, r3, #9
 800cdd6:	4413      	add	r3, r2
 800cdd8:	4619      	mov	r1, r3
 800cdda:	68f8      	ldr	r0, [r7, #12]
 800cddc:	f7ff fe6e 	bl	800cabc <move_window>
 800cde0:	4603      	mov	r3, r0
 800cde2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cde4:	7ffb      	ldrb	r3, [r7, #31]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	f040 80ab 	bne.w	800cf42 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	1c59      	adds	r1, r3, #1
 800cdf6:	61b9      	str	r1, [r7, #24]
 800cdf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdfc:	4413      	add	r3, r2
 800cdfe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	f003 0301 	and.w	r3, r3, #1
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d00d      	beq.n	800ce26 <put_fat+0xa4>
 800ce0a:	697b      	ldr	r3, [r7, #20]
 800ce0c:	781b      	ldrb	r3, [r3, #0]
 800ce0e:	b25b      	sxtb	r3, r3
 800ce10:	f003 030f 	and.w	r3, r3, #15
 800ce14:	b25a      	sxtb	r2, r3
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	b2db      	uxtb	r3, r3
 800ce1a:	011b      	lsls	r3, r3, #4
 800ce1c:	b25b      	sxtb	r3, r3
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	b25b      	sxtb	r3, r3
 800ce22:	b2db      	uxtb	r3, r3
 800ce24:	e001      	b.n	800ce2a <put_fat+0xa8>
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	b2db      	uxtb	r3, r3
 800ce2a:	697a      	ldr	r2, [r7, #20]
 800ce2c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2201      	movs	r2, #1
 800ce32:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ce38:	69bb      	ldr	r3, [r7, #24]
 800ce3a:	0a5b      	lsrs	r3, r3, #9
 800ce3c:	4413      	add	r3, r2
 800ce3e:	4619      	mov	r1, r3
 800ce40:	68f8      	ldr	r0, [r7, #12]
 800ce42:	f7ff fe3b 	bl	800cabc <move_window>
 800ce46:	4603      	mov	r3, r0
 800ce48:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ce4a:	7ffb      	ldrb	r3, [r7, #31]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d17a      	bne.n	800cf46 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ce56:	69bb      	ldr	r3, [r7, #24]
 800ce58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce5c:	4413      	add	r3, r2
 800ce5e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	f003 0301 	and.w	r3, r3, #1
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d003      	beq.n	800ce72 <put_fat+0xf0>
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	091b      	lsrs	r3, r3, #4
 800ce6e:	b2db      	uxtb	r3, r3
 800ce70:	e00e      	b.n	800ce90 <put_fat+0x10e>
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	781b      	ldrb	r3, [r3, #0]
 800ce76:	b25b      	sxtb	r3, r3
 800ce78:	f023 030f 	bic.w	r3, r3, #15
 800ce7c:	b25a      	sxtb	r2, r3
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	0a1b      	lsrs	r3, r3, #8
 800ce82:	b25b      	sxtb	r3, r3
 800ce84:	f003 030f 	and.w	r3, r3, #15
 800ce88:	b25b      	sxtb	r3, r3
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	b25b      	sxtb	r3, r3
 800ce8e:	b2db      	uxtb	r3, r3
 800ce90:	697a      	ldr	r2, [r7, #20]
 800ce92:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	2201      	movs	r2, #1
 800ce98:	70da      	strb	r2, [r3, #3]
			break;
 800ce9a:	e059      	b.n	800cf50 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	0a1b      	lsrs	r3, r3, #8
 800cea4:	4413      	add	r3, r2
 800cea6:	4619      	mov	r1, r3
 800cea8:	68f8      	ldr	r0, [r7, #12]
 800ceaa:	f7ff fe07 	bl	800cabc <move_window>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ceb2:	7ffb      	ldrb	r3, [r7, #31]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d148      	bne.n	800cf4a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cebe:	68bb      	ldr	r3, [r7, #8]
 800cec0:	005b      	lsls	r3, r3, #1
 800cec2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800cec6:	4413      	add	r3, r2
 800cec8:	687a      	ldr	r2, [r7, #4]
 800ceca:	b292      	uxth	r2, r2
 800cecc:	4611      	mov	r1, r2
 800cece:	4618      	mov	r0, r3
 800ced0:	f7ff fb7f 	bl	800c5d2 <st_word>
			fs->wflag = 1;
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	2201      	movs	r2, #1
 800ced8:	70da      	strb	r2, [r3, #3]
			break;
 800ceda:	e039      	b.n	800cf50 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	09db      	lsrs	r3, r3, #7
 800cee4:	4413      	add	r3, r2
 800cee6:	4619      	mov	r1, r3
 800cee8:	68f8      	ldr	r0, [r7, #12]
 800ceea:	f7ff fde7 	bl	800cabc <move_window>
 800ceee:	4603      	mov	r3, r0
 800cef0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cef2:	7ffb      	ldrb	r3, [r7, #31]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d12a      	bne.n	800cf4e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	009b      	lsls	r3, r3, #2
 800cf08:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cf0c:	4413      	add	r3, r2
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f7ff fb3c 	bl	800c58c <ld_dword>
 800cf14:	4603      	mov	r3, r0
 800cf16:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800cf1a:	4323      	orrs	r3, r4
 800cf1c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	009b      	lsls	r3, r3, #2
 800cf28:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cf2c:	4413      	add	r3, r2
 800cf2e:	6879      	ldr	r1, [r7, #4]
 800cf30:	4618      	mov	r0, r3
 800cf32:	f7ff fb69 	bl	800c608 <st_dword>
			fs->wflag = 1;
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	2201      	movs	r2, #1
 800cf3a:	70da      	strb	r2, [r3, #3]
			break;
 800cf3c:	e008      	b.n	800cf50 <put_fat+0x1ce>
		}
	}
 800cf3e:	bf00      	nop
 800cf40:	e006      	b.n	800cf50 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf42:	bf00      	nop
 800cf44:	e004      	b.n	800cf50 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf46:	bf00      	nop
 800cf48:	e002      	b.n	800cf50 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf4a:	bf00      	nop
 800cf4c:	e000      	b.n	800cf50 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf4e:	bf00      	nop
	return res;
 800cf50:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3724      	adds	r7, #36	; 0x24
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd90      	pop	{r4, r7, pc}

0800cf5a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800cf5a:	b580      	push	{r7, lr}
 800cf5c:	b088      	sub	sp, #32
 800cf5e:	af00      	add	r7, sp, #0
 800cf60:	60f8      	str	r0, [r7, #12]
 800cf62:	60b9      	str	r1, [r7, #8]
 800cf64:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800cf66:	2300      	movs	r3, #0
 800cf68:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	2b01      	cmp	r3, #1
 800cf74:	d904      	bls.n	800cf80 <remove_chain+0x26>
 800cf76:	69bb      	ldr	r3, [r7, #24]
 800cf78:	699b      	ldr	r3, [r3, #24]
 800cf7a:	68ba      	ldr	r2, [r7, #8]
 800cf7c:	429a      	cmp	r2, r3
 800cf7e:	d301      	bcc.n	800cf84 <remove_chain+0x2a>
 800cf80:	2302      	movs	r3, #2
 800cf82:	e04b      	b.n	800d01c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d00c      	beq.n	800cfa4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800cf8a:	f04f 32ff 	mov.w	r2, #4294967295
 800cf8e:	6879      	ldr	r1, [r7, #4]
 800cf90:	69b8      	ldr	r0, [r7, #24]
 800cf92:	f7ff fef6 	bl	800cd82 <put_fat>
 800cf96:	4603      	mov	r3, r0
 800cf98:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800cf9a:	7ffb      	ldrb	r3, [r7, #31]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d001      	beq.n	800cfa4 <remove_chain+0x4a>
 800cfa0:	7ffb      	ldrb	r3, [r7, #31]
 800cfa2:	e03b      	b.n	800d01c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800cfa4:	68b9      	ldr	r1, [r7, #8]
 800cfa6:	68f8      	ldr	r0, [r7, #12]
 800cfa8:	f7ff fe43 	bl	800cc32 <get_fat>
 800cfac:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d031      	beq.n	800d018 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800cfb4:	697b      	ldr	r3, [r7, #20]
 800cfb6:	2b01      	cmp	r3, #1
 800cfb8:	d101      	bne.n	800cfbe <remove_chain+0x64>
 800cfba:	2302      	movs	r3, #2
 800cfbc:	e02e      	b.n	800d01c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfc4:	d101      	bne.n	800cfca <remove_chain+0x70>
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	e028      	b.n	800d01c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800cfca:	2200      	movs	r2, #0
 800cfcc:	68b9      	ldr	r1, [r7, #8]
 800cfce:	69b8      	ldr	r0, [r7, #24]
 800cfd0:	f7ff fed7 	bl	800cd82 <put_fat>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800cfd8:	7ffb      	ldrb	r3, [r7, #31]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d001      	beq.n	800cfe2 <remove_chain+0x88>
 800cfde:	7ffb      	ldrb	r3, [r7, #31]
 800cfe0:	e01c      	b.n	800d01c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800cfe2:	69bb      	ldr	r3, [r7, #24]
 800cfe4:	695a      	ldr	r2, [r3, #20]
 800cfe6:	69bb      	ldr	r3, [r7, #24]
 800cfe8:	699b      	ldr	r3, [r3, #24]
 800cfea:	3b02      	subs	r3, #2
 800cfec:	429a      	cmp	r2, r3
 800cfee:	d20b      	bcs.n	800d008 <remove_chain+0xae>
			fs->free_clst++;
 800cff0:	69bb      	ldr	r3, [r7, #24]
 800cff2:	695b      	ldr	r3, [r3, #20]
 800cff4:	1c5a      	adds	r2, r3, #1
 800cff6:	69bb      	ldr	r3, [r7, #24]
 800cff8:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800cffa:	69bb      	ldr	r3, [r7, #24]
 800cffc:	791b      	ldrb	r3, [r3, #4]
 800cffe:	f043 0301 	orr.w	r3, r3, #1
 800d002:	b2da      	uxtb	r2, r3
 800d004:	69bb      	ldr	r3, [r7, #24]
 800d006:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d00c:	69bb      	ldr	r3, [r7, #24]
 800d00e:	699b      	ldr	r3, [r3, #24]
 800d010:	68ba      	ldr	r2, [r7, #8]
 800d012:	429a      	cmp	r2, r3
 800d014:	d3c6      	bcc.n	800cfa4 <remove_chain+0x4a>
 800d016:	e000      	b.n	800d01a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d018:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d01a:	2300      	movs	r3, #0
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	3720      	adds	r7, #32
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}

0800d024 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b088      	sub	sp, #32
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
 800d02c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d034:	683b      	ldr	r3, [r7, #0]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d10d      	bne.n	800d056 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	691b      	ldr	r3, [r3, #16]
 800d03e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d040:	69bb      	ldr	r3, [r7, #24]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d004      	beq.n	800d050 <create_chain+0x2c>
 800d046:	693b      	ldr	r3, [r7, #16]
 800d048:	699b      	ldr	r3, [r3, #24]
 800d04a:	69ba      	ldr	r2, [r7, #24]
 800d04c:	429a      	cmp	r2, r3
 800d04e:	d31b      	bcc.n	800d088 <create_chain+0x64>
 800d050:	2301      	movs	r3, #1
 800d052:	61bb      	str	r3, [r7, #24]
 800d054:	e018      	b.n	800d088 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d056:	6839      	ldr	r1, [r7, #0]
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f7ff fdea 	bl	800cc32 <get_fat>
 800d05e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	2b01      	cmp	r3, #1
 800d064:	d801      	bhi.n	800d06a <create_chain+0x46>
 800d066:	2301      	movs	r3, #1
 800d068:	e070      	b.n	800d14c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d070:	d101      	bne.n	800d076 <create_chain+0x52>
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	e06a      	b.n	800d14c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d076:	693b      	ldr	r3, [r7, #16]
 800d078:	699b      	ldr	r3, [r3, #24]
 800d07a:	68fa      	ldr	r2, [r7, #12]
 800d07c:	429a      	cmp	r2, r3
 800d07e:	d201      	bcs.n	800d084 <create_chain+0x60>
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	e063      	b.n	800d14c <create_chain+0x128>
		scl = clst;
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d088:	69bb      	ldr	r3, [r7, #24]
 800d08a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d08c:	69fb      	ldr	r3, [r7, #28]
 800d08e:	3301      	adds	r3, #1
 800d090:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	699b      	ldr	r3, [r3, #24]
 800d096:	69fa      	ldr	r2, [r7, #28]
 800d098:	429a      	cmp	r2, r3
 800d09a:	d307      	bcc.n	800d0ac <create_chain+0x88>
				ncl = 2;
 800d09c:	2302      	movs	r3, #2
 800d09e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d0a0:	69fa      	ldr	r2, [r7, #28]
 800d0a2:	69bb      	ldr	r3, [r7, #24]
 800d0a4:	429a      	cmp	r2, r3
 800d0a6:	d901      	bls.n	800d0ac <create_chain+0x88>
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	e04f      	b.n	800d14c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d0ac:	69f9      	ldr	r1, [r7, #28]
 800d0ae:	6878      	ldr	r0, [r7, #4]
 800d0b0:	f7ff fdbf 	bl	800cc32 <get_fat>
 800d0b4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d00e      	beq.n	800d0da <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	2b01      	cmp	r3, #1
 800d0c0:	d003      	beq.n	800d0ca <create_chain+0xa6>
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0c8:	d101      	bne.n	800d0ce <create_chain+0xaa>
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	e03e      	b.n	800d14c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d0ce:	69fa      	ldr	r2, [r7, #28]
 800d0d0:	69bb      	ldr	r3, [r7, #24]
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d1da      	bne.n	800d08c <create_chain+0x68>
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	e038      	b.n	800d14c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d0da:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d0dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d0e0:	69f9      	ldr	r1, [r7, #28]
 800d0e2:	6938      	ldr	r0, [r7, #16]
 800d0e4:	f7ff fe4d 	bl	800cd82 <put_fat>
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d0ec:	7dfb      	ldrb	r3, [r7, #23]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d109      	bne.n	800d106 <create_chain+0xe2>
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d006      	beq.n	800d106 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d0f8:	69fa      	ldr	r2, [r7, #28]
 800d0fa:	6839      	ldr	r1, [r7, #0]
 800d0fc:	6938      	ldr	r0, [r7, #16]
 800d0fe:	f7ff fe40 	bl	800cd82 <put_fat>
 800d102:	4603      	mov	r3, r0
 800d104:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d106:	7dfb      	ldrb	r3, [r7, #23]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d116      	bne.n	800d13a <create_chain+0x116>
		fs->last_clst = ncl;
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	69fa      	ldr	r2, [r7, #28]
 800d110:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	695a      	ldr	r2, [r3, #20]
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	699b      	ldr	r3, [r3, #24]
 800d11a:	3b02      	subs	r3, #2
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d804      	bhi.n	800d12a <create_chain+0x106>
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	695b      	ldr	r3, [r3, #20]
 800d124:	1e5a      	subs	r2, r3, #1
 800d126:	693b      	ldr	r3, [r7, #16]
 800d128:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	791b      	ldrb	r3, [r3, #4]
 800d12e:	f043 0301 	orr.w	r3, r3, #1
 800d132:	b2da      	uxtb	r2, r3
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	711a      	strb	r2, [r3, #4]
 800d138:	e007      	b.n	800d14a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d13a:	7dfb      	ldrb	r3, [r7, #23]
 800d13c:	2b01      	cmp	r3, #1
 800d13e:	d102      	bne.n	800d146 <create_chain+0x122>
 800d140:	f04f 33ff 	mov.w	r3, #4294967295
 800d144:	e000      	b.n	800d148 <create_chain+0x124>
 800d146:	2301      	movs	r3, #1
 800d148:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d14a:	69fb      	ldr	r3, [r7, #28]
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3720      	adds	r7, #32
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}

0800d154 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d154:	b480      	push	{r7}
 800d156:	b087      	sub	sp, #28
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
 800d15c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d168:	3304      	adds	r3, #4
 800d16a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	0a5b      	lsrs	r3, r3, #9
 800d170:	68fa      	ldr	r2, [r7, #12]
 800d172:	8952      	ldrh	r2, [r2, #10]
 800d174:	fbb3 f3f2 	udiv	r3, r3, r2
 800d178:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d17a:	693b      	ldr	r3, [r7, #16]
 800d17c:	1d1a      	adds	r2, r3, #4
 800d17e:	613a      	str	r2, [r7, #16]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d101      	bne.n	800d18e <clmt_clust+0x3a>
 800d18a:	2300      	movs	r3, #0
 800d18c:	e010      	b.n	800d1b0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d18e:	697a      	ldr	r2, [r7, #20]
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	429a      	cmp	r2, r3
 800d194:	d307      	bcc.n	800d1a6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d196:	697a      	ldr	r2, [r7, #20]
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	1ad3      	subs	r3, r2, r3
 800d19c:	617b      	str	r3, [r7, #20]
 800d19e:	693b      	ldr	r3, [r7, #16]
 800d1a0:	3304      	adds	r3, #4
 800d1a2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d1a4:	e7e9      	b.n	800d17a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d1a6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	681a      	ldr	r2, [r3, #0]
 800d1ac:	697b      	ldr	r3, [r7, #20]
 800d1ae:	4413      	add	r3, r2
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	371c      	adds	r7, #28
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ba:	4770      	bx	lr

0800d1bc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b086      	sub	sp, #24
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
 800d1c4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d1d2:	d204      	bcs.n	800d1de <dir_sdi+0x22>
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	f003 031f 	and.w	r3, r3, #31
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d001      	beq.n	800d1e2 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d1de:	2302      	movs	r3, #2
 800d1e0:	e063      	b.n	800d2aa <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	683a      	ldr	r2, [r7, #0]
 800d1e6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	689b      	ldr	r3, [r3, #8]
 800d1ec:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d106      	bne.n	800d202 <dir_sdi+0x46>
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	2b02      	cmp	r3, #2
 800d1fa:	d902      	bls.n	800d202 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d200:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d10c      	bne.n	800d222 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	095b      	lsrs	r3, r3, #5
 800d20c:	693a      	ldr	r2, [r7, #16]
 800d20e:	8912      	ldrh	r2, [r2, #8]
 800d210:	4293      	cmp	r3, r2
 800d212:	d301      	bcc.n	800d218 <dir_sdi+0x5c>
 800d214:	2302      	movs	r3, #2
 800d216:	e048      	b.n	800d2aa <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d218:	693b      	ldr	r3, [r7, #16]
 800d21a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	61da      	str	r2, [r3, #28]
 800d220:	e029      	b.n	800d276 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d222:	693b      	ldr	r3, [r7, #16]
 800d224:	895b      	ldrh	r3, [r3, #10]
 800d226:	025b      	lsls	r3, r3, #9
 800d228:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d22a:	e019      	b.n	800d260 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	6979      	ldr	r1, [r7, #20]
 800d230:	4618      	mov	r0, r3
 800d232:	f7ff fcfe 	bl	800cc32 <get_fat>
 800d236:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d238:	697b      	ldr	r3, [r7, #20]
 800d23a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d23e:	d101      	bne.n	800d244 <dir_sdi+0x88>
 800d240:	2301      	movs	r3, #1
 800d242:	e032      	b.n	800d2aa <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d244:	697b      	ldr	r3, [r7, #20]
 800d246:	2b01      	cmp	r3, #1
 800d248:	d904      	bls.n	800d254 <dir_sdi+0x98>
 800d24a:	693b      	ldr	r3, [r7, #16]
 800d24c:	699b      	ldr	r3, [r3, #24]
 800d24e:	697a      	ldr	r2, [r7, #20]
 800d250:	429a      	cmp	r2, r3
 800d252:	d301      	bcc.n	800d258 <dir_sdi+0x9c>
 800d254:	2302      	movs	r3, #2
 800d256:	e028      	b.n	800d2aa <dir_sdi+0xee>
			ofs -= csz;
 800d258:	683a      	ldr	r2, [r7, #0]
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	1ad3      	subs	r3, r2, r3
 800d25e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d260:	683a      	ldr	r2, [r7, #0]
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	429a      	cmp	r2, r3
 800d266:	d2e1      	bcs.n	800d22c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d268:	6979      	ldr	r1, [r7, #20]
 800d26a:	6938      	ldr	r0, [r7, #16]
 800d26c:	f7ff fcc2 	bl	800cbf4 <clust2sect>
 800d270:	4602      	mov	r2, r0
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	697a      	ldr	r2, [r7, #20]
 800d27a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	69db      	ldr	r3, [r3, #28]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d101      	bne.n	800d288 <dir_sdi+0xcc>
 800d284:	2302      	movs	r3, #2
 800d286:	e010      	b.n	800d2aa <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	69da      	ldr	r2, [r3, #28]
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	0a5b      	lsrs	r3, r3, #9
 800d290:	441a      	add	r2, r3
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d296:	693b      	ldr	r3, [r7, #16]
 800d298:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2a2:	441a      	add	r2, r3
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d2a8:	2300      	movs	r3, #0
}
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	3718      	adds	r7, #24
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}

0800d2b2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d2b2:	b580      	push	{r7, lr}
 800d2b4:	b086      	sub	sp, #24
 800d2b6:	af00      	add	r7, sp, #0
 800d2b8:	6078      	str	r0, [r7, #4]
 800d2ba:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	695b      	ldr	r3, [r3, #20]
 800d2c6:	3320      	adds	r3, #32
 800d2c8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	69db      	ldr	r3, [r3, #28]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d003      	beq.n	800d2da <dir_next+0x28>
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d2d8:	d301      	bcc.n	800d2de <dir_next+0x2c>
 800d2da:	2304      	movs	r3, #4
 800d2dc:	e0aa      	b.n	800d434 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	f040 8098 	bne.w	800d41a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	69db      	ldr	r3, [r3, #28]
 800d2ee:	1c5a      	adds	r2, r3, #1
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	699b      	ldr	r3, [r3, #24]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d10b      	bne.n	800d314 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	095b      	lsrs	r3, r3, #5
 800d300:	68fa      	ldr	r2, [r7, #12]
 800d302:	8912      	ldrh	r2, [r2, #8]
 800d304:	4293      	cmp	r3, r2
 800d306:	f0c0 8088 	bcc.w	800d41a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2200      	movs	r2, #0
 800d30e:	61da      	str	r2, [r3, #28]
 800d310:	2304      	movs	r3, #4
 800d312:	e08f      	b.n	800d434 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	0a5b      	lsrs	r3, r3, #9
 800d318:	68fa      	ldr	r2, [r7, #12]
 800d31a:	8952      	ldrh	r2, [r2, #10]
 800d31c:	3a01      	subs	r2, #1
 800d31e:	4013      	ands	r3, r2
 800d320:	2b00      	cmp	r3, #0
 800d322:	d17a      	bne.n	800d41a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d324:	687a      	ldr	r2, [r7, #4]
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	699b      	ldr	r3, [r3, #24]
 800d32a:	4619      	mov	r1, r3
 800d32c:	4610      	mov	r0, r2
 800d32e:	f7ff fc80 	bl	800cc32 <get_fat>
 800d332:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	2b01      	cmp	r3, #1
 800d338:	d801      	bhi.n	800d33e <dir_next+0x8c>
 800d33a:	2302      	movs	r3, #2
 800d33c:	e07a      	b.n	800d434 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d344:	d101      	bne.n	800d34a <dir_next+0x98>
 800d346:	2301      	movs	r3, #1
 800d348:	e074      	b.n	800d434 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	699b      	ldr	r3, [r3, #24]
 800d34e:	697a      	ldr	r2, [r7, #20]
 800d350:	429a      	cmp	r2, r3
 800d352:	d358      	bcc.n	800d406 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d104      	bne.n	800d364 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	2200      	movs	r2, #0
 800d35e:	61da      	str	r2, [r3, #28]
 800d360:	2304      	movs	r3, #4
 800d362:	e067      	b.n	800d434 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d364:	687a      	ldr	r2, [r7, #4]
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	699b      	ldr	r3, [r3, #24]
 800d36a:	4619      	mov	r1, r3
 800d36c:	4610      	mov	r0, r2
 800d36e:	f7ff fe59 	bl	800d024 <create_chain>
 800d372:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d374:	697b      	ldr	r3, [r7, #20]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d101      	bne.n	800d37e <dir_next+0xcc>
 800d37a:	2307      	movs	r3, #7
 800d37c:	e05a      	b.n	800d434 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	2b01      	cmp	r3, #1
 800d382:	d101      	bne.n	800d388 <dir_next+0xd6>
 800d384:	2302      	movs	r3, #2
 800d386:	e055      	b.n	800d434 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d388:	697b      	ldr	r3, [r7, #20]
 800d38a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d38e:	d101      	bne.n	800d394 <dir_next+0xe2>
 800d390:	2301      	movs	r3, #1
 800d392:	e04f      	b.n	800d434 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d394:	68f8      	ldr	r0, [r7, #12]
 800d396:	f7ff fb4d 	bl	800ca34 <sync_window>
 800d39a:	4603      	mov	r3, r0
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d001      	beq.n	800d3a4 <dir_next+0xf2>
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	e047      	b.n	800d434 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	3334      	adds	r3, #52	; 0x34
 800d3a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d3ac:	2100      	movs	r1, #0
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f7ff f977 	bl	800c6a2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	613b      	str	r3, [r7, #16]
 800d3b8:	6979      	ldr	r1, [r7, #20]
 800d3ba:	68f8      	ldr	r0, [r7, #12]
 800d3bc:	f7ff fc1a 	bl	800cbf4 <clust2sect>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	631a      	str	r2, [r3, #48]	; 0x30
 800d3c6:	e012      	b.n	800d3ee <dir_next+0x13c>
						fs->wflag = 1;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d3ce:	68f8      	ldr	r0, [r7, #12]
 800d3d0:	f7ff fb30 	bl	800ca34 <sync_window>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d001      	beq.n	800d3de <dir_next+0x12c>
 800d3da:	2301      	movs	r3, #1
 800d3dc:	e02a      	b.n	800d434 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	3301      	adds	r3, #1
 800d3e2:	613b      	str	r3, [r7, #16]
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3e8:	1c5a      	adds	r2, r3, #1
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	631a      	str	r2, [r3, #48]	; 0x30
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	895b      	ldrh	r3, [r3, #10]
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d3e6      	bcc.n	800d3c8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	1ad2      	subs	r2, r2, r3
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	697a      	ldr	r2, [r7, #20]
 800d40a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d40c:	6979      	ldr	r1, [r7, #20]
 800d40e:	68f8      	ldr	r0, [r7, #12]
 800d410:	f7ff fbf0 	bl	800cbf4 <clust2sect>
 800d414:	4602      	mov	r2, r0
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	68ba      	ldr	r2, [r7, #8]
 800d41e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d42c:	441a      	add	r2, r3
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d432:	2300      	movs	r3, #0
}
 800d434:	4618      	mov	r0, r3
 800d436:	3718      	adds	r7, #24
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}

0800d43c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b086      	sub	sp, #24
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
 800d444:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d44c:	2100      	movs	r1, #0
 800d44e:	6878      	ldr	r0, [r7, #4]
 800d450:	f7ff feb4 	bl	800d1bc <dir_sdi>
 800d454:	4603      	mov	r3, r0
 800d456:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d458:	7dfb      	ldrb	r3, [r7, #23]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d12b      	bne.n	800d4b6 <dir_alloc+0x7a>
		n = 0;
 800d45e:	2300      	movs	r3, #0
 800d460:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	69db      	ldr	r3, [r3, #28]
 800d466:	4619      	mov	r1, r3
 800d468:	68f8      	ldr	r0, [r7, #12]
 800d46a:	f7ff fb27 	bl	800cabc <move_window>
 800d46e:	4603      	mov	r3, r0
 800d470:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d472:	7dfb      	ldrb	r3, [r7, #23]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d11d      	bne.n	800d4b4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6a1b      	ldr	r3, [r3, #32]
 800d47c:	781b      	ldrb	r3, [r3, #0]
 800d47e:	2be5      	cmp	r3, #229	; 0xe5
 800d480:	d004      	beq.n	800d48c <dir_alloc+0x50>
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6a1b      	ldr	r3, [r3, #32]
 800d486:	781b      	ldrb	r3, [r3, #0]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d107      	bne.n	800d49c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	3301      	adds	r3, #1
 800d490:	613b      	str	r3, [r7, #16]
 800d492:	693a      	ldr	r2, [r7, #16]
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	429a      	cmp	r2, r3
 800d498:	d102      	bne.n	800d4a0 <dir_alloc+0x64>
 800d49a:	e00c      	b.n	800d4b6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d49c:	2300      	movs	r3, #0
 800d49e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d4a0:	2101      	movs	r1, #1
 800d4a2:	6878      	ldr	r0, [r7, #4]
 800d4a4:	f7ff ff05 	bl	800d2b2 <dir_next>
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d4ac:	7dfb      	ldrb	r3, [r7, #23]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d0d7      	beq.n	800d462 <dir_alloc+0x26>
 800d4b2:	e000      	b.n	800d4b6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d4b4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d4b6:	7dfb      	ldrb	r3, [r7, #23]
 800d4b8:	2b04      	cmp	r3, #4
 800d4ba:	d101      	bne.n	800d4c0 <dir_alloc+0x84>
 800d4bc:	2307      	movs	r3, #7
 800d4be:	75fb      	strb	r3, [r7, #23]
	return res;
 800d4c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3718      	adds	r7, #24
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}

0800d4ca <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d4ca:	b580      	push	{r7, lr}
 800d4cc:	b084      	sub	sp, #16
 800d4ce:	af00      	add	r7, sp, #0
 800d4d0:	6078      	str	r0, [r7, #4]
 800d4d2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	331a      	adds	r3, #26
 800d4d8:	4618      	mov	r0, r3
 800d4da:	f7ff f83f 	bl	800c55c <ld_word>
 800d4de:	4603      	mov	r3, r0
 800d4e0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	2b03      	cmp	r3, #3
 800d4e8:	d109      	bne.n	800d4fe <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d4ea:	683b      	ldr	r3, [r7, #0]
 800d4ec:	3314      	adds	r3, #20
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	f7ff f834 	bl	800c55c <ld_word>
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	041b      	lsls	r3, r3, #16
 800d4f8:	68fa      	ldr	r2, [r7, #12]
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
}
 800d500:	4618      	mov	r0, r3
 800d502:	3710      	adds	r7, #16
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}

0800d508 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d508:	b580      	push	{r7, lr}
 800d50a:	b084      	sub	sp, #16
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60f8      	str	r0, [r7, #12]
 800d510:	60b9      	str	r1, [r7, #8]
 800d512:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	331a      	adds	r3, #26
 800d518:	687a      	ldr	r2, [r7, #4]
 800d51a:	b292      	uxth	r2, r2
 800d51c:	4611      	mov	r1, r2
 800d51e:	4618      	mov	r0, r3
 800d520:	f7ff f857 	bl	800c5d2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	2b03      	cmp	r3, #3
 800d52a:	d109      	bne.n	800d540 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d52c:	68bb      	ldr	r3, [r7, #8]
 800d52e:	f103 0214 	add.w	r2, r3, #20
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	0c1b      	lsrs	r3, r3, #16
 800d536:	b29b      	uxth	r3, r3
 800d538:	4619      	mov	r1, r3
 800d53a:	4610      	mov	r0, r2
 800d53c:	f7ff f849 	bl	800c5d2 <st_word>
	}
}
 800d540:	bf00      	nop
 800d542:	3710      	adds	r7, #16
 800d544:	46bd      	mov	sp, r7
 800d546:	bd80      	pop	{r7, pc}

0800d548 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800d548:	b590      	push	{r4, r7, lr}
 800d54a:	b087      	sub	sp, #28
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	331a      	adds	r3, #26
 800d556:	4618      	mov	r0, r3
 800d558:	f7ff f800 	bl	800c55c <ld_word>
 800d55c:	4603      	mov	r3, r0
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d001      	beq.n	800d566 <cmp_lfn+0x1e>
 800d562:	2300      	movs	r3, #0
 800d564:	e059      	b.n	800d61a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	781b      	ldrb	r3, [r3, #0]
 800d56a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d56e:	1e5a      	subs	r2, r3, #1
 800d570:	4613      	mov	r3, r2
 800d572:	005b      	lsls	r3, r3, #1
 800d574:	4413      	add	r3, r2
 800d576:	009b      	lsls	r3, r3, #2
 800d578:	4413      	add	r3, r2
 800d57a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d57c:	2301      	movs	r3, #1
 800d57e:	81fb      	strh	r3, [r7, #14]
 800d580:	2300      	movs	r3, #0
 800d582:	613b      	str	r3, [r7, #16]
 800d584:	e033      	b.n	800d5ee <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d586:	4a27      	ldr	r2, [pc, #156]	; (800d624 <cmp_lfn+0xdc>)
 800d588:	693b      	ldr	r3, [r7, #16]
 800d58a:	4413      	add	r3, r2
 800d58c:	781b      	ldrb	r3, [r3, #0]
 800d58e:	461a      	mov	r2, r3
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	4413      	add	r3, r2
 800d594:	4618      	mov	r0, r3
 800d596:	f7fe ffe1 	bl	800c55c <ld_word>
 800d59a:	4603      	mov	r3, r0
 800d59c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d59e:	89fb      	ldrh	r3, [r7, #14]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d01a      	beq.n	800d5da <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800d5a4:	697b      	ldr	r3, [r7, #20]
 800d5a6:	2bfe      	cmp	r3, #254	; 0xfe
 800d5a8:	d812      	bhi.n	800d5d0 <cmp_lfn+0x88>
 800d5aa:	89bb      	ldrh	r3, [r7, #12]
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	f7fe fead 	bl	800c30c <ff_wtoupper>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	461c      	mov	r4, r3
 800d5b6:	697b      	ldr	r3, [r7, #20]
 800d5b8:	1c5a      	adds	r2, r3, #1
 800d5ba:	617a      	str	r2, [r7, #20]
 800d5bc:	005b      	lsls	r3, r3, #1
 800d5be:	687a      	ldr	r2, [r7, #4]
 800d5c0:	4413      	add	r3, r2
 800d5c2:	881b      	ldrh	r3, [r3, #0]
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f7fe fea1 	bl	800c30c <ff_wtoupper>
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	429c      	cmp	r4, r3
 800d5ce:	d001      	beq.n	800d5d4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	e022      	b.n	800d61a <cmp_lfn+0xd2>
			}
			wc = uc;
 800d5d4:	89bb      	ldrh	r3, [r7, #12]
 800d5d6:	81fb      	strh	r3, [r7, #14]
 800d5d8:	e006      	b.n	800d5e8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d5da:	89bb      	ldrh	r3, [r7, #12]
 800d5dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d5e0:	4293      	cmp	r3, r2
 800d5e2:	d001      	beq.n	800d5e8 <cmp_lfn+0xa0>
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	e018      	b.n	800d61a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	3301      	adds	r3, #1
 800d5ec:	613b      	str	r3, [r7, #16]
 800d5ee:	693b      	ldr	r3, [r7, #16]
 800d5f0:	2b0c      	cmp	r3, #12
 800d5f2:	d9c8      	bls.n	800d586 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d00b      	beq.n	800d618 <cmp_lfn+0xd0>
 800d600:	89fb      	ldrh	r3, [r7, #14]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d008      	beq.n	800d618 <cmp_lfn+0xd0>
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	005b      	lsls	r3, r3, #1
 800d60a:	687a      	ldr	r2, [r7, #4]
 800d60c:	4413      	add	r3, r2
 800d60e:	881b      	ldrh	r3, [r3, #0]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d001      	beq.n	800d618 <cmp_lfn+0xd0>
 800d614:	2300      	movs	r3, #0
 800d616:	e000      	b.n	800d61a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800d618:	2301      	movs	r3, #1
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	371c      	adds	r7, #28
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd90      	pop	{r4, r7, pc}
 800d622:	bf00      	nop
 800d624:	0800fd9c 	.word	0x0800fd9c

0800d628 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b088      	sub	sp, #32
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	60b9      	str	r1, [r7, #8]
 800d632:	4611      	mov	r1, r2
 800d634:	461a      	mov	r2, r3
 800d636:	460b      	mov	r3, r1
 800d638:	71fb      	strb	r3, [r7, #7]
 800d63a:	4613      	mov	r3, r2
 800d63c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	330d      	adds	r3, #13
 800d642:	79ba      	ldrb	r2, [r7, #6]
 800d644:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	330b      	adds	r3, #11
 800d64a:	220f      	movs	r2, #15
 800d64c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	330c      	adds	r3, #12
 800d652:	2200      	movs	r2, #0
 800d654:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	331a      	adds	r3, #26
 800d65a:	2100      	movs	r1, #0
 800d65c:	4618      	mov	r0, r3
 800d65e:	f7fe ffb8 	bl	800c5d2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800d662:	79fb      	ldrb	r3, [r7, #7]
 800d664:	1e5a      	subs	r2, r3, #1
 800d666:	4613      	mov	r3, r2
 800d668:	005b      	lsls	r3, r3, #1
 800d66a:	4413      	add	r3, r2
 800d66c:	009b      	lsls	r3, r3, #2
 800d66e:	4413      	add	r3, r2
 800d670:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800d672:	2300      	movs	r3, #0
 800d674:	82fb      	strh	r3, [r7, #22]
 800d676:	2300      	movs	r3, #0
 800d678:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800d67a:	8afb      	ldrh	r3, [r7, #22]
 800d67c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d680:	4293      	cmp	r3, r2
 800d682:	d007      	beq.n	800d694 <put_lfn+0x6c>
 800d684:	69fb      	ldr	r3, [r7, #28]
 800d686:	1c5a      	adds	r2, r3, #1
 800d688:	61fa      	str	r2, [r7, #28]
 800d68a:	005b      	lsls	r3, r3, #1
 800d68c:	68fa      	ldr	r2, [r7, #12]
 800d68e:	4413      	add	r3, r2
 800d690:	881b      	ldrh	r3, [r3, #0]
 800d692:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800d694:	4a17      	ldr	r2, [pc, #92]	; (800d6f4 <put_lfn+0xcc>)
 800d696:	69bb      	ldr	r3, [r7, #24]
 800d698:	4413      	add	r3, r2
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	461a      	mov	r2, r3
 800d69e:	68bb      	ldr	r3, [r7, #8]
 800d6a0:	4413      	add	r3, r2
 800d6a2:	8afa      	ldrh	r2, [r7, #22]
 800d6a4:	4611      	mov	r1, r2
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f7fe ff93 	bl	800c5d2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800d6ac:	8afb      	ldrh	r3, [r7, #22]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d102      	bne.n	800d6b8 <put_lfn+0x90>
 800d6b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d6b6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800d6b8:	69bb      	ldr	r3, [r7, #24]
 800d6ba:	3301      	adds	r3, #1
 800d6bc:	61bb      	str	r3, [r7, #24]
 800d6be:	69bb      	ldr	r3, [r7, #24]
 800d6c0:	2b0c      	cmp	r3, #12
 800d6c2:	d9da      	bls.n	800d67a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800d6c4:	8afb      	ldrh	r3, [r7, #22]
 800d6c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d006      	beq.n	800d6dc <put_lfn+0xb4>
 800d6ce:	69fb      	ldr	r3, [r7, #28]
 800d6d0:	005b      	lsls	r3, r3, #1
 800d6d2:	68fa      	ldr	r2, [r7, #12]
 800d6d4:	4413      	add	r3, r2
 800d6d6:	881b      	ldrh	r3, [r3, #0]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d103      	bne.n	800d6e4 <put_lfn+0xbc>
 800d6dc:	79fb      	ldrb	r3, [r7, #7]
 800d6de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6e2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	79fa      	ldrb	r2, [r7, #7]
 800d6e8:	701a      	strb	r2, [r3, #0]
}
 800d6ea:	bf00      	nop
 800d6ec:	3720      	adds	r7, #32
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}
 800d6f2:	bf00      	nop
 800d6f4:	0800fd9c 	.word	0x0800fd9c

0800d6f8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b08c      	sub	sp, #48	; 0x30
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	60f8      	str	r0, [r7, #12]
 800d700:	60b9      	str	r1, [r7, #8]
 800d702:	607a      	str	r2, [r7, #4]
 800d704:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800d706:	220b      	movs	r2, #11
 800d708:	68b9      	ldr	r1, [r7, #8]
 800d70a:	68f8      	ldr	r0, [r7, #12]
 800d70c:	f7fe ffa8 	bl	800c660 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	2b05      	cmp	r3, #5
 800d714:	d929      	bls.n	800d76a <gen_numname+0x72>
		sr = seq;
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800d71a:	e020      	b.n	800d75e <gen_numname+0x66>
			wc = *lfn++;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	1c9a      	adds	r2, r3, #2
 800d720:	607a      	str	r2, [r7, #4]
 800d722:	881b      	ldrh	r3, [r3, #0]
 800d724:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800d726:	2300      	movs	r3, #0
 800d728:	62bb      	str	r3, [r7, #40]	; 0x28
 800d72a:	e015      	b.n	800d758 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800d72c:	69fb      	ldr	r3, [r7, #28]
 800d72e:	005a      	lsls	r2, r3, #1
 800d730:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d732:	f003 0301 	and.w	r3, r3, #1
 800d736:	4413      	add	r3, r2
 800d738:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800d73a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d73c:	085b      	lsrs	r3, r3, #1
 800d73e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800d740:	69fb      	ldr	r3, [r7, #28]
 800d742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d746:	2b00      	cmp	r3, #0
 800d748:	d003      	beq.n	800d752 <gen_numname+0x5a>
 800d74a:	69fa      	ldr	r2, [r7, #28]
 800d74c:	4b30      	ldr	r3, [pc, #192]	; (800d810 <gen_numname+0x118>)
 800d74e:	4053      	eors	r3, r2
 800d750:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800d752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d754:	3301      	adds	r3, #1
 800d756:	62bb      	str	r3, [r7, #40]	; 0x28
 800d758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d75a:	2b0f      	cmp	r3, #15
 800d75c:	d9e6      	bls.n	800d72c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	881b      	ldrh	r3, [r3, #0]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d1da      	bne.n	800d71c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800d766:	69fb      	ldr	r3, [r7, #28]
 800d768:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800d76a:	2307      	movs	r3, #7
 800d76c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	b2db      	uxtb	r3, r3
 800d772:	f003 030f 	and.w	r3, r3, #15
 800d776:	b2db      	uxtb	r3, r3
 800d778:	3330      	adds	r3, #48	; 0x30
 800d77a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800d77e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d782:	2b39      	cmp	r3, #57	; 0x39
 800d784:	d904      	bls.n	800d790 <gen_numname+0x98>
 800d786:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d78a:	3307      	adds	r3, #7
 800d78c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800d790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d792:	1e5a      	subs	r2, r3, #1
 800d794:	62ba      	str	r2, [r7, #40]	; 0x28
 800d796:	3330      	adds	r3, #48	; 0x30
 800d798:	443b      	add	r3, r7
 800d79a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800d79e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	091b      	lsrs	r3, r3, #4
 800d7a6:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d1df      	bne.n	800d76e <gen_numname+0x76>
	ns[i] = '~';
 800d7ae:	f107 0214 	add.w	r2, r7, #20
 800d7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7b4:	4413      	add	r3, r2
 800d7b6:	227e      	movs	r2, #126	; 0x7e
 800d7b8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	627b      	str	r3, [r7, #36]	; 0x24
 800d7be:	e002      	b.n	800d7c6 <gen_numname+0xce>
 800d7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	627b      	str	r3, [r7, #36]	; 0x24
 800d7c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7ca:	429a      	cmp	r2, r3
 800d7cc:	d205      	bcs.n	800d7da <gen_numname+0xe2>
 800d7ce:	68fa      	ldr	r2, [r7, #12]
 800d7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7d2:	4413      	add	r3, r2
 800d7d4:	781b      	ldrb	r3, [r3, #0]
 800d7d6:	2b20      	cmp	r3, #32
 800d7d8:	d1f2      	bne.n	800d7c0 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d7da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7dc:	2b07      	cmp	r3, #7
 800d7de:	d807      	bhi.n	800d7f0 <gen_numname+0xf8>
 800d7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7e2:	1c5a      	adds	r2, r3, #1
 800d7e4:	62ba      	str	r2, [r7, #40]	; 0x28
 800d7e6:	3330      	adds	r3, #48	; 0x30
 800d7e8:	443b      	add	r3, r7
 800d7ea:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d7ee:	e000      	b.n	800d7f2 <gen_numname+0xfa>
 800d7f0:	2120      	movs	r1, #32
 800d7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7f4:	1c5a      	adds	r2, r3, #1
 800d7f6:	627a      	str	r2, [r7, #36]	; 0x24
 800d7f8:	68fa      	ldr	r2, [r7, #12]
 800d7fa:	4413      	add	r3, r2
 800d7fc:	460a      	mov	r2, r1
 800d7fe:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d802:	2b07      	cmp	r3, #7
 800d804:	d9e9      	bls.n	800d7da <gen_numname+0xe2>
}
 800d806:	bf00      	nop
 800d808:	bf00      	nop
 800d80a:	3730      	adds	r7, #48	; 0x30
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}
 800d810:	00011021 	.word	0x00011021

0800d814 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d814:	b480      	push	{r7}
 800d816:	b085      	sub	sp, #20
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d81c:	2300      	movs	r3, #0
 800d81e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d820:	230b      	movs	r3, #11
 800d822:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d824:	7bfb      	ldrb	r3, [r7, #15]
 800d826:	b2da      	uxtb	r2, r3
 800d828:	0852      	lsrs	r2, r2, #1
 800d82a:	01db      	lsls	r3, r3, #7
 800d82c:	4313      	orrs	r3, r2
 800d82e:	b2da      	uxtb	r2, r3
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	1c59      	adds	r1, r3, #1
 800d834:	6079      	str	r1, [r7, #4]
 800d836:	781b      	ldrb	r3, [r3, #0]
 800d838:	4413      	add	r3, r2
 800d83a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	3b01      	subs	r3, #1
 800d840:	60bb      	str	r3, [r7, #8]
 800d842:	68bb      	ldr	r3, [r7, #8]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d1ed      	bne.n	800d824 <sum_sfn+0x10>
	return sum;
 800d848:	7bfb      	ldrb	r3, [r7, #15]
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3714      	adds	r7, #20
 800d84e:	46bd      	mov	sp, r7
 800d850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d854:	4770      	bx	lr

0800d856 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d856:	b580      	push	{r7, lr}
 800d858:	b086      	sub	sp, #24
 800d85a:	af00      	add	r7, sp, #0
 800d85c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d864:	2100      	movs	r1, #0
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	f7ff fca8 	bl	800d1bc <dir_sdi>
 800d86c:	4603      	mov	r3, r0
 800d86e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d870:	7dfb      	ldrb	r3, [r7, #23]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d001      	beq.n	800d87a <dir_find+0x24>
 800d876:	7dfb      	ldrb	r3, [r7, #23]
 800d878:	e0a9      	b.n	800d9ce <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d87a:	23ff      	movs	r3, #255	; 0xff
 800d87c:	753b      	strb	r3, [r7, #20]
 800d87e:	7d3b      	ldrb	r3, [r7, #20]
 800d880:	757b      	strb	r3, [r7, #21]
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f04f 32ff 	mov.w	r2, #4294967295
 800d888:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	69db      	ldr	r3, [r3, #28]
 800d88e:	4619      	mov	r1, r3
 800d890:	6938      	ldr	r0, [r7, #16]
 800d892:	f7ff f913 	bl	800cabc <move_window>
 800d896:	4603      	mov	r3, r0
 800d898:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d89a:	7dfb      	ldrb	r3, [r7, #23]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	f040 8090 	bne.w	800d9c2 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	6a1b      	ldr	r3, [r3, #32]
 800d8a6:	781b      	ldrb	r3, [r3, #0]
 800d8a8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d8aa:	7dbb      	ldrb	r3, [r7, #22]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d102      	bne.n	800d8b6 <dir_find+0x60>
 800d8b0:	2304      	movs	r3, #4
 800d8b2:	75fb      	strb	r3, [r7, #23]
 800d8b4:	e08a      	b.n	800d9cc <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6a1b      	ldr	r3, [r3, #32]
 800d8ba:	330b      	adds	r3, #11
 800d8bc:	781b      	ldrb	r3, [r3, #0]
 800d8be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d8c2:	73fb      	strb	r3, [r7, #15]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	7bfa      	ldrb	r2, [r7, #15]
 800d8c8:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d8ca:	7dbb      	ldrb	r3, [r7, #22]
 800d8cc:	2be5      	cmp	r3, #229	; 0xe5
 800d8ce:	d007      	beq.n	800d8e0 <dir_find+0x8a>
 800d8d0:	7bfb      	ldrb	r3, [r7, #15]
 800d8d2:	f003 0308 	and.w	r3, r3, #8
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d009      	beq.n	800d8ee <dir_find+0x98>
 800d8da:	7bfb      	ldrb	r3, [r7, #15]
 800d8dc:	2b0f      	cmp	r3, #15
 800d8de:	d006      	beq.n	800d8ee <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d8e0:	23ff      	movs	r3, #255	; 0xff
 800d8e2:	757b      	strb	r3, [r7, #21]
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800d8ea:	631a      	str	r2, [r3, #48]	; 0x30
 800d8ec:	e05e      	b.n	800d9ac <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d8ee:	7bfb      	ldrb	r3, [r7, #15]
 800d8f0:	2b0f      	cmp	r3, #15
 800d8f2:	d136      	bne.n	800d962 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d8fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d154      	bne.n	800d9ac <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d902:	7dbb      	ldrb	r3, [r7, #22]
 800d904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d00d      	beq.n	800d928 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6a1b      	ldr	r3, [r3, #32]
 800d910:	7b5b      	ldrb	r3, [r3, #13]
 800d912:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d914:	7dbb      	ldrb	r3, [r7, #22]
 800d916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d91a:	75bb      	strb	r3, [r7, #22]
 800d91c:	7dbb      	ldrb	r3, [r7, #22]
 800d91e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	695a      	ldr	r2, [r3, #20]
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d928:	7dba      	ldrb	r2, [r7, #22]
 800d92a:	7d7b      	ldrb	r3, [r7, #21]
 800d92c:	429a      	cmp	r2, r3
 800d92e:	d115      	bne.n	800d95c <dir_find+0x106>
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6a1b      	ldr	r3, [r3, #32]
 800d934:	330d      	adds	r3, #13
 800d936:	781b      	ldrb	r3, [r3, #0]
 800d938:	7d3a      	ldrb	r2, [r7, #20]
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d10e      	bne.n	800d95c <dir_find+0x106>
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	68da      	ldr	r2, [r3, #12]
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6a1b      	ldr	r3, [r3, #32]
 800d946:	4619      	mov	r1, r3
 800d948:	4610      	mov	r0, r2
 800d94a:	f7ff fdfd 	bl	800d548 <cmp_lfn>
 800d94e:	4603      	mov	r3, r0
 800d950:	2b00      	cmp	r3, #0
 800d952:	d003      	beq.n	800d95c <dir_find+0x106>
 800d954:	7d7b      	ldrb	r3, [r7, #21]
 800d956:	3b01      	subs	r3, #1
 800d958:	b2db      	uxtb	r3, r3
 800d95a:	e000      	b.n	800d95e <dir_find+0x108>
 800d95c:	23ff      	movs	r3, #255	; 0xff
 800d95e:	757b      	strb	r3, [r7, #21]
 800d960:	e024      	b.n	800d9ac <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d962:	7d7b      	ldrb	r3, [r7, #21]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d109      	bne.n	800d97c <dir_find+0x126>
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6a1b      	ldr	r3, [r3, #32]
 800d96c:	4618      	mov	r0, r3
 800d96e:	f7ff ff51 	bl	800d814 <sum_sfn>
 800d972:	4603      	mov	r3, r0
 800d974:	461a      	mov	r2, r3
 800d976:	7d3b      	ldrb	r3, [r7, #20]
 800d978:	4293      	cmp	r3, r2
 800d97a:	d024      	beq.n	800d9c6 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d982:	f003 0301 	and.w	r3, r3, #1
 800d986:	2b00      	cmp	r3, #0
 800d988:	d10a      	bne.n	800d9a0 <dir_find+0x14a>
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6a18      	ldr	r0, [r3, #32]
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	3324      	adds	r3, #36	; 0x24
 800d992:	220b      	movs	r2, #11
 800d994:	4619      	mov	r1, r3
 800d996:	f7fe fe9f 	bl	800c6d8 <mem_cmp>
 800d99a:	4603      	mov	r3, r0
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d014      	beq.n	800d9ca <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d9a0:	23ff      	movs	r3, #255	; 0xff
 800d9a2:	757b      	strb	r3, [r7, #21]
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f04f 32ff 	mov.w	r2, #4294967295
 800d9aa:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d9ac:	2100      	movs	r1, #0
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f7ff fc7f 	bl	800d2b2 <dir_next>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d9b8:	7dfb      	ldrb	r3, [r7, #23]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	f43f af65 	beq.w	800d88a <dir_find+0x34>
 800d9c0:	e004      	b.n	800d9cc <dir_find+0x176>
		if (res != FR_OK) break;
 800d9c2:	bf00      	nop
 800d9c4:	e002      	b.n	800d9cc <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d9c6:	bf00      	nop
 800d9c8:	e000      	b.n	800d9cc <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d9ca:	bf00      	nop

	return res;
 800d9cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	3718      	adds	r7, #24
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}
	...

0800d9d8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	b08c      	sub	sp, #48	; 0x30
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d9ec:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d001      	beq.n	800d9f8 <dir_register+0x20>
 800d9f4:	2306      	movs	r3, #6
 800d9f6:	e0e0      	b.n	800dbba <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	627b      	str	r3, [r7, #36]	; 0x24
 800d9fc:	e002      	b.n	800da04 <dir_register+0x2c>
 800d9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da00:	3301      	adds	r3, #1
 800da02:	627b      	str	r3, [r7, #36]	; 0x24
 800da04:	69fb      	ldr	r3, [r7, #28]
 800da06:	68da      	ldr	r2, [r3, #12]
 800da08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da0a:	005b      	lsls	r3, r3, #1
 800da0c:	4413      	add	r3, r2
 800da0e:	881b      	ldrh	r3, [r3, #0]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d1f4      	bne.n	800d9fe <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800da1a:	f107 030c 	add.w	r3, r7, #12
 800da1e:	220c      	movs	r2, #12
 800da20:	4618      	mov	r0, r3
 800da22:	f7fe fe1d 	bl	800c660 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800da26:	7dfb      	ldrb	r3, [r7, #23]
 800da28:	f003 0301 	and.w	r3, r3, #1
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d032      	beq.n	800da96 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2240      	movs	r2, #64	; 0x40
 800da34:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800da38:	2301      	movs	r3, #1
 800da3a:	62bb      	str	r3, [r7, #40]	; 0x28
 800da3c:	e016      	b.n	800da6c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800da44:	69fb      	ldr	r3, [r7, #28]
 800da46:	68da      	ldr	r2, [r3, #12]
 800da48:	f107 010c 	add.w	r1, r7, #12
 800da4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da4e:	f7ff fe53 	bl	800d6f8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f7ff feff 	bl	800d856 <dir_find>
 800da58:	4603      	mov	r3, r0
 800da5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800da5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800da62:	2b00      	cmp	r3, #0
 800da64:	d106      	bne.n	800da74 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800da66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da68:	3301      	adds	r3, #1
 800da6a:	62bb      	str	r3, [r7, #40]	; 0x28
 800da6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da6e:	2b63      	cmp	r3, #99	; 0x63
 800da70:	d9e5      	bls.n	800da3e <dir_register+0x66>
 800da72:	e000      	b.n	800da76 <dir_register+0x9e>
			if (res != FR_OK) break;
 800da74:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800da76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da78:	2b64      	cmp	r3, #100	; 0x64
 800da7a:	d101      	bne.n	800da80 <dir_register+0xa8>
 800da7c:	2307      	movs	r3, #7
 800da7e:	e09c      	b.n	800dbba <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800da80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800da84:	2b04      	cmp	r3, #4
 800da86:	d002      	beq.n	800da8e <dir_register+0xb6>
 800da88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800da8c:	e095      	b.n	800dbba <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800da8e:	7dfa      	ldrb	r2, [r7, #23]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800da96:	7dfb      	ldrb	r3, [r7, #23]
 800da98:	f003 0302 	and.w	r3, r3, #2
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d007      	beq.n	800dab0 <dir_register+0xd8>
 800daa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daa2:	330c      	adds	r3, #12
 800daa4:	4a47      	ldr	r2, [pc, #284]	; (800dbc4 <dir_register+0x1ec>)
 800daa6:	fba2 2303 	umull	r2, r3, r2, r3
 800daaa:	089b      	lsrs	r3, r3, #2
 800daac:	3301      	adds	r3, #1
 800daae:	e000      	b.n	800dab2 <dir_register+0xda>
 800dab0:	2301      	movs	r3, #1
 800dab2:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800dab4:	6a39      	ldr	r1, [r7, #32]
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f7ff fcc0 	bl	800d43c <dir_alloc>
 800dabc:	4603      	mov	r3, r0
 800dabe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800dac2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d148      	bne.n	800db5c <dir_register+0x184>
 800daca:	6a3b      	ldr	r3, [r7, #32]
 800dacc:	3b01      	subs	r3, #1
 800dace:	623b      	str	r3, [r7, #32]
 800dad0:	6a3b      	ldr	r3, [r7, #32]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d042      	beq.n	800db5c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	695a      	ldr	r2, [r3, #20]
 800dada:	6a3b      	ldr	r3, [r7, #32]
 800dadc:	015b      	lsls	r3, r3, #5
 800dade:	1ad3      	subs	r3, r2, r3
 800dae0:	4619      	mov	r1, r3
 800dae2:	6878      	ldr	r0, [r7, #4]
 800dae4:	f7ff fb6a 	bl	800d1bc <dir_sdi>
 800dae8:	4603      	mov	r3, r0
 800daea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800daee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d132      	bne.n	800db5c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	3324      	adds	r3, #36	; 0x24
 800dafa:	4618      	mov	r0, r3
 800dafc:	f7ff fe8a 	bl	800d814 <sum_sfn>
 800db00:	4603      	mov	r3, r0
 800db02:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	69db      	ldr	r3, [r3, #28]
 800db08:	4619      	mov	r1, r3
 800db0a:	69f8      	ldr	r0, [r7, #28]
 800db0c:	f7fe ffd6 	bl	800cabc <move_window>
 800db10:	4603      	mov	r3, r0
 800db12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800db16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d11d      	bne.n	800db5a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800db1e:	69fb      	ldr	r3, [r7, #28]
 800db20:	68d8      	ldr	r0, [r3, #12]
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6a19      	ldr	r1, [r3, #32]
 800db26:	6a3b      	ldr	r3, [r7, #32]
 800db28:	b2da      	uxtb	r2, r3
 800db2a:	7efb      	ldrb	r3, [r7, #27]
 800db2c:	f7ff fd7c 	bl	800d628 <put_lfn>
				fs->wflag = 1;
 800db30:	69fb      	ldr	r3, [r7, #28]
 800db32:	2201      	movs	r2, #1
 800db34:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800db36:	2100      	movs	r1, #0
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	f7ff fbba 	bl	800d2b2 <dir_next>
 800db3e:	4603      	mov	r3, r0
 800db40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800db44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d107      	bne.n	800db5c <dir_register+0x184>
 800db4c:	6a3b      	ldr	r3, [r7, #32]
 800db4e:	3b01      	subs	r3, #1
 800db50:	623b      	str	r3, [r7, #32]
 800db52:	6a3b      	ldr	r3, [r7, #32]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d1d5      	bne.n	800db04 <dir_register+0x12c>
 800db58:	e000      	b.n	800db5c <dir_register+0x184>
				if (res != FR_OK) break;
 800db5a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800db5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800db60:	2b00      	cmp	r3, #0
 800db62:	d128      	bne.n	800dbb6 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	69db      	ldr	r3, [r3, #28]
 800db68:	4619      	mov	r1, r3
 800db6a:	69f8      	ldr	r0, [r7, #28]
 800db6c:	f7fe ffa6 	bl	800cabc <move_window>
 800db70:	4603      	mov	r3, r0
 800db72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800db76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d11b      	bne.n	800dbb6 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	6a1b      	ldr	r3, [r3, #32]
 800db82:	2220      	movs	r2, #32
 800db84:	2100      	movs	r1, #0
 800db86:	4618      	mov	r0, r3
 800db88:	f7fe fd8b 	bl	800c6a2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	6a18      	ldr	r0, [r3, #32]
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	3324      	adds	r3, #36	; 0x24
 800db94:	220b      	movs	r2, #11
 800db96:	4619      	mov	r1, r3
 800db98:	f7fe fd62 	bl	800c660 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	6a1b      	ldr	r3, [r3, #32]
 800dba6:	330c      	adds	r3, #12
 800dba8:	f002 0218 	and.w	r2, r2, #24
 800dbac:	b2d2      	uxtb	r2, r2
 800dbae:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800dbb0:	69fb      	ldr	r3, [r7, #28]
 800dbb2:	2201      	movs	r2, #1
 800dbb4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800dbb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3730      	adds	r7, #48	; 0x30
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	4ec4ec4f 	.word	0x4ec4ec4f

0800dbc8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b08a      	sub	sp, #40	; 0x28
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	613b      	str	r3, [r7, #16]
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	68db      	ldr	r3, [r3, #12]
 800dbde:	60fb      	str	r3, [r7, #12]
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	617b      	str	r3, [r7, #20]
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800dbe8:	69bb      	ldr	r3, [r7, #24]
 800dbea:	1c5a      	adds	r2, r3, #1
 800dbec:	61ba      	str	r2, [r7, #24]
 800dbee:	693a      	ldr	r2, [r7, #16]
 800dbf0:	4413      	add	r3, r2
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800dbf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dbf8:	2b1f      	cmp	r3, #31
 800dbfa:	d940      	bls.n	800dc7e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800dbfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dbfe:	2b2f      	cmp	r3, #47	; 0x2f
 800dc00:	d006      	beq.n	800dc10 <create_name+0x48>
 800dc02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc04:	2b5c      	cmp	r3, #92	; 0x5c
 800dc06:	d110      	bne.n	800dc2a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dc08:	e002      	b.n	800dc10 <create_name+0x48>
 800dc0a:	69bb      	ldr	r3, [r7, #24]
 800dc0c:	3301      	adds	r3, #1
 800dc0e:	61bb      	str	r3, [r7, #24]
 800dc10:	693a      	ldr	r2, [r7, #16]
 800dc12:	69bb      	ldr	r3, [r7, #24]
 800dc14:	4413      	add	r3, r2
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	2b2f      	cmp	r3, #47	; 0x2f
 800dc1a:	d0f6      	beq.n	800dc0a <create_name+0x42>
 800dc1c:	693a      	ldr	r2, [r7, #16]
 800dc1e:	69bb      	ldr	r3, [r7, #24]
 800dc20:	4413      	add	r3, r2
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	2b5c      	cmp	r3, #92	; 0x5c
 800dc26:	d0f0      	beq.n	800dc0a <create_name+0x42>
			break;
 800dc28:	e02a      	b.n	800dc80 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	2bfe      	cmp	r3, #254	; 0xfe
 800dc2e:	d901      	bls.n	800dc34 <create_name+0x6c>
 800dc30:	2306      	movs	r3, #6
 800dc32:	e17d      	b.n	800df30 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800dc34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc36:	b2db      	uxtb	r3, r3
 800dc38:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800dc3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc3c:	2101      	movs	r1, #1
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f7fe fb28 	bl	800c294 <ff_convert>
 800dc44:	4603      	mov	r3, r0
 800dc46:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800dc48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d101      	bne.n	800dc52 <create_name+0x8a>
 800dc4e:	2306      	movs	r3, #6
 800dc50:	e16e      	b.n	800df30 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800dc52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc54:	2b7f      	cmp	r3, #127	; 0x7f
 800dc56:	d809      	bhi.n	800dc6c <create_name+0xa4>
 800dc58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc5a:	4619      	mov	r1, r3
 800dc5c:	488d      	ldr	r0, [pc, #564]	; (800de94 <create_name+0x2cc>)
 800dc5e:	f7fe fd62 	bl	800c726 <chk_chr>
 800dc62:	4603      	mov	r3, r0
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d001      	beq.n	800dc6c <create_name+0xa4>
 800dc68:	2306      	movs	r3, #6
 800dc6a:	e161      	b.n	800df30 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800dc6c:	697b      	ldr	r3, [r7, #20]
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	617a      	str	r2, [r7, #20]
 800dc72:	005b      	lsls	r3, r3, #1
 800dc74:	68fa      	ldr	r2, [r7, #12]
 800dc76:	4413      	add	r3, r2
 800dc78:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800dc7a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800dc7c:	e7b4      	b.n	800dbe8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800dc7e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800dc80:	693a      	ldr	r2, [r7, #16]
 800dc82:	69bb      	ldr	r3, [r7, #24]
 800dc84:	441a      	add	r2, r3
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800dc8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc8c:	2b1f      	cmp	r3, #31
 800dc8e:	d801      	bhi.n	800dc94 <create_name+0xcc>
 800dc90:	2304      	movs	r3, #4
 800dc92:	e000      	b.n	800dc96 <create_name+0xce>
 800dc94:	2300      	movs	r3, #0
 800dc96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800dc9a:	e011      	b.n	800dcc0 <create_name+0xf8>
		w = lfn[di - 1];
 800dc9c:	697a      	ldr	r2, [r7, #20]
 800dc9e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800dca2:	4413      	add	r3, r2
 800dca4:	005b      	lsls	r3, r3, #1
 800dca6:	68fa      	ldr	r2, [r7, #12]
 800dca8:	4413      	add	r3, r2
 800dcaa:	881b      	ldrh	r3, [r3, #0]
 800dcac:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800dcae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dcb0:	2b20      	cmp	r3, #32
 800dcb2:	d002      	beq.n	800dcba <create_name+0xf2>
 800dcb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dcb6:	2b2e      	cmp	r3, #46	; 0x2e
 800dcb8:	d106      	bne.n	800dcc8 <create_name+0x100>
		di--;
 800dcba:	697b      	ldr	r3, [r7, #20]
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800dcc0:	697b      	ldr	r3, [r7, #20]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d1ea      	bne.n	800dc9c <create_name+0xd4>
 800dcc6:	e000      	b.n	800dcca <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800dcc8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800dcca:	697b      	ldr	r3, [r7, #20]
 800dccc:	005b      	lsls	r3, r3, #1
 800dcce:	68fa      	ldr	r2, [r7, #12]
 800dcd0:	4413      	add	r3, r2
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800dcd6:	697b      	ldr	r3, [r7, #20]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d101      	bne.n	800dce0 <create_name+0x118>
 800dcdc:	2306      	movs	r3, #6
 800dcde:	e127      	b.n	800df30 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	3324      	adds	r3, #36	; 0x24
 800dce4:	220b      	movs	r2, #11
 800dce6:	2120      	movs	r1, #32
 800dce8:	4618      	mov	r0, r3
 800dcea:	f7fe fcda 	bl	800c6a2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800dcee:	2300      	movs	r3, #0
 800dcf0:	61bb      	str	r3, [r7, #24]
 800dcf2:	e002      	b.n	800dcfa <create_name+0x132>
 800dcf4:	69bb      	ldr	r3, [r7, #24]
 800dcf6:	3301      	adds	r3, #1
 800dcf8:	61bb      	str	r3, [r7, #24]
 800dcfa:	69bb      	ldr	r3, [r7, #24]
 800dcfc:	005b      	lsls	r3, r3, #1
 800dcfe:	68fa      	ldr	r2, [r7, #12]
 800dd00:	4413      	add	r3, r2
 800dd02:	881b      	ldrh	r3, [r3, #0]
 800dd04:	2b20      	cmp	r3, #32
 800dd06:	d0f5      	beq.n	800dcf4 <create_name+0x12c>
 800dd08:	69bb      	ldr	r3, [r7, #24]
 800dd0a:	005b      	lsls	r3, r3, #1
 800dd0c:	68fa      	ldr	r2, [r7, #12]
 800dd0e:	4413      	add	r3, r2
 800dd10:	881b      	ldrh	r3, [r3, #0]
 800dd12:	2b2e      	cmp	r3, #46	; 0x2e
 800dd14:	d0ee      	beq.n	800dcf4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800dd16:	69bb      	ldr	r3, [r7, #24]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d009      	beq.n	800dd30 <create_name+0x168>
 800dd1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd20:	f043 0303 	orr.w	r3, r3, #3
 800dd24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800dd28:	e002      	b.n	800dd30 <create_name+0x168>
 800dd2a:	697b      	ldr	r3, [r7, #20]
 800dd2c:	3b01      	subs	r3, #1
 800dd2e:	617b      	str	r3, [r7, #20]
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d009      	beq.n	800dd4a <create_name+0x182>
 800dd36:	697a      	ldr	r2, [r7, #20]
 800dd38:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800dd3c:	4413      	add	r3, r2
 800dd3e:	005b      	lsls	r3, r3, #1
 800dd40:	68fa      	ldr	r2, [r7, #12]
 800dd42:	4413      	add	r3, r2
 800dd44:	881b      	ldrh	r3, [r3, #0]
 800dd46:	2b2e      	cmp	r3, #46	; 0x2e
 800dd48:	d1ef      	bne.n	800dd2a <create_name+0x162>

	i = b = 0; ni = 8;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800dd50:	2300      	movs	r3, #0
 800dd52:	623b      	str	r3, [r7, #32]
 800dd54:	2308      	movs	r3, #8
 800dd56:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800dd58:	69bb      	ldr	r3, [r7, #24]
 800dd5a:	1c5a      	adds	r2, r3, #1
 800dd5c:	61ba      	str	r2, [r7, #24]
 800dd5e:	005b      	lsls	r3, r3, #1
 800dd60:	68fa      	ldr	r2, [r7, #12]
 800dd62:	4413      	add	r3, r2
 800dd64:	881b      	ldrh	r3, [r3, #0]
 800dd66:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800dd68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	f000 8090 	beq.w	800de90 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800dd70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dd72:	2b20      	cmp	r3, #32
 800dd74:	d006      	beq.n	800dd84 <create_name+0x1bc>
 800dd76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dd78:	2b2e      	cmp	r3, #46	; 0x2e
 800dd7a:	d10a      	bne.n	800dd92 <create_name+0x1ca>
 800dd7c:	69ba      	ldr	r2, [r7, #24]
 800dd7e:	697b      	ldr	r3, [r7, #20]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d006      	beq.n	800dd92 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800dd84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd88:	f043 0303 	orr.w	r3, r3, #3
 800dd8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dd90:	e07d      	b.n	800de8e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800dd92:	6a3a      	ldr	r2, [r7, #32]
 800dd94:	69fb      	ldr	r3, [r7, #28]
 800dd96:	429a      	cmp	r2, r3
 800dd98:	d203      	bcs.n	800dda2 <create_name+0x1da>
 800dd9a:	69ba      	ldr	r2, [r7, #24]
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	429a      	cmp	r2, r3
 800dda0:	d123      	bne.n	800ddea <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800dda2:	69fb      	ldr	r3, [r7, #28]
 800dda4:	2b0b      	cmp	r3, #11
 800dda6:	d106      	bne.n	800ddb6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800dda8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ddac:	f043 0303 	orr.w	r3, r3, #3
 800ddb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ddb4:	e075      	b.n	800dea2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ddb6:	69ba      	ldr	r2, [r7, #24]
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	429a      	cmp	r2, r3
 800ddbc:	d005      	beq.n	800ddca <create_name+0x202>
 800ddbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ddc2:	f043 0303 	orr.w	r3, r3, #3
 800ddc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800ddca:	69ba      	ldr	r2, [r7, #24]
 800ddcc:	697b      	ldr	r3, [r7, #20]
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d866      	bhi.n	800dea0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800ddd2:	697b      	ldr	r3, [r7, #20]
 800ddd4:	61bb      	str	r3, [r7, #24]
 800ddd6:	2308      	movs	r3, #8
 800ddd8:	623b      	str	r3, [r7, #32]
 800ddda:	230b      	movs	r3, #11
 800dddc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800ddde:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dde2:	009b      	lsls	r3, r3, #2
 800dde4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800dde8:	e051      	b.n	800de8e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800ddea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ddec:	2b7f      	cmp	r3, #127	; 0x7f
 800ddee:	d914      	bls.n	800de1a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800ddf0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ddf2:	2100      	movs	r1, #0
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f7fe fa4d 	bl	800c294 <ff_convert>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800ddfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de00:	2b00      	cmp	r3, #0
 800de02:	d004      	beq.n	800de0e <create_name+0x246>
 800de04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de06:	3b80      	subs	r3, #128	; 0x80
 800de08:	4a23      	ldr	r2, [pc, #140]	; (800de98 <create_name+0x2d0>)
 800de0a:	5cd3      	ldrb	r3, [r2, r3]
 800de0c:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800de0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de12:	f043 0302 	orr.w	r3, r3, #2
 800de16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800de1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d007      	beq.n	800de30 <create_name+0x268>
 800de20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de22:	4619      	mov	r1, r3
 800de24:	481d      	ldr	r0, [pc, #116]	; (800de9c <create_name+0x2d4>)
 800de26:	f7fe fc7e 	bl	800c726 <chk_chr>
 800de2a:	4603      	mov	r3, r0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d008      	beq.n	800de42 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800de30:	235f      	movs	r3, #95	; 0x5f
 800de32:	84bb      	strh	r3, [r7, #36]	; 0x24
 800de34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de38:	f043 0303 	orr.w	r3, r3, #3
 800de3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800de40:	e01b      	b.n	800de7a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800de42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de44:	2b40      	cmp	r3, #64	; 0x40
 800de46:	d909      	bls.n	800de5c <create_name+0x294>
 800de48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de4a:	2b5a      	cmp	r3, #90	; 0x5a
 800de4c:	d806      	bhi.n	800de5c <create_name+0x294>
					b |= 2;
 800de4e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800de52:	f043 0302 	orr.w	r3, r3, #2
 800de56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800de5a:	e00e      	b.n	800de7a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800de5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de5e:	2b60      	cmp	r3, #96	; 0x60
 800de60:	d90b      	bls.n	800de7a <create_name+0x2b2>
 800de62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de64:	2b7a      	cmp	r3, #122	; 0x7a
 800de66:	d808      	bhi.n	800de7a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800de68:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800de6c:	f043 0301 	orr.w	r3, r3, #1
 800de70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800de74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800de76:	3b20      	subs	r3, #32
 800de78:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800de7a:	6a3b      	ldr	r3, [r7, #32]
 800de7c:	1c5a      	adds	r2, r3, #1
 800de7e:	623a      	str	r2, [r7, #32]
 800de80:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800de82:	b2d1      	uxtb	r1, r2
 800de84:	687a      	ldr	r2, [r7, #4]
 800de86:	4413      	add	r3, r2
 800de88:	460a      	mov	r2, r1
 800de8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800de8e:	e763      	b.n	800dd58 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800de90:	bf00      	nop
 800de92:	e006      	b.n	800dea2 <create_name+0x2da>
 800de94:	0800f8d0 	.word	0x0800f8d0
 800de98:	0800fd1c 	.word	0x0800fd1c
 800de9c:	0800f8dc 	.word	0x0800f8dc
			if (si > di) break;			/* No extension */
 800dea0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dea8:	2be5      	cmp	r3, #229	; 0xe5
 800deaa:	d103      	bne.n	800deb4 <create_name+0x2ec>
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2205      	movs	r2, #5
 800deb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800deb4:	69fb      	ldr	r3, [r7, #28]
 800deb6:	2b08      	cmp	r3, #8
 800deb8:	d104      	bne.n	800dec4 <create_name+0x2fc>
 800deba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800debe:	009b      	lsls	r3, r3, #2
 800dec0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800dec4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dec8:	f003 030c 	and.w	r3, r3, #12
 800decc:	2b0c      	cmp	r3, #12
 800dece:	d005      	beq.n	800dedc <create_name+0x314>
 800ded0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ded4:	f003 0303 	and.w	r3, r3, #3
 800ded8:	2b03      	cmp	r3, #3
 800deda:	d105      	bne.n	800dee8 <create_name+0x320>
 800dedc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dee0:	f043 0302 	orr.w	r3, r3, #2
 800dee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800dee8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800deec:	f003 0302 	and.w	r3, r3, #2
 800def0:	2b00      	cmp	r3, #0
 800def2:	d117      	bne.n	800df24 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800def4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800def8:	f003 0303 	and.w	r3, r3, #3
 800defc:	2b01      	cmp	r3, #1
 800defe:	d105      	bne.n	800df0c <create_name+0x344>
 800df00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800df04:	f043 0310 	orr.w	r3, r3, #16
 800df08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800df0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800df10:	f003 030c 	and.w	r3, r3, #12
 800df14:	2b04      	cmp	r3, #4
 800df16:	d105      	bne.n	800df24 <create_name+0x35c>
 800df18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800df1c:	f043 0308 	orr.w	r3, r3, #8
 800df20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800df2a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800df2e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800df30:	4618      	mov	r0, r3
 800df32:	3728      	adds	r7, #40	; 0x28
 800df34:	46bd      	mov	sp, r7
 800df36:	bd80      	pop	{r7, pc}

0800df38 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b086      	sub	sp, #24
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
 800df40:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800df4c:	e002      	b.n	800df54 <follow_path+0x1c>
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	3301      	adds	r3, #1
 800df52:	603b      	str	r3, [r7, #0]
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	781b      	ldrb	r3, [r3, #0]
 800df58:	2b2f      	cmp	r3, #47	; 0x2f
 800df5a:	d0f8      	beq.n	800df4e <follow_path+0x16>
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	781b      	ldrb	r3, [r3, #0]
 800df60:	2b5c      	cmp	r3, #92	; 0x5c
 800df62:	d0f4      	beq.n	800df4e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800df64:	693b      	ldr	r3, [r7, #16]
 800df66:	2200      	movs	r2, #0
 800df68:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	781b      	ldrb	r3, [r3, #0]
 800df6e:	2b1f      	cmp	r3, #31
 800df70:	d80a      	bhi.n	800df88 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	2280      	movs	r2, #128	; 0x80
 800df76:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800df7a:	2100      	movs	r1, #0
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f7ff f91d 	bl	800d1bc <dir_sdi>
 800df82:	4603      	mov	r3, r0
 800df84:	75fb      	strb	r3, [r7, #23]
 800df86:	e043      	b.n	800e010 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800df88:	463b      	mov	r3, r7
 800df8a:	4619      	mov	r1, r3
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f7ff fe1b 	bl	800dbc8 <create_name>
 800df92:	4603      	mov	r3, r0
 800df94:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800df96:	7dfb      	ldrb	r3, [r7, #23]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d134      	bne.n	800e006 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800df9c:	6878      	ldr	r0, [r7, #4]
 800df9e:	f7ff fc5a 	bl	800d856 <dir_find>
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dfac:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800dfae:	7dfb      	ldrb	r3, [r7, #23]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d00a      	beq.n	800dfca <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dfb4:	7dfb      	ldrb	r3, [r7, #23]
 800dfb6:	2b04      	cmp	r3, #4
 800dfb8:	d127      	bne.n	800e00a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800dfba:	7afb      	ldrb	r3, [r7, #11]
 800dfbc:	f003 0304 	and.w	r3, r3, #4
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d122      	bne.n	800e00a <follow_path+0xd2>
 800dfc4:	2305      	movs	r3, #5
 800dfc6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800dfc8:	e01f      	b.n	800e00a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dfca:	7afb      	ldrb	r3, [r7, #11]
 800dfcc:	f003 0304 	and.w	r3, r3, #4
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d11c      	bne.n	800e00e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800dfd4:	693b      	ldr	r3, [r7, #16]
 800dfd6:	799b      	ldrb	r3, [r3, #6]
 800dfd8:	f003 0310 	and.w	r3, r3, #16
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d102      	bne.n	800dfe6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800dfe0:	2305      	movs	r3, #5
 800dfe2:	75fb      	strb	r3, [r7, #23]
 800dfe4:	e014      	b.n	800e010 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	695b      	ldr	r3, [r3, #20]
 800dff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dff4:	4413      	add	r3, r2
 800dff6:	4619      	mov	r1, r3
 800dff8:	68f8      	ldr	r0, [r7, #12]
 800dffa:	f7ff fa66 	bl	800d4ca <ld_clust>
 800dffe:	4602      	mov	r2, r0
 800e000:	693b      	ldr	r3, [r7, #16]
 800e002:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e004:	e7c0      	b.n	800df88 <follow_path+0x50>
			if (res != FR_OK) break;
 800e006:	bf00      	nop
 800e008:	e002      	b.n	800e010 <follow_path+0xd8>
				break;
 800e00a:	bf00      	nop
 800e00c:	e000      	b.n	800e010 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e00e:	bf00      	nop
			}
		}
	}

	return res;
 800e010:	7dfb      	ldrb	r3, [r7, #23]
}
 800e012:	4618      	mov	r0, r3
 800e014:	3718      	adds	r7, #24
 800e016:	46bd      	mov	sp, r7
 800e018:	bd80      	pop	{r7, pc}

0800e01a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e01a:	b480      	push	{r7}
 800e01c:	b087      	sub	sp, #28
 800e01e:	af00      	add	r7, sp, #0
 800e020:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e022:	f04f 33ff 	mov.w	r3, #4294967295
 800e026:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d031      	beq.n	800e094 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	617b      	str	r3, [r7, #20]
 800e036:	e002      	b.n	800e03e <get_ldnumber+0x24>
 800e038:	697b      	ldr	r3, [r7, #20]
 800e03a:	3301      	adds	r3, #1
 800e03c:	617b      	str	r3, [r7, #20]
 800e03e:	697b      	ldr	r3, [r7, #20]
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	2b1f      	cmp	r3, #31
 800e044:	d903      	bls.n	800e04e <get_ldnumber+0x34>
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	781b      	ldrb	r3, [r3, #0]
 800e04a:	2b3a      	cmp	r3, #58	; 0x3a
 800e04c:	d1f4      	bne.n	800e038 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e04e:	697b      	ldr	r3, [r7, #20]
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	2b3a      	cmp	r3, #58	; 0x3a
 800e054:	d11c      	bne.n	800e090 <get_ldnumber+0x76>
			tp = *path;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	1c5a      	adds	r2, r3, #1
 800e060:	60fa      	str	r2, [r7, #12]
 800e062:	781b      	ldrb	r3, [r3, #0]
 800e064:	3b30      	subs	r3, #48	; 0x30
 800e066:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e068:	68bb      	ldr	r3, [r7, #8]
 800e06a:	2b09      	cmp	r3, #9
 800e06c:	d80e      	bhi.n	800e08c <get_ldnumber+0x72>
 800e06e:	68fa      	ldr	r2, [r7, #12]
 800e070:	697b      	ldr	r3, [r7, #20]
 800e072:	429a      	cmp	r2, r3
 800e074:	d10a      	bne.n	800e08c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e076:	68bb      	ldr	r3, [r7, #8]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d107      	bne.n	800e08c <get_ldnumber+0x72>
					vol = (int)i;
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e080:	697b      	ldr	r3, [r7, #20]
 800e082:	3301      	adds	r3, #1
 800e084:	617b      	str	r3, [r7, #20]
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	697a      	ldr	r2, [r7, #20]
 800e08a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e08c:	693b      	ldr	r3, [r7, #16]
 800e08e:	e002      	b.n	800e096 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e090:	2300      	movs	r3, #0
 800e092:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e094:	693b      	ldr	r3, [r7, #16]
}
 800e096:	4618      	mov	r0, r3
 800e098:	371c      	adds	r7, #28
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr
	...

0800e0a4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b082      	sub	sp, #8
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
 800e0ac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	70da      	strb	r2, [r3, #3]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ba:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e0bc:	6839      	ldr	r1, [r7, #0]
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f7fe fcfc 	bl	800cabc <move_window>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d001      	beq.n	800e0ce <check_fs+0x2a>
 800e0ca:	2304      	movs	r3, #4
 800e0cc:	e038      	b.n	800e140 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	3334      	adds	r3, #52	; 0x34
 800e0d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	f7fe fa40 	bl	800c55c <ld_word>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	461a      	mov	r2, r3
 800e0e0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e0e4:	429a      	cmp	r2, r3
 800e0e6:	d001      	beq.n	800e0ec <check_fs+0x48>
 800e0e8:	2303      	movs	r3, #3
 800e0ea:	e029      	b.n	800e140 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e0f2:	2be9      	cmp	r3, #233	; 0xe9
 800e0f4:	d009      	beq.n	800e10a <check_fs+0x66>
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e0fc:	2beb      	cmp	r3, #235	; 0xeb
 800e0fe:	d11e      	bne.n	800e13e <check_fs+0x9a>
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800e106:	2b90      	cmp	r3, #144	; 0x90
 800e108:	d119      	bne.n	800e13e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	3334      	adds	r3, #52	; 0x34
 800e10e:	3336      	adds	r3, #54	; 0x36
 800e110:	4618      	mov	r0, r3
 800e112:	f7fe fa3b 	bl	800c58c <ld_dword>
 800e116:	4603      	mov	r3, r0
 800e118:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e11c:	4a0a      	ldr	r2, [pc, #40]	; (800e148 <check_fs+0xa4>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d101      	bne.n	800e126 <check_fs+0x82>
 800e122:	2300      	movs	r3, #0
 800e124:	e00c      	b.n	800e140 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	3334      	adds	r3, #52	; 0x34
 800e12a:	3352      	adds	r3, #82	; 0x52
 800e12c:	4618      	mov	r0, r3
 800e12e:	f7fe fa2d 	bl	800c58c <ld_dword>
 800e132:	4603      	mov	r3, r0
 800e134:	4a05      	ldr	r2, [pc, #20]	; (800e14c <check_fs+0xa8>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d101      	bne.n	800e13e <check_fs+0x9a>
 800e13a:	2300      	movs	r3, #0
 800e13c:	e000      	b.n	800e140 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e13e:	2302      	movs	r3, #2
}
 800e140:	4618      	mov	r0, r3
 800e142:	3708      	adds	r7, #8
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}
 800e148:	00544146 	.word	0x00544146
 800e14c:	33544146 	.word	0x33544146

0800e150 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b096      	sub	sp, #88	; 0x58
 800e154:	af00      	add	r7, sp, #0
 800e156:	60f8      	str	r0, [r7, #12]
 800e158:	60b9      	str	r1, [r7, #8]
 800e15a:	4613      	mov	r3, r2
 800e15c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e15e:	68bb      	ldr	r3, [r7, #8]
 800e160:	2200      	movs	r2, #0
 800e162:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e164:	68f8      	ldr	r0, [r7, #12]
 800e166:	f7ff ff58 	bl	800e01a <get_ldnumber>
 800e16a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e16c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e16e:	2b00      	cmp	r3, #0
 800e170:	da01      	bge.n	800e176 <find_volume+0x26>
 800e172:	230b      	movs	r3, #11
 800e174:	e22d      	b.n	800e5d2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e176:	4aa1      	ldr	r2, [pc, #644]	; (800e3fc <find_volume+0x2ac>)
 800e178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e17a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e17e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e182:	2b00      	cmp	r3, #0
 800e184:	d101      	bne.n	800e18a <find_volume+0x3a>
 800e186:	230c      	movs	r3, #12
 800e188:	e223      	b.n	800e5d2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e18e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e190:	79fb      	ldrb	r3, [r7, #7]
 800e192:	f023 0301 	bic.w	r3, r3, #1
 800e196:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e19a:	781b      	ldrb	r3, [r3, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d01a      	beq.n	800e1d6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1a2:	785b      	ldrb	r3, [r3, #1]
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f7fe f93b 	bl	800c420 <disk_status>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e1b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e1b4:	f003 0301 	and.w	r3, r3, #1
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d10c      	bne.n	800e1d6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e1bc:	79fb      	ldrb	r3, [r7, #7]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d007      	beq.n	800e1d2 <find_volume+0x82>
 800e1c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e1c6:	f003 0304 	and.w	r3, r3, #4
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d001      	beq.n	800e1d2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e1ce:	230a      	movs	r3, #10
 800e1d0:	e1ff      	b.n	800e5d2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	e1fd      	b.n	800e5d2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e1d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1d8:	2200      	movs	r2, #0
 800e1da:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e1dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e1de:	b2da      	uxtb	r2, r3
 800e1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1e2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1e6:	785b      	ldrb	r3, [r3, #1]
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f7fe f933 	bl	800c454 <disk_initialize>
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e1f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e1f8:	f003 0301 	and.w	r3, r3, #1
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d001      	beq.n	800e204 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e200:	2303      	movs	r3, #3
 800e202:	e1e6      	b.n	800e5d2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e204:	79fb      	ldrb	r3, [r7, #7]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d007      	beq.n	800e21a <find_volume+0xca>
 800e20a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e20e:	f003 0304 	and.w	r3, r3, #4
 800e212:	2b00      	cmp	r3, #0
 800e214:	d001      	beq.n	800e21a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e216:	230a      	movs	r3, #10
 800e218:	e1db      	b.n	800e5d2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e21a:	2300      	movs	r3, #0
 800e21c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e21e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e220:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e222:	f7ff ff3f 	bl	800e0a4 <check_fs>
 800e226:	4603      	mov	r3, r0
 800e228:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e22c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e230:	2b02      	cmp	r3, #2
 800e232:	d149      	bne.n	800e2c8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e234:	2300      	movs	r3, #0
 800e236:	643b      	str	r3, [r7, #64]	; 0x40
 800e238:	e01e      	b.n	800e278 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e23a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e23c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e240:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e242:	011b      	lsls	r3, r3, #4
 800e244:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e248:	4413      	add	r3, r2
 800e24a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e24c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e24e:	3304      	adds	r3, #4
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d006      	beq.n	800e264 <find_volume+0x114>
 800e256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e258:	3308      	adds	r3, #8
 800e25a:	4618      	mov	r0, r3
 800e25c:	f7fe f996 	bl	800c58c <ld_dword>
 800e260:	4602      	mov	r2, r0
 800e262:	e000      	b.n	800e266 <find_volume+0x116>
 800e264:	2200      	movs	r2, #0
 800e266:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e268:	009b      	lsls	r3, r3, #2
 800e26a:	3358      	adds	r3, #88	; 0x58
 800e26c:	443b      	add	r3, r7
 800e26e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e272:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e274:	3301      	adds	r3, #1
 800e276:	643b      	str	r3, [r7, #64]	; 0x40
 800e278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e27a:	2b03      	cmp	r3, #3
 800e27c:	d9dd      	bls.n	800e23a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e27e:	2300      	movs	r3, #0
 800e280:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e282:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e284:	2b00      	cmp	r3, #0
 800e286:	d002      	beq.n	800e28e <find_volume+0x13e>
 800e288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e28a:	3b01      	subs	r3, #1
 800e28c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e28e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e290:	009b      	lsls	r3, r3, #2
 800e292:	3358      	adds	r3, #88	; 0x58
 800e294:	443b      	add	r3, r7
 800e296:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e29a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e29c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d005      	beq.n	800e2ae <find_volume+0x15e>
 800e2a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e2a4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e2a6:	f7ff fefd 	bl	800e0a4 <check_fs>
 800e2aa:	4603      	mov	r3, r0
 800e2ac:	e000      	b.n	800e2b0 <find_volume+0x160>
 800e2ae:	2303      	movs	r3, #3
 800e2b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e2b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e2b8:	2b01      	cmp	r3, #1
 800e2ba:	d905      	bls.n	800e2c8 <find_volume+0x178>
 800e2bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e2be:	3301      	adds	r3, #1
 800e2c0:	643b      	str	r3, [r7, #64]	; 0x40
 800e2c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e2c4:	2b03      	cmp	r3, #3
 800e2c6:	d9e2      	bls.n	800e28e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e2c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e2cc:	2b04      	cmp	r3, #4
 800e2ce:	d101      	bne.n	800e2d4 <find_volume+0x184>
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	e17e      	b.n	800e5d2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e2d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d901      	bls.n	800e2e0 <find_volume+0x190>
 800e2dc:	230d      	movs	r3, #13
 800e2de:	e178      	b.n	800e5d2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e2e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2e2:	3334      	adds	r3, #52	; 0x34
 800e2e4:	330b      	adds	r3, #11
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f7fe f938 	bl	800c55c <ld_word>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e2f2:	d001      	beq.n	800e2f8 <find_volume+0x1a8>
 800e2f4:	230d      	movs	r3, #13
 800e2f6:	e16c      	b.n	800e5d2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e2f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2fa:	3334      	adds	r3, #52	; 0x34
 800e2fc:	3316      	adds	r3, #22
 800e2fe:	4618      	mov	r0, r3
 800e300:	f7fe f92c 	bl	800c55c <ld_word>
 800e304:	4603      	mov	r3, r0
 800e306:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e308:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d106      	bne.n	800e31c <find_volume+0x1cc>
 800e30e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e310:	3334      	adds	r3, #52	; 0x34
 800e312:	3324      	adds	r3, #36	; 0x24
 800e314:	4618      	mov	r0, r3
 800e316:	f7fe f939 	bl	800c58c <ld_dword>
 800e31a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800e31c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e31e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e320:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e324:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800e328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e32a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e32e:	789b      	ldrb	r3, [r3, #2]
 800e330:	2b01      	cmp	r3, #1
 800e332:	d005      	beq.n	800e340 <find_volume+0x1f0>
 800e334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e336:	789b      	ldrb	r3, [r3, #2]
 800e338:	2b02      	cmp	r3, #2
 800e33a:	d001      	beq.n	800e340 <find_volume+0x1f0>
 800e33c:	230d      	movs	r3, #13
 800e33e:	e148      	b.n	800e5d2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e342:	789b      	ldrb	r3, [r3, #2]
 800e344:	461a      	mov	r2, r3
 800e346:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e348:	fb02 f303 	mul.w	r3, r2, r3
 800e34c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e34e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e350:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e354:	b29a      	uxth	r2, r3
 800e356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e358:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e35a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e35c:	895b      	ldrh	r3, [r3, #10]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d008      	beq.n	800e374 <find_volume+0x224>
 800e362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e364:	895b      	ldrh	r3, [r3, #10]
 800e366:	461a      	mov	r2, r3
 800e368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e36a:	895b      	ldrh	r3, [r3, #10]
 800e36c:	3b01      	subs	r3, #1
 800e36e:	4013      	ands	r3, r2
 800e370:	2b00      	cmp	r3, #0
 800e372:	d001      	beq.n	800e378 <find_volume+0x228>
 800e374:	230d      	movs	r3, #13
 800e376:	e12c      	b.n	800e5d2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e37a:	3334      	adds	r3, #52	; 0x34
 800e37c:	3311      	adds	r3, #17
 800e37e:	4618      	mov	r0, r3
 800e380:	f7fe f8ec 	bl	800c55c <ld_word>
 800e384:	4603      	mov	r3, r0
 800e386:	461a      	mov	r2, r3
 800e388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e38a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e38c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e38e:	891b      	ldrh	r3, [r3, #8]
 800e390:	f003 030f 	and.w	r3, r3, #15
 800e394:	b29b      	uxth	r3, r3
 800e396:	2b00      	cmp	r3, #0
 800e398:	d001      	beq.n	800e39e <find_volume+0x24e>
 800e39a:	230d      	movs	r3, #13
 800e39c:	e119      	b.n	800e5d2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e39e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3a0:	3334      	adds	r3, #52	; 0x34
 800e3a2:	3313      	adds	r3, #19
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f7fe f8d9 	bl	800c55c <ld_word>
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e3ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d106      	bne.n	800e3c2 <find_volume+0x272>
 800e3b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3b6:	3334      	adds	r3, #52	; 0x34
 800e3b8:	3320      	adds	r3, #32
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f7fe f8e6 	bl	800c58c <ld_dword>
 800e3c0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e3c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3c4:	3334      	adds	r3, #52	; 0x34
 800e3c6:	330e      	adds	r3, #14
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f7fe f8c7 	bl	800c55c <ld_word>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e3d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d101      	bne.n	800e3dc <find_volume+0x28c>
 800e3d8:	230d      	movs	r3, #13
 800e3da:	e0fa      	b.n	800e5d2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e3dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e3de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e3e0:	4413      	add	r3, r2
 800e3e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e3e4:	8912      	ldrh	r2, [r2, #8]
 800e3e6:	0912      	lsrs	r2, r2, #4
 800e3e8:	b292      	uxth	r2, r2
 800e3ea:	4413      	add	r3, r2
 800e3ec:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e3ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3f2:	429a      	cmp	r2, r3
 800e3f4:	d204      	bcs.n	800e400 <find_volume+0x2b0>
 800e3f6:	230d      	movs	r3, #13
 800e3f8:	e0eb      	b.n	800e5d2 <find_volume+0x482>
 800e3fa:	bf00      	nop
 800e3fc:	240017ac 	.word	0x240017ac
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e400:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e404:	1ad3      	subs	r3, r2, r3
 800e406:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e408:	8952      	ldrh	r2, [r2, #10]
 800e40a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e40e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e412:	2b00      	cmp	r3, #0
 800e414:	d101      	bne.n	800e41a <find_volume+0x2ca>
 800e416:	230d      	movs	r3, #13
 800e418:	e0db      	b.n	800e5d2 <find_volume+0x482>
		fmt = FS_FAT32;
 800e41a:	2303      	movs	r3, #3
 800e41c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e422:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e426:	4293      	cmp	r3, r2
 800e428:	d802      	bhi.n	800e430 <find_volume+0x2e0>
 800e42a:	2302      	movs	r3, #2
 800e42c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e432:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e436:	4293      	cmp	r3, r2
 800e438:	d802      	bhi.n	800e440 <find_volume+0x2f0>
 800e43a:	2301      	movs	r3, #1
 800e43c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e442:	1c9a      	adds	r2, r3, #2
 800e444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e446:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800e448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e44a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e44c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e44e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e450:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e452:	441a      	add	r2, r3
 800e454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e456:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800e458:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e45a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e45c:	441a      	add	r2, r3
 800e45e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e460:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800e462:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e466:	2b03      	cmp	r3, #3
 800e468:	d11e      	bne.n	800e4a8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e46a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e46c:	3334      	adds	r3, #52	; 0x34
 800e46e:	332a      	adds	r3, #42	; 0x2a
 800e470:	4618      	mov	r0, r3
 800e472:	f7fe f873 	bl	800c55c <ld_word>
 800e476:	4603      	mov	r3, r0
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d001      	beq.n	800e480 <find_volume+0x330>
 800e47c:	230d      	movs	r3, #13
 800e47e:	e0a8      	b.n	800e5d2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e482:	891b      	ldrh	r3, [r3, #8]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d001      	beq.n	800e48c <find_volume+0x33c>
 800e488:	230d      	movs	r3, #13
 800e48a:	e0a2      	b.n	800e5d2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e48c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e48e:	3334      	adds	r3, #52	; 0x34
 800e490:	332c      	adds	r3, #44	; 0x2c
 800e492:	4618      	mov	r0, r3
 800e494:	f7fe f87a 	bl	800c58c <ld_dword>
 800e498:	4602      	mov	r2, r0
 800e49a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e49c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e49e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4a0:	699b      	ldr	r3, [r3, #24]
 800e4a2:	009b      	lsls	r3, r3, #2
 800e4a4:	647b      	str	r3, [r7, #68]	; 0x44
 800e4a6:	e01f      	b.n	800e4e8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e4a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4aa:	891b      	ldrh	r3, [r3, #8]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d101      	bne.n	800e4b4 <find_volume+0x364>
 800e4b0:	230d      	movs	r3, #13
 800e4b2:	e08e      	b.n	800e5d2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e4b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e4b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4ba:	441a      	add	r2, r3
 800e4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4be:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e4c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	d103      	bne.n	800e4d0 <find_volume+0x380>
 800e4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4ca:	699b      	ldr	r3, [r3, #24]
 800e4cc:	005b      	lsls	r3, r3, #1
 800e4ce:	e00a      	b.n	800e4e6 <find_volume+0x396>
 800e4d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4d2:	699a      	ldr	r2, [r3, #24]
 800e4d4:	4613      	mov	r3, r2
 800e4d6:	005b      	lsls	r3, r3, #1
 800e4d8:	4413      	add	r3, r2
 800e4da:	085a      	lsrs	r2, r3, #1
 800e4dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4de:	699b      	ldr	r3, [r3, #24]
 800e4e0:	f003 0301 	and.w	r3, r3, #1
 800e4e4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e4e6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e4e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4ea:	69da      	ldr	r2, [r3, #28]
 800e4ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e4ee:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800e4f2:	0a5b      	lsrs	r3, r3, #9
 800e4f4:	429a      	cmp	r2, r3
 800e4f6:	d201      	bcs.n	800e4fc <find_volume+0x3ac>
 800e4f8:	230d      	movs	r3, #13
 800e4fa:	e06a      	b.n	800e5d2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4fe:	f04f 32ff 	mov.w	r2, #4294967295
 800e502:	615a      	str	r2, [r3, #20]
 800e504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e506:	695a      	ldr	r2, [r3, #20]
 800e508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800e50c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50e:	2280      	movs	r2, #128	; 0x80
 800e510:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e512:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e516:	2b03      	cmp	r3, #3
 800e518:	d149      	bne.n	800e5ae <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e51a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e51c:	3334      	adds	r3, #52	; 0x34
 800e51e:	3330      	adds	r3, #48	; 0x30
 800e520:	4618      	mov	r0, r3
 800e522:	f7fe f81b 	bl	800c55c <ld_word>
 800e526:	4603      	mov	r3, r0
 800e528:	2b01      	cmp	r3, #1
 800e52a:	d140      	bne.n	800e5ae <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e52c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e52e:	3301      	adds	r3, #1
 800e530:	4619      	mov	r1, r3
 800e532:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e534:	f7fe fac2 	bl	800cabc <move_window>
 800e538:	4603      	mov	r3, r0
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d137      	bne.n	800e5ae <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e53e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e540:	2200      	movs	r2, #0
 800e542:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e546:	3334      	adds	r3, #52	; 0x34
 800e548:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e54c:	4618      	mov	r0, r3
 800e54e:	f7fe f805 	bl	800c55c <ld_word>
 800e552:	4603      	mov	r3, r0
 800e554:	461a      	mov	r2, r3
 800e556:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e55a:	429a      	cmp	r2, r3
 800e55c:	d127      	bne.n	800e5ae <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e55e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e560:	3334      	adds	r3, #52	; 0x34
 800e562:	4618      	mov	r0, r3
 800e564:	f7fe f812 	bl	800c58c <ld_dword>
 800e568:	4603      	mov	r3, r0
 800e56a:	4a1c      	ldr	r2, [pc, #112]	; (800e5dc <find_volume+0x48c>)
 800e56c:	4293      	cmp	r3, r2
 800e56e:	d11e      	bne.n	800e5ae <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e572:	3334      	adds	r3, #52	; 0x34
 800e574:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e578:	4618      	mov	r0, r3
 800e57a:	f7fe f807 	bl	800c58c <ld_dword>
 800e57e:	4603      	mov	r3, r0
 800e580:	4a17      	ldr	r2, [pc, #92]	; (800e5e0 <find_volume+0x490>)
 800e582:	4293      	cmp	r3, r2
 800e584:	d113      	bne.n	800e5ae <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e588:	3334      	adds	r3, #52	; 0x34
 800e58a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e58e:	4618      	mov	r0, r3
 800e590:	f7fd fffc 	bl	800c58c <ld_dword>
 800e594:	4602      	mov	r2, r0
 800e596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e598:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e59a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e59c:	3334      	adds	r3, #52	; 0x34
 800e59e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7fd fff2 	bl	800c58c <ld_dword>
 800e5a8:	4602      	mov	r2, r0
 800e5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5ac:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e5ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5b0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e5b4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e5b6:	4b0b      	ldr	r3, [pc, #44]	; (800e5e4 <find_volume+0x494>)
 800e5b8:	881b      	ldrh	r3, [r3, #0]
 800e5ba:	3301      	adds	r3, #1
 800e5bc:	b29a      	uxth	r2, r3
 800e5be:	4b09      	ldr	r3, [pc, #36]	; (800e5e4 <find_volume+0x494>)
 800e5c0:	801a      	strh	r2, [r3, #0]
 800e5c2:	4b08      	ldr	r3, [pc, #32]	; (800e5e4 <find_volume+0x494>)
 800e5c4:	881a      	ldrh	r2, [r3, #0]
 800e5c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5c8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e5ca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e5cc:	f7fe fa0e 	bl	800c9ec <clear_lock>
#endif
	return FR_OK;
 800e5d0:	2300      	movs	r3, #0
}
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	3758      	adds	r7, #88	; 0x58
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}
 800e5da:	bf00      	nop
 800e5dc:	41615252 	.word	0x41615252
 800e5e0:	61417272 	.word	0x61417272
 800e5e4:	240017b0 	.word	0x240017b0

0800e5e8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b084      	sub	sp, #16
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	6078      	str	r0, [r7, #4]
 800e5f0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e5f2:	2309      	movs	r3, #9
 800e5f4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d01c      	beq.n	800e636 <validate+0x4e>
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d018      	beq.n	800e636 <validate+0x4e>
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	781b      	ldrb	r3, [r3, #0]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d013      	beq.n	800e636 <validate+0x4e>
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	889a      	ldrh	r2, [r3, #4]
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	88db      	ldrh	r3, [r3, #6]
 800e618:	429a      	cmp	r2, r3
 800e61a:	d10c      	bne.n	800e636 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	785b      	ldrb	r3, [r3, #1]
 800e622:	4618      	mov	r0, r3
 800e624:	f7fd fefc 	bl	800c420 <disk_status>
 800e628:	4603      	mov	r3, r0
 800e62a:	f003 0301 	and.w	r3, r3, #1
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d101      	bne.n	800e636 <validate+0x4e>
			res = FR_OK;
 800e632:	2300      	movs	r3, #0
 800e634:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e636:	7bfb      	ldrb	r3, [r7, #15]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d102      	bne.n	800e642 <validate+0x5a>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	e000      	b.n	800e644 <validate+0x5c>
 800e642:	2300      	movs	r3, #0
 800e644:	683a      	ldr	r2, [r7, #0]
 800e646:	6013      	str	r3, [r2, #0]
	return res;
 800e648:	7bfb      	ldrb	r3, [r7, #15]
}
 800e64a:	4618      	mov	r0, r3
 800e64c:	3710      	adds	r7, #16
 800e64e:	46bd      	mov	sp, r7
 800e650:	bd80      	pop	{r7, pc}
	...

0800e654 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e654:	b580      	push	{r7, lr}
 800e656:	b088      	sub	sp, #32
 800e658:	af00      	add	r7, sp, #0
 800e65a:	60f8      	str	r0, [r7, #12]
 800e65c:	60b9      	str	r1, [r7, #8]
 800e65e:	4613      	mov	r3, r2
 800e660:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e662:	68bb      	ldr	r3, [r7, #8]
 800e664:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e666:	f107 0310 	add.w	r3, r7, #16
 800e66a:	4618      	mov	r0, r3
 800e66c:	f7ff fcd5 	bl	800e01a <get_ldnumber>
 800e670:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e672:	69fb      	ldr	r3, [r7, #28]
 800e674:	2b00      	cmp	r3, #0
 800e676:	da01      	bge.n	800e67c <f_mount+0x28>
 800e678:	230b      	movs	r3, #11
 800e67a:	e02b      	b.n	800e6d4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e67c:	4a17      	ldr	r2, [pc, #92]	; (800e6dc <f_mount+0x88>)
 800e67e:	69fb      	ldr	r3, [r7, #28]
 800e680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e684:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e686:	69bb      	ldr	r3, [r7, #24]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d005      	beq.n	800e698 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e68c:	69b8      	ldr	r0, [r7, #24]
 800e68e:	f7fe f9ad 	bl	800c9ec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e692:	69bb      	ldr	r3, [r7, #24]
 800e694:	2200      	movs	r2, #0
 800e696:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d002      	beq.n	800e6a4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e6a4:	68fa      	ldr	r2, [r7, #12]
 800e6a6:	490d      	ldr	r1, [pc, #52]	; (800e6dc <f_mount+0x88>)
 800e6a8:	69fb      	ldr	r3, [r7, #28]
 800e6aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d002      	beq.n	800e6ba <f_mount+0x66>
 800e6b4:	79fb      	ldrb	r3, [r7, #7]
 800e6b6:	2b01      	cmp	r3, #1
 800e6b8:	d001      	beq.n	800e6be <f_mount+0x6a>
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	e00a      	b.n	800e6d4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e6be:	f107 010c 	add.w	r1, r7, #12
 800e6c2:	f107 0308 	add.w	r3, r7, #8
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	f7ff fd41 	bl	800e150 <find_volume>
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e6d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	3720      	adds	r7, #32
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	bd80      	pop	{r7, pc}
 800e6dc:	240017ac 	.word	0x240017ac

0800e6e0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b09a      	sub	sp, #104	; 0x68
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	60f8      	str	r0, [r7, #12]
 800e6e8:	60b9      	str	r1, [r7, #8]
 800e6ea:	4613      	mov	r3, r2
 800e6ec:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d101      	bne.n	800e6f8 <f_open+0x18>
 800e6f4:	2309      	movs	r3, #9
 800e6f6:	e1bd      	b.n	800ea74 <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e6f8:	79fb      	ldrb	r3, [r7, #7]
 800e6fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e6fe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e700:	79fa      	ldrb	r2, [r7, #7]
 800e702:	f107 0110 	add.w	r1, r7, #16
 800e706:	f107 0308 	add.w	r3, r7, #8
 800e70a:	4618      	mov	r0, r3
 800e70c:	f7ff fd20 	bl	800e150 <find_volume>
 800e710:	4603      	mov	r3, r0
 800e712:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800e716:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	f040 81a1 	bne.w	800ea62 <f_open+0x382>
		dj.obj.fs = fs;
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800e724:	f44f 7000 	mov.w	r0, #512	; 0x200
 800e728:	f000 ff69 	bl	800f5fe <ff_memalloc>
 800e72c:	65b8      	str	r0, [r7, #88]	; 0x58
 800e72e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e730:	2b00      	cmp	r3, #0
 800e732:	d101      	bne.n	800e738 <f_open+0x58>
 800e734:	2311      	movs	r3, #17
 800e736:	e19d      	b.n	800ea74 <f_open+0x394>
 800e738:	693b      	ldr	r3, [r7, #16]
 800e73a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e73c:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800e73e:	68ba      	ldr	r2, [r7, #8]
 800e740:	f107 0314 	add.w	r3, r7, #20
 800e744:	4611      	mov	r1, r2
 800e746:	4618      	mov	r0, r3
 800e748:	f7ff fbf6 	bl	800df38 <follow_path>
 800e74c:	4603      	mov	r3, r0
 800e74e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e752:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e756:	2b00      	cmp	r3, #0
 800e758:	d11a      	bne.n	800e790 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e75a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e75e:	b25b      	sxtb	r3, r3
 800e760:	2b00      	cmp	r3, #0
 800e762:	da03      	bge.n	800e76c <f_open+0x8c>
				res = FR_INVALID_NAME;
 800e764:	2306      	movs	r3, #6
 800e766:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e76a:	e011      	b.n	800e790 <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e76c:	79fb      	ldrb	r3, [r7, #7]
 800e76e:	f023 0301 	bic.w	r3, r3, #1
 800e772:	2b00      	cmp	r3, #0
 800e774:	bf14      	ite	ne
 800e776:	2301      	movne	r3, #1
 800e778:	2300      	moveq	r3, #0
 800e77a:	b2db      	uxtb	r3, r3
 800e77c:	461a      	mov	r2, r3
 800e77e:	f107 0314 	add.w	r3, r7, #20
 800e782:	4611      	mov	r1, r2
 800e784:	4618      	mov	r0, r3
 800e786:	f7fd ffe9 	bl	800c75c <chk_lock>
 800e78a:	4603      	mov	r3, r0
 800e78c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e790:	79fb      	ldrb	r3, [r7, #7]
 800e792:	f003 031c 	and.w	r3, r3, #28
 800e796:	2b00      	cmp	r3, #0
 800e798:	d07f      	beq.n	800e89a <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 800e79a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d017      	beq.n	800e7d2 <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e7a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e7a6:	2b04      	cmp	r3, #4
 800e7a8:	d10e      	bne.n	800e7c8 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e7aa:	f7fe f833 	bl	800c814 <enq_lock>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d006      	beq.n	800e7c2 <f_open+0xe2>
 800e7b4:	f107 0314 	add.w	r3, r7, #20
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	f7ff f90d 	bl	800d9d8 <dir_register>
 800e7be:	4603      	mov	r3, r0
 800e7c0:	e000      	b.n	800e7c4 <f_open+0xe4>
 800e7c2:	2312      	movs	r3, #18
 800e7c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e7c8:	79fb      	ldrb	r3, [r7, #7]
 800e7ca:	f043 0308 	orr.w	r3, r3, #8
 800e7ce:	71fb      	strb	r3, [r7, #7]
 800e7d0:	e010      	b.n	800e7f4 <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e7d2:	7ebb      	ldrb	r3, [r7, #26]
 800e7d4:	f003 0311 	and.w	r3, r3, #17
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d003      	beq.n	800e7e4 <f_open+0x104>
					res = FR_DENIED;
 800e7dc:	2307      	movs	r3, #7
 800e7de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e7e2:	e007      	b.n	800e7f4 <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e7e4:	79fb      	ldrb	r3, [r7, #7]
 800e7e6:	f003 0304 	and.w	r3, r3, #4
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d002      	beq.n	800e7f4 <f_open+0x114>
 800e7ee:	2308      	movs	r3, #8
 800e7f0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e7f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d168      	bne.n	800e8ce <f_open+0x1ee>
 800e7fc:	79fb      	ldrb	r3, [r7, #7]
 800e7fe:	f003 0308 	and.w	r3, r3, #8
 800e802:	2b00      	cmp	r3, #0
 800e804:	d063      	beq.n	800e8ce <f_open+0x1ee>
				dw = GET_FATTIME();
 800e806:	f7fd fbb1 	bl	800bf6c <get_fattime>
 800e80a:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e80c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e80e:	330e      	adds	r3, #14
 800e810:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e812:	4618      	mov	r0, r3
 800e814:	f7fd fef8 	bl	800c608 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e81a:	3316      	adds	r3, #22
 800e81c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e81e:	4618      	mov	r0, r3
 800e820:	f7fd fef2 	bl	800c608 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e826:	330b      	adds	r3, #11
 800e828:	2220      	movs	r2, #32
 800e82a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e82c:	693b      	ldr	r3, [r7, #16]
 800e82e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e830:	4611      	mov	r1, r2
 800e832:	4618      	mov	r0, r3
 800e834:	f7fe fe49 	bl	800d4ca <ld_clust>
 800e838:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e83a:	693b      	ldr	r3, [r7, #16]
 800e83c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e83e:	2200      	movs	r2, #0
 800e840:	4618      	mov	r0, r3
 800e842:	f7fe fe61 	bl	800d508 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e848:	331c      	adds	r3, #28
 800e84a:	2100      	movs	r1, #0
 800e84c:	4618      	mov	r0, r3
 800e84e:	f7fd fedb 	bl	800c608 <st_dword>
					fs->wflag = 1;
 800e852:	693b      	ldr	r3, [r7, #16]
 800e854:	2201      	movs	r2, #1
 800e856:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e858:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d037      	beq.n	800e8ce <f_open+0x1ee>
						dw = fs->winsect;
 800e85e:	693b      	ldr	r3, [r7, #16]
 800e860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e862:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800e864:	f107 0314 	add.w	r3, r7, #20
 800e868:	2200      	movs	r2, #0
 800e86a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7fe fb74 	bl	800cf5a <remove_chain>
 800e872:	4603      	mov	r3, r0
 800e874:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800e878:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d126      	bne.n	800e8ce <f_open+0x1ee>
							res = move_window(fs, dw);
 800e880:	693b      	ldr	r3, [r7, #16]
 800e882:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e884:	4618      	mov	r0, r3
 800e886:	f7fe f919 	bl	800cabc <move_window>
 800e88a:	4603      	mov	r3, r0
 800e88c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e890:	693b      	ldr	r3, [r7, #16]
 800e892:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e894:	3a01      	subs	r2, #1
 800e896:	611a      	str	r2, [r3, #16]
 800e898:	e019      	b.n	800e8ce <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e89a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d115      	bne.n	800e8ce <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e8a2:	7ebb      	ldrb	r3, [r7, #26]
 800e8a4:	f003 0310 	and.w	r3, r3, #16
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d003      	beq.n	800e8b4 <f_open+0x1d4>
					res = FR_NO_FILE;
 800e8ac:	2304      	movs	r3, #4
 800e8ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e8b2:	e00c      	b.n	800e8ce <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e8b4:	79fb      	ldrb	r3, [r7, #7]
 800e8b6:	f003 0302 	and.w	r3, r3, #2
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d007      	beq.n	800e8ce <f_open+0x1ee>
 800e8be:	7ebb      	ldrb	r3, [r7, #26]
 800e8c0:	f003 0301 	and.w	r3, r3, #1
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d002      	beq.n	800e8ce <f_open+0x1ee>
						res = FR_DENIED;
 800e8c8:	2307      	movs	r3, #7
 800e8ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e8ce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d128      	bne.n	800e928 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e8d6:	79fb      	ldrb	r3, [r7, #7]
 800e8d8:	f003 0308 	and.w	r3, r3, #8
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d003      	beq.n	800e8e8 <f_open+0x208>
				mode |= FA_MODIFIED;
 800e8e0:	79fb      	ldrb	r3, [r7, #7]
 800e8e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8e6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e8e8:	693b      	ldr	r3, [r7, #16]
 800e8ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e8f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e8f6:	79fb      	ldrb	r3, [r7, #7]
 800e8f8:	f023 0301 	bic.w	r3, r3, #1
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	bf14      	ite	ne
 800e900:	2301      	movne	r3, #1
 800e902:	2300      	moveq	r3, #0
 800e904:	b2db      	uxtb	r3, r3
 800e906:	461a      	mov	r2, r3
 800e908:	f107 0314 	add.w	r3, r7, #20
 800e90c:	4611      	mov	r1, r2
 800e90e:	4618      	mov	r0, r3
 800e910:	f7fd ffa2 	bl	800c858 <inc_lock>
 800e914:	4602      	mov	r2, r0
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	691b      	ldr	r3, [r3, #16]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d102      	bne.n	800e928 <f_open+0x248>
 800e922:	2302      	movs	r3, #2
 800e924:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e928:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	f040 8095 	bne.w	800ea5c <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e932:	693b      	ldr	r3, [r7, #16]
 800e934:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e936:	4611      	mov	r1, r2
 800e938:	4618      	mov	r0, r3
 800e93a:	f7fe fdc6 	bl	800d4ca <ld_clust>
 800e93e:	4602      	mov	r2, r0
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e946:	331c      	adds	r3, #28
 800e948:	4618      	mov	r0, r3
 800e94a:	f7fd fe1f 	bl	800c58c <ld_dword>
 800e94e:	4602      	mov	r2, r0
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	2200      	movs	r2, #0
 800e958:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e95a:	693a      	ldr	r2, [r7, #16]
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e960:	693b      	ldr	r3, [r7, #16]
 800e962:	88da      	ldrh	r2, [r3, #6]
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	79fa      	ldrb	r2, [r7, #7]
 800e96c:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	2200      	movs	r2, #0
 800e972:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	2200      	movs	r2, #0
 800e978:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	2200      	movs	r2, #0
 800e97e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	3330      	adds	r3, #48	; 0x30
 800e984:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e988:	2100      	movs	r1, #0
 800e98a:	4618      	mov	r0, r3
 800e98c:	f7fd fe89 	bl	800c6a2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e990:	79fb      	ldrb	r3, [r7, #7]
 800e992:	f003 0320 	and.w	r3, r3, #32
 800e996:	2b00      	cmp	r3, #0
 800e998:	d060      	beq.n	800ea5c <f_open+0x37c>
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	68db      	ldr	r3, [r3, #12]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d05c      	beq.n	800ea5c <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	68da      	ldr	r2, [r3, #12]
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e9aa:	693b      	ldr	r3, [r7, #16]
 800e9ac:	895b      	ldrh	r3, [r3, #10]
 800e9ae:	025b      	lsls	r3, r3, #9
 800e9b0:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	689b      	ldr	r3, [r3, #8]
 800e9b6:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	68db      	ldr	r3, [r3, #12]
 800e9bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e9be:	e016      	b.n	800e9ee <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f7fe f934 	bl	800cc32 <get_fat>
 800e9ca:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e9cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e9ce:	2b01      	cmp	r3, #1
 800e9d0:	d802      	bhi.n	800e9d8 <f_open+0x2f8>
 800e9d2:	2302      	movs	r3, #2
 800e9d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e9d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e9da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9de:	d102      	bne.n	800e9e6 <f_open+0x306>
 800e9e0:	2301      	movs	r3, #1
 800e9e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e9e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e9e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e9ea:	1ad3      	subs	r3, r2, r3
 800e9ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e9ee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d103      	bne.n	800e9fe <f_open+0x31e>
 800e9f6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e9f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e9fa:	429a      	cmp	r2, r3
 800e9fc:	d8e0      	bhi.n	800e9c0 <f_open+0x2e0>
				}
				fp->clust = clst;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ea02:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ea04:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d127      	bne.n	800ea5c <f_open+0x37c>
 800ea0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ea0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d022      	beq.n	800ea5c <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ea16:	693b      	ldr	r3, [r7, #16]
 800ea18:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f7fe f8ea 	bl	800cbf4 <clust2sect>
 800ea20:	64b8      	str	r0, [r7, #72]	; 0x48
 800ea22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d103      	bne.n	800ea30 <f_open+0x350>
						res = FR_INT_ERR;
 800ea28:	2302      	movs	r3, #2
 800ea2a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ea2e:	e015      	b.n	800ea5c <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ea30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ea32:	0a5a      	lsrs	r2, r3, #9
 800ea34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ea36:	441a      	add	r2, r3
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ea3c:	693b      	ldr	r3, [r7, #16]
 800ea3e:	7858      	ldrb	r0, [r3, #1]
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	6a1a      	ldr	r2, [r3, #32]
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	f7fd fd28 	bl	800c4a0 <disk_read>
 800ea50:	4603      	mov	r3, r0
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d002      	beq.n	800ea5c <f_open+0x37c>
 800ea56:	2301      	movs	r3, #1
 800ea58:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800ea5c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ea5e:	f000 fdda 	bl	800f616 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ea62:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d002      	beq.n	800ea70 <f_open+0x390>
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ea70:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800ea74:	4618      	mov	r0, r3
 800ea76:	3768      	adds	r7, #104	; 0x68
 800ea78:	46bd      	mov	sp, r7
 800ea7a:	bd80      	pop	{r7, pc}

0800ea7c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b08e      	sub	sp, #56	; 0x38
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	60f8      	str	r0, [r7, #12]
 800ea84:	60b9      	str	r1, [r7, #8]
 800ea86:	607a      	str	r2, [r7, #4]
 800ea88:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ea8a:	68bb      	ldr	r3, [r7, #8]
 800ea8c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	2200      	movs	r2, #0
 800ea92:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	f107 0214 	add.w	r2, r7, #20
 800ea9a:	4611      	mov	r1, r2
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	f7ff fda3 	bl	800e5e8 <validate>
 800eaa2:	4603      	mov	r3, r0
 800eaa4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800eaa8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d107      	bne.n	800eac0 <f_read+0x44>
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	7d5b      	ldrb	r3, [r3, #21]
 800eab4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800eab8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d002      	beq.n	800eac6 <f_read+0x4a>
 800eac0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800eac4:	e115      	b.n	800ecf2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	7d1b      	ldrb	r3, [r3, #20]
 800eaca:	f003 0301 	and.w	r3, r3, #1
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d101      	bne.n	800ead6 <f_read+0x5a>
 800ead2:	2307      	movs	r3, #7
 800ead4:	e10d      	b.n	800ecf2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	68da      	ldr	r2, [r3, #12]
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	699b      	ldr	r3, [r3, #24]
 800eade:	1ad3      	subs	r3, r2, r3
 800eae0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800eae2:	687a      	ldr	r2, [r7, #4]
 800eae4:	6a3b      	ldr	r3, [r7, #32]
 800eae6:	429a      	cmp	r2, r3
 800eae8:	f240 80fe 	bls.w	800ece8 <f_read+0x26c>
 800eaec:	6a3b      	ldr	r3, [r7, #32]
 800eaee:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800eaf0:	e0fa      	b.n	800ece8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	699b      	ldr	r3, [r3, #24]
 800eaf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	f040 80c6 	bne.w	800ec8c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	699b      	ldr	r3, [r3, #24]
 800eb04:	0a5b      	lsrs	r3, r3, #9
 800eb06:	697a      	ldr	r2, [r7, #20]
 800eb08:	8952      	ldrh	r2, [r2, #10]
 800eb0a:	3a01      	subs	r2, #1
 800eb0c:	4013      	ands	r3, r2
 800eb0e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800eb10:	69fb      	ldr	r3, [r7, #28]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d12f      	bne.n	800eb76 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	699b      	ldr	r3, [r3, #24]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d103      	bne.n	800eb26 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	689b      	ldr	r3, [r3, #8]
 800eb22:	633b      	str	r3, [r7, #48]	; 0x30
 800eb24:	e013      	b.n	800eb4e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d007      	beq.n	800eb3e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	699b      	ldr	r3, [r3, #24]
 800eb32:	4619      	mov	r1, r3
 800eb34:	68f8      	ldr	r0, [r7, #12]
 800eb36:	f7fe fb0d 	bl	800d154 <clmt_clust>
 800eb3a:	6338      	str	r0, [r7, #48]	; 0x30
 800eb3c:	e007      	b.n	800eb4e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800eb3e:	68fa      	ldr	r2, [r7, #12]
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	69db      	ldr	r3, [r3, #28]
 800eb44:	4619      	mov	r1, r3
 800eb46:	4610      	mov	r0, r2
 800eb48:	f7fe f873 	bl	800cc32 <get_fat>
 800eb4c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800eb4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb50:	2b01      	cmp	r3, #1
 800eb52:	d804      	bhi.n	800eb5e <f_read+0xe2>
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	2202      	movs	r2, #2
 800eb58:	755a      	strb	r2, [r3, #21]
 800eb5a:	2302      	movs	r3, #2
 800eb5c:	e0c9      	b.n	800ecf2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb64:	d104      	bne.n	800eb70 <f_read+0xf4>
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	2201      	movs	r2, #1
 800eb6a:	755a      	strb	r2, [r3, #21]
 800eb6c:	2301      	movs	r3, #1
 800eb6e:	e0c0      	b.n	800ecf2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb74:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800eb76:	697a      	ldr	r2, [r7, #20]
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	69db      	ldr	r3, [r3, #28]
 800eb7c:	4619      	mov	r1, r3
 800eb7e:	4610      	mov	r0, r2
 800eb80:	f7fe f838 	bl	800cbf4 <clust2sect>
 800eb84:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800eb86:	69bb      	ldr	r3, [r7, #24]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d104      	bne.n	800eb96 <f_read+0x11a>
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2202      	movs	r2, #2
 800eb90:	755a      	strb	r2, [r3, #21]
 800eb92:	2302      	movs	r3, #2
 800eb94:	e0ad      	b.n	800ecf2 <f_read+0x276>
			sect += csect;
 800eb96:	69ba      	ldr	r2, [r7, #24]
 800eb98:	69fb      	ldr	r3, [r7, #28]
 800eb9a:	4413      	add	r3, r2
 800eb9c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	0a5b      	lsrs	r3, r3, #9
 800eba2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800eba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d039      	beq.n	800ec1e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ebaa:	69fa      	ldr	r2, [r7, #28]
 800ebac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebae:	4413      	add	r3, r2
 800ebb0:	697a      	ldr	r2, [r7, #20]
 800ebb2:	8952      	ldrh	r2, [r2, #10]
 800ebb4:	4293      	cmp	r3, r2
 800ebb6:	d905      	bls.n	800ebc4 <f_read+0x148>
					cc = fs->csize - csect;
 800ebb8:	697b      	ldr	r3, [r7, #20]
 800ebba:	895b      	ldrh	r3, [r3, #10]
 800ebbc:	461a      	mov	r2, r3
 800ebbe:	69fb      	ldr	r3, [r7, #28]
 800ebc0:	1ad3      	subs	r3, r2, r3
 800ebc2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ebc4:	697b      	ldr	r3, [r7, #20]
 800ebc6:	7858      	ldrb	r0, [r3, #1]
 800ebc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebca:	69ba      	ldr	r2, [r7, #24]
 800ebcc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ebce:	f7fd fc67 	bl	800c4a0 <disk_read>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d004      	beq.n	800ebe2 <f_read+0x166>
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	2201      	movs	r2, #1
 800ebdc:	755a      	strb	r2, [r3, #21]
 800ebde:	2301      	movs	r3, #1
 800ebe0:	e087      	b.n	800ecf2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	7d1b      	ldrb	r3, [r3, #20]
 800ebe6:	b25b      	sxtb	r3, r3
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	da14      	bge.n	800ec16 <f_read+0x19a>
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	6a1a      	ldr	r2, [r3, #32]
 800ebf0:	69bb      	ldr	r3, [r7, #24]
 800ebf2:	1ad3      	subs	r3, r2, r3
 800ebf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ebf6:	429a      	cmp	r2, r3
 800ebf8:	d90d      	bls.n	800ec16 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	6a1a      	ldr	r2, [r3, #32]
 800ebfe:	69bb      	ldr	r3, [r7, #24]
 800ec00:	1ad3      	subs	r3, r2, r3
 800ec02:	025b      	lsls	r3, r3, #9
 800ec04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec06:	18d0      	adds	r0, r2, r3
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	3330      	adds	r3, #48	; 0x30
 800ec0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ec10:	4619      	mov	r1, r3
 800ec12:	f7fd fd25 	bl	800c660 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ec16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec18:	025b      	lsls	r3, r3, #9
 800ec1a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800ec1c:	e050      	b.n	800ecc0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	6a1b      	ldr	r3, [r3, #32]
 800ec22:	69ba      	ldr	r2, [r7, #24]
 800ec24:	429a      	cmp	r2, r3
 800ec26:	d02e      	beq.n	800ec86 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	7d1b      	ldrb	r3, [r3, #20]
 800ec2c:	b25b      	sxtb	r3, r3
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	da18      	bge.n	800ec64 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	7858      	ldrb	r0, [r3, #1]
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	6a1a      	ldr	r2, [r3, #32]
 800ec40:	2301      	movs	r3, #1
 800ec42:	f7fd fc4d 	bl	800c4e0 <disk_write>
 800ec46:	4603      	mov	r3, r0
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d004      	beq.n	800ec56 <f_read+0x1da>
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	2201      	movs	r2, #1
 800ec50:	755a      	strb	r2, [r3, #21]
 800ec52:	2301      	movs	r3, #1
 800ec54:	e04d      	b.n	800ecf2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	7d1b      	ldrb	r3, [r3, #20]
 800ec5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec5e:	b2da      	uxtb	r2, r3
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ec64:	697b      	ldr	r3, [r7, #20]
 800ec66:	7858      	ldrb	r0, [r3, #1]
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec6e:	2301      	movs	r3, #1
 800ec70:	69ba      	ldr	r2, [r7, #24]
 800ec72:	f7fd fc15 	bl	800c4a0 <disk_read>
 800ec76:	4603      	mov	r3, r0
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d004      	beq.n	800ec86 <f_read+0x20a>
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2201      	movs	r2, #1
 800ec80:	755a      	strb	r2, [r3, #21]
 800ec82:	2301      	movs	r3, #1
 800ec84:	e035      	b.n	800ecf2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	69ba      	ldr	r2, [r7, #24]
 800ec8a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	699b      	ldr	r3, [r3, #24]
 800ec90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec94:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ec98:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ec9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	429a      	cmp	r2, r3
 800eca0:	d901      	bls.n	800eca6 <f_read+0x22a>
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	699b      	ldr	r3, [r3, #24]
 800ecb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecb4:	4413      	add	r3, r2
 800ecb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ecb8:	4619      	mov	r1, r3
 800ecba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ecbc:	f7fd fcd0 	bl	800c660 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ecc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ecc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecc4:	4413      	add	r3, r2
 800ecc6:	627b      	str	r3, [r7, #36]	; 0x24
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	699a      	ldr	r2, [r3, #24]
 800eccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecce:	441a      	add	r2, r3
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	619a      	str	r2, [r3, #24]
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	681a      	ldr	r2, [r3, #0]
 800ecd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecda:	441a      	add	r2, r3
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	601a      	str	r2, [r3, #0]
 800ece0:	687a      	ldr	r2, [r7, #4]
 800ece2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ece4:	1ad3      	subs	r3, r2, r3
 800ece6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	f47f af01 	bne.w	800eaf2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ecf0:	2300      	movs	r3, #0
}
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	3738      	adds	r7, #56	; 0x38
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	bd80      	pop	{r7, pc}

0800ecfa <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ecfa:	b580      	push	{r7, lr}
 800ecfc:	b08c      	sub	sp, #48	; 0x30
 800ecfe:	af00      	add	r7, sp, #0
 800ed00:	60f8      	str	r0, [r7, #12]
 800ed02:	60b9      	str	r1, [r7, #8]
 800ed04:	607a      	str	r2, [r7, #4]
 800ed06:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ed08:	68bb      	ldr	r3, [r7, #8]
 800ed0a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ed0c:	683b      	ldr	r3, [r7, #0]
 800ed0e:	2200      	movs	r2, #0
 800ed10:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	f107 0210 	add.w	r2, r7, #16
 800ed18:	4611      	mov	r1, r2
 800ed1a:	4618      	mov	r0, r3
 800ed1c:	f7ff fc64 	bl	800e5e8 <validate>
 800ed20:	4603      	mov	r3, r0
 800ed22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ed26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d107      	bne.n	800ed3e <f_write+0x44>
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	7d5b      	ldrb	r3, [r3, #21]
 800ed32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ed36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d002      	beq.n	800ed44 <f_write+0x4a>
 800ed3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ed42:	e14b      	b.n	800efdc <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	7d1b      	ldrb	r3, [r3, #20]
 800ed48:	f003 0302 	and.w	r3, r3, #2
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d101      	bne.n	800ed54 <f_write+0x5a>
 800ed50:	2307      	movs	r3, #7
 800ed52:	e143      	b.n	800efdc <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	699a      	ldr	r2, [r3, #24]
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	441a      	add	r2, r3
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	699b      	ldr	r3, [r3, #24]
 800ed60:	429a      	cmp	r2, r3
 800ed62:	f080 812d 	bcs.w	800efc0 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	699b      	ldr	r3, [r3, #24]
 800ed6a:	43db      	mvns	r3, r3
 800ed6c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ed6e:	e127      	b.n	800efc0 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	699b      	ldr	r3, [r3, #24]
 800ed74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	f040 80e3 	bne.w	800ef44 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	699b      	ldr	r3, [r3, #24]
 800ed82:	0a5b      	lsrs	r3, r3, #9
 800ed84:	693a      	ldr	r2, [r7, #16]
 800ed86:	8952      	ldrh	r2, [r2, #10]
 800ed88:	3a01      	subs	r2, #1
 800ed8a:	4013      	ands	r3, r2
 800ed8c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ed8e:	69bb      	ldr	r3, [r7, #24]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d143      	bne.n	800ee1c <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	699b      	ldr	r3, [r3, #24]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d10c      	bne.n	800edb6 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	689b      	ldr	r3, [r3, #8]
 800eda0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800eda2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d11a      	bne.n	800edde <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2100      	movs	r1, #0
 800edac:	4618      	mov	r0, r3
 800edae:	f7fe f939 	bl	800d024 <create_chain>
 800edb2:	62b8      	str	r0, [r7, #40]	; 0x28
 800edb4:	e013      	b.n	800edde <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d007      	beq.n	800edce <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	699b      	ldr	r3, [r3, #24]
 800edc2:	4619      	mov	r1, r3
 800edc4:	68f8      	ldr	r0, [r7, #12]
 800edc6:	f7fe f9c5 	bl	800d154 <clmt_clust>
 800edca:	62b8      	str	r0, [r7, #40]	; 0x28
 800edcc:	e007      	b.n	800edde <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800edce:	68fa      	ldr	r2, [r7, #12]
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	69db      	ldr	r3, [r3, #28]
 800edd4:	4619      	mov	r1, r3
 800edd6:	4610      	mov	r0, r2
 800edd8:	f7fe f924 	bl	800d024 <create_chain>
 800eddc:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800edde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	f000 80f2 	beq.w	800efca <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ede6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ede8:	2b01      	cmp	r3, #1
 800edea:	d104      	bne.n	800edf6 <f_write+0xfc>
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	2202      	movs	r2, #2
 800edf0:	755a      	strb	r2, [r3, #21]
 800edf2:	2302      	movs	r3, #2
 800edf4:	e0f2      	b.n	800efdc <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800edf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edfc:	d104      	bne.n	800ee08 <f_write+0x10e>
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	2201      	movs	r2, #1
 800ee02:	755a      	strb	r2, [r3, #21]
 800ee04:	2301      	movs	r3, #1
 800ee06:	e0e9      	b.n	800efdc <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ee0c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	689b      	ldr	r3, [r3, #8]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d102      	bne.n	800ee1c <f_write+0x122>
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ee1a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	7d1b      	ldrb	r3, [r3, #20]
 800ee20:	b25b      	sxtb	r3, r3
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	da18      	bge.n	800ee58 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ee26:	693b      	ldr	r3, [r7, #16]
 800ee28:	7858      	ldrb	r0, [r3, #1]
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	6a1a      	ldr	r2, [r3, #32]
 800ee34:	2301      	movs	r3, #1
 800ee36:	f7fd fb53 	bl	800c4e0 <disk_write>
 800ee3a:	4603      	mov	r3, r0
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d004      	beq.n	800ee4a <f_write+0x150>
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	2201      	movs	r2, #1
 800ee44:	755a      	strb	r2, [r3, #21]
 800ee46:	2301      	movs	r3, #1
 800ee48:	e0c8      	b.n	800efdc <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	7d1b      	ldrb	r3, [r3, #20]
 800ee4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee52:	b2da      	uxtb	r2, r3
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ee58:	693a      	ldr	r2, [r7, #16]
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	69db      	ldr	r3, [r3, #28]
 800ee5e:	4619      	mov	r1, r3
 800ee60:	4610      	mov	r0, r2
 800ee62:	f7fd fec7 	bl	800cbf4 <clust2sect>
 800ee66:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ee68:	697b      	ldr	r3, [r7, #20]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d104      	bne.n	800ee78 <f_write+0x17e>
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	2202      	movs	r2, #2
 800ee72:	755a      	strb	r2, [r3, #21]
 800ee74:	2302      	movs	r3, #2
 800ee76:	e0b1      	b.n	800efdc <f_write+0x2e2>
			sect += csect;
 800ee78:	697a      	ldr	r2, [r7, #20]
 800ee7a:	69bb      	ldr	r3, [r7, #24]
 800ee7c:	4413      	add	r3, r2
 800ee7e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	0a5b      	lsrs	r3, r3, #9
 800ee84:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ee86:	6a3b      	ldr	r3, [r7, #32]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d03c      	beq.n	800ef06 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ee8c:	69ba      	ldr	r2, [r7, #24]
 800ee8e:	6a3b      	ldr	r3, [r7, #32]
 800ee90:	4413      	add	r3, r2
 800ee92:	693a      	ldr	r2, [r7, #16]
 800ee94:	8952      	ldrh	r2, [r2, #10]
 800ee96:	4293      	cmp	r3, r2
 800ee98:	d905      	bls.n	800eea6 <f_write+0x1ac>
					cc = fs->csize - csect;
 800ee9a:	693b      	ldr	r3, [r7, #16]
 800ee9c:	895b      	ldrh	r3, [r3, #10]
 800ee9e:	461a      	mov	r2, r3
 800eea0:	69bb      	ldr	r3, [r7, #24]
 800eea2:	1ad3      	subs	r3, r2, r3
 800eea4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eea6:	693b      	ldr	r3, [r7, #16]
 800eea8:	7858      	ldrb	r0, [r3, #1]
 800eeaa:	6a3b      	ldr	r3, [r7, #32]
 800eeac:	697a      	ldr	r2, [r7, #20]
 800eeae:	69f9      	ldr	r1, [r7, #28]
 800eeb0:	f7fd fb16 	bl	800c4e0 <disk_write>
 800eeb4:	4603      	mov	r3, r0
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d004      	beq.n	800eec4 <f_write+0x1ca>
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	2201      	movs	r2, #1
 800eebe:	755a      	strb	r2, [r3, #21]
 800eec0:	2301      	movs	r3, #1
 800eec2:	e08b      	b.n	800efdc <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	6a1a      	ldr	r2, [r3, #32]
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	1ad3      	subs	r3, r2, r3
 800eecc:	6a3a      	ldr	r2, [r7, #32]
 800eece:	429a      	cmp	r2, r3
 800eed0:	d915      	bls.n	800eefe <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	6a1a      	ldr	r2, [r3, #32]
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	1ad3      	subs	r3, r2, r3
 800eee0:	025b      	lsls	r3, r3, #9
 800eee2:	69fa      	ldr	r2, [r7, #28]
 800eee4:	4413      	add	r3, r2
 800eee6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800eeea:	4619      	mov	r1, r3
 800eeec:	f7fd fbb8 	bl	800c660 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	7d1b      	ldrb	r3, [r3, #20]
 800eef4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eef8:	b2da      	uxtb	r2, r3
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800eefe:	6a3b      	ldr	r3, [r7, #32]
 800ef00:	025b      	lsls	r3, r3, #9
 800ef02:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800ef04:	e03f      	b.n	800ef86 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	6a1b      	ldr	r3, [r3, #32]
 800ef0a:	697a      	ldr	r2, [r7, #20]
 800ef0c:	429a      	cmp	r2, r3
 800ef0e:	d016      	beq.n	800ef3e <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	699a      	ldr	r2, [r3, #24]
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ef18:	429a      	cmp	r2, r3
 800ef1a:	d210      	bcs.n	800ef3e <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ef1c:	693b      	ldr	r3, [r7, #16]
 800ef1e:	7858      	ldrb	r0, [r3, #1]
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ef26:	2301      	movs	r3, #1
 800ef28:	697a      	ldr	r2, [r7, #20]
 800ef2a:	f7fd fab9 	bl	800c4a0 <disk_read>
 800ef2e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d004      	beq.n	800ef3e <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	2201      	movs	r2, #1
 800ef38:	755a      	strb	r2, [r3, #21]
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	e04e      	b.n	800efdc <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	697a      	ldr	r2, [r7, #20]
 800ef42:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	699b      	ldr	r3, [r3, #24]
 800ef48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef4c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ef50:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ef52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	d901      	bls.n	800ef5e <f_write+0x264>
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	699b      	ldr	r3, [r3, #24]
 800ef68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef6c:	4413      	add	r3, r2
 800ef6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef70:	69f9      	ldr	r1, [r7, #28]
 800ef72:	4618      	mov	r0, r3
 800ef74:	f7fd fb74 	bl	800c660 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	7d1b      	ldrb	r3, [r3, #20]
 800ef7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ef80:	b2da      	uxtb	r2, r3
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ef86:	69fa      	ldr	r2, [r7, #28]
 800ef88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef8a:	4413      	add	r3, r2
 800ef8c:	61fb      	str	r3, [r7, #28]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	699a      	ldr	r2, [r3, #24]
 800ef92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef94:	441a      	add	r2, r3
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	619a      	str	r2, [r3, #24]
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	68da      	ldr	r2, [r3, #12]
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	699b      	ldr	r3, [r3, #24]
 800efa2:	429a      	cmp	r2, r3
 800efa4:	bf38      	it	cc
 800efa6:	461a      	movcc	r2, r3
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	60da      	str	r2, [r3, #12]
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	681a      	ldr	r2, [r3, #0]
 800efb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efb2:	441a      	add	r2, r3
 800efb4:	683b      	ldr	r3, [r7, #0]
 800efb6:	601a      	str	r2, [r3, #0]
 800efb8:	687a      	ldr	r2, [r7, #4]
 800efba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efbc:	1ad3      	subs	r3, r2, r3
 800efbe:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	f47f aed4 	bne.w	800ed70 <f_write+0x76>
 800efc8:	e000      	b.n	800efcc <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800efca:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	7d1b      	ldrb	r3, [r3, #20]
 800efd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efd4:	b2da      	uxtb	r2, r3
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800efda:	2300      	movs	r3, #0
}
 800efdc:	4618      	mov	r0, r3
 800efde:	3730      	adds	r7, #48	; 0x30
 800efe0:	46bd      	mov	sp, r7
 800efe2:	bd80      	pop	{r7, pc}

0800efe4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b086      	sub	sp, #24
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f107 0208 	add.w	r2, r7, #8
 800eff2:	4611      	mov	r1, r2
 800eff4:	4618      	mov	r0, r3
 800eff6:	f7ff faf7 	bl	800e5e8 <validate>
 800effa:	4603      	mov	r3, r0
 800effc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800effe:	7dfb      	ldrb	r3, [r7, #23]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d168      	bne.n	800f0d6 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	7d1b      	ldrb	r3, [r3, #20]
 800f008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d062      	beq.n	800f0d6 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	7d1b      	ldrb	r3, [r3, #20]
 800f014:	b25b      	sxtb	r3, r3
 800f016:	2b00      	cmp	r3, #0
 800f018:	da15      	bge.n	800f046 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f01a:	68bb      	ldr	r3, [r7, #8]
 800f01c:	7858      	ldrb	r0, [r3, #1]
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6a1a      	ldr	r2, [r3, #32]
 800f028:	2301      	movs	r3, #1
 800f02a:	f7fd fa59 	bl	800c4e0 <disk_write>
 800f02e:	4603      	mov	r3, r0
 800f030:	2b00      	cmp	r3, #0
 800f032:	d001      	beq.n	800f038 <f_sync+0x54>
 800f034:	2301      	movs	r3, #1
 800f036:	e04f      	b.n	800f0d8 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	7d1b      	ldrb	r3, [r3, #20]
 800f03c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f040:	b2da      	uxtb	r2, r3
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f046:	f7fc ff91 	bl	800bf6c <get_fattime>
 800f04a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f04c:	68ba      	ldr	r2, [r7, #8]
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f052:	4619      	mov	r1, r3
 800f054:	4610      	mov	r0, r2
 800f056:	f7fd fd31 	bl	800cabc <move_window>
 800f05a:	4603      	mov	r3, r0
 800f05c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f05e:	7dfb      	ldrb	r3, [r7, #23]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d138      	bne.n	800f0d6 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f068:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	330b      	adds	r3, #11
 800f06e:	781a      	ldrb	r2, [r3, #0]
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	330b      	adds	r3, #11
 800f074:	f042 0220 	orr.w	r2, r2, #32
 800f078:	b2d2      	uxtb	r2, r2
 800f07a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	6818      	ldr	r0, [r3, #0]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	689b      	ldr	r3, [r3, #8]
 800f084:	461a      	mov	r2, r3
 800f086:	68f9      	ldr	r1, [r7, #12]
 800f088:	f7fe fa3e 	bl	800d508 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	f103 021c 	add.w	r2, r3, #28
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	68db      	ldr	r3, [r3, #12]
 800f096:	4619      	mov	r1, r3
 800f098:	4610      	mov	r0, r2
 800f09a:	f7fd fab5 	bl	800c608 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	3316      	adds	r3, #22
 800f0a2:	6939      	ldr	r1, [r7, #16]
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	f7fd faaf 	bl	800c608 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	3312      	adds	r3, #18
 800f0ae:	2100      	movs	r1, #0
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7fd fa8e 	bl	800c5d2 <st_word>
					fs->wflag = 1;
 800f0b6:	68bb      	ldr	r3, [r7, #8]
 800f0b8:	2201      	movs	r2, #1
 800f0ba:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f0bc:	68bb      	ldr	r3, [r7, #8]
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f7fd fd2a 	bl	800cb18 <sync_fs>
 800f0c4:	4603      	mov	r3, r0
 800f0c6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	7d1b      	ldrb	r3, [r3, #20]
 800f0cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f0d0:	b2da      	uxtb	r2, r3
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f0d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3718      	adds	r7, #24
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}

0800f0e0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b084      	sub	sp, #16
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f0e8:	6878      	ldr	r0, [r7, #4]
 800f0ea:	f7ff ff7b 	bl	800efe4 <f_sync>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f0f2:	7bfb      	ldrb	r3, [r7, #15]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d118      	bne.n	800f12a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	f107 0208 	add.w	r2, r7, #8
 800f0fe:	4611      	mov	r1, r2
 800f100:	4618      	mov	r0, r3
 800f102:	f7ff fa71 	bl	800e5e8 <validate>
 800f106:	4603      	mov	r3, r0
 800f108:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f10a:	7bfb      	ldrb	r3, [r7, #15]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d10c      	bne.n	800f12a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	691b      	ldr	r3, [r3, #16]
 800f114:	4618      	mov	r0, r3
 800f116:	f7fd fc2d 	bl	800c974 <dec_lock>
 800f11a:	4603      	mov	r3, r0
 800f11c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f11e:	7bfb      	ldrb	r3, [r7, #15]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d102      	bne.n	800f12a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2200      	movs	r2, #0
 800f128:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800f12a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	3710      	adds	r7, #16
 800f130:	46bd      	mov	sp, r7
 800f132:	bd80      	pop	{r7, pc}

0800f134 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b090      	sub	sp, #64	; 0x40
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
 800f13c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	f107 0208 	add.w	r2, r7, #8
 800f144:	4611      	mov	r1, r2
 800f146:	4618      	mov	r0, r3
 800f148:	f7ff fa4e 	bl	800e5e8 <validate>
 800f14c:	4603      	mov	r3, r0
 800f14e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f152:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f156:	2b00      	cmp	r3, #0
 800f158:	d103      	bne.n	800f162 <f_lseek+0x2e>
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	7d5b      	ldrb	r3, [r3, #21]
 800f15e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f162:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f166:	2b00      	cmp	r3, #0
 800f168:	d002      	beq.n	800f170 <f_lseek+0x3c>
 800f16a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f16e:	e1e6      	b.n	800f53e <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f174:	2b00      	cmp	r3, #0
 800f176:	f000 80d1 	beq.w	800f31c <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f17a:	683b      	ldr	r3, [r7, #0]
 800f17c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f180:	d15a      	bne.n	800f238 <f_lseek+0x104>
			tbl = fp->cltbl;
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f186:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f18a:	1d1a      	adds	r2, r3, #4
 800f18c:	627a      	str	r2, [r7, #36]	; 0x24
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	617b      	str	r3, [r7, #20]
 800f192:	2302      	movs	r3, #2
 800f194:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	689b      	ldr	r3, [r3, #8]
 800f19a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800f19c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d03a      	beq.n	800f218 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f1a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1a4:	613b      	str	r3, [r7, #16]
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1ac:	3302      	adds	r3, #2
 800f1ae:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800f1b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1b2:	60fb      	str	r3, [r7, #12]
 800f1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f7fd fd37 	bl	800cc32 <get_fat>
 800f1c4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1c8:	2b01      	cmp	r3, #1
 800f1ca:	d804      	bhi.n	800f1d6 <f_lseek+0xa2>
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	2202      	movs	r2, #2
 800f1d0:	755a      	strb	r2, [r3, #21]
 800f1d2:	2302      	movs	r3, #2
 800f1d4:	e1b3      	b.n	800f53e <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f1d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1dc:	d104      	bne.n	800f1e8 <f_lseek+0xb4>
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2201      	movs	r2, #1
 800f1e2:	755a      	strb	r2, [r3, #21]
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	e1aa      	b.n	800f53e <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	3301      	adds	r3, #1
 800f1ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f1ee:	429a      	cmp	r2, r3
 800f1f0:	d0de      	beq.n	800f1b0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f1f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f1f4:	697b      	ldr	r3, [r7, #20]
 800f1f6:	429a      	cmp	r2, r3
 800f1f8:	d809      	bhi.n	800f20e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800f1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1fc:	1d1a      	adds	r2, r3, #4
 800f1fe:	627a      	str	r2, [r7, #36]	; 0x24
 800f200:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f202:	601a      	str	r2, [r3, #0]
 800f204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f206:	1d1a      	adds	r2, r3, #4
 800f208:	627a      	str	r2, [r7, #36]	; 0x24
 800f20a:	693a      	ldr	r2, [r7, #16]
 800f20c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	699b      	ldr	r3, [r3, #24]
 800f212:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f214:	429a      	cmp	r2, r3
 800f216:	d3c4      	bcc.n	800f1a2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f21c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f21e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800f220:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f222:	697b      	ldr	r3, [r7, #20]
 800f224:	429a      	cmp	r2, r3
 800f226:	d803      	bhi.n	800f230 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800f228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f22a:	2200      	movs	r2, #0
 800f22c:	601a      	str	r2, [r3, #0]
 800f22e:	e184      	b.n	800f53a <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f230:	2311      	movs	r3, #17
 800f232:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800f236:	e180      	b.n	800f53a <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	68db      	ldr	r3, [r3, #12]
 800f23c:	683a      	ldr	r2, [r7, #0]
 800f23e:	429a      	cmp	r2, r3
 800f240:	d902      	bls.n	800f248 <f_lseek+0x114>
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	68db      	ldr	r3, [r3, #12]
 800f246:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	683a      	ldr	r2, [r7, #0]
 800f24c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800f24e:	683b      	ldr	r3, [r7, #0]
 800f250:	2b00      	cmp	r3, #0
 800f252:	f000 8172 	beq.w	800f53a <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	3b01      	subs	r3, #1
 800f25a:	4619      	mov	r1, r3
 800f25c:	6878      	ldr	r0, [r7, #4]
 800f25e:	f7fd ff79 	bl	800d154 <clmt_clust>
 800f262:	4602      	mov	r2, r0
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800f268:	68ba      	ldr	r2, [r7, #8]
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	69db      	ldr	r3, [r3, #28]
 800f26e:	4619      	mov	r1, r3
 800f270:	4610      	mov	r0, r2
 800f272:	f7fd fcbf 	bl	800cbf4 <clust2sect>
 800f276:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f278:	69bb      	ldr	r3, [r7, #24]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d104      	bne.n	800f288 <f_lseek+0x154>
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	2202      	movs	r2, #2
 800f282:	755a      	strb	r2, [r3, #21]
 800f284:	2302      	movs	r3, #2
 800f286:	e15a      	b.n	800f53e <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f288:	683b      	ldr	r3, [r7, #0]
 800f28a:	3b01      	subs	r3, #1
 800f28c:	0a5b      	lsrs	r3, r3, #9
 800f28e:	68ba      	ldr	r2, [r7, #8]
 800f290:	8952      	ldrh	r2, [r2, #10]
 800f292:	3a01      	subs	r2, #1
 800f294:	4013      	ands	r3, r2
 800f296:	69ba      	ldr	r2, [r7, #24]
 800f298:	4413      	add	r3, r2
 800f29a:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	699b      	ldr	r3, [r3, #24]
 800f2a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	f000 8148 	beq.w	800f53a <f_lseek+0x406>
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	6a1b      	ldr	r3, [r3, #32]
 800f2ae:	69ba      	ldr	r2, [r7, #24]
 800f2b0:	429a      	cmp	r2, r3
 800f2b2:	f000 8142 	beq.w	800f53a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	7d1b      	ldrb	r3, [r3, #20]
 800f2ba:	b25b      	sxtb	r3, r3
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	da18      	bge.n	800f2f2 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f2c0:	68bb      	ldr	r3, [r7, #8]
 800f2c2:	7858      	ldrb	r0, [r3, #1]
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	6a1a      	ldr	r2, [r3, #32]
 800f2ce:	2301      	movs	r3, #1
 800f2d0:	f7fd f906 	bl	800c4e0 <disk_write>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d004      	beq.n	800f2e4 <f_lseek+0x1b0>
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	2201      	movs	r2, #1
 800f2de:	755a      	strb	r2, [r3, #21]
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	e12c      	b.n	800f53e <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	7d1b      	ldrb	r3, [r3, #20]
 800f2e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f2ec:	b2da      	uxtb	r2, r3
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f2f2:	68bb      	ldr	r3, [r7, #8]
 800f2f4:	7858      	ldrb	r0, [r3, #1]
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	69ba      	ldr	r2, [r7, #24]
 800f300:	f7fd f8ce 	bl	800c4a0 <disk_read>
 800f304:	4603      	mov	r3, r0
 800f306:	2b00      	cmp	r3, #0
 800f308:	d004      	beq.n	800f314 <f_lseek+0x1e0>
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	2201      	movs	r2, #1
 800f30e:	755a      	strb	r2, [r3, #21]
 800f310:	2301      	movs	r3, #1
 800f312:	e114      	b.n	800f53e <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	69ba      	ldr	r2, [r7, #24]
 800f318:	621a      	str	r2, [r3, #32]
 800f31a:	e10e      	b.n	800f53a <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	68db      	ldr	r3, [r3, #12]
 800f320:	683a      	ldr	r2, [r7, #0]
 800f322:	429a      	cmp	r2, r3
 800f324:	d908      	bls.n	800f338 <f_lseek+0x204>
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	7d1b      	ldrb	r3, [r3, #20]
 800f32a:	f003 0302 	and.w	r3, r3, #2
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d102      	bne.n	800f338 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	68db      	ldr	r3, [r3, #12]
 800f336:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	699b      	ldr	r3, [r3, #24]
 800f33c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800f33e:	2300      	movs	r3, #0
 800f340:	637b      	str	r3, [r7, #52]	; 0x34
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f346:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	f000 80a7 	beq.w	800f49e <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f350:	68bb      	ldr	r3, [r7, #8]
 800f352:	895b      	ldrh	r3, [r3, #10]
 800f354:	025b      	lsls	r3, r3, #9
 800f356:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f358:	6a3b      	ldr	r3, [r7, #32]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d01b      	beq.n	800f396 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	1e5a      	subs	r2, r3, #1
 800f362:	69fb      	ldr	r3, [r7, #28]
 800f364:	fbb2 f2f3 	udiv	r2, r2, r3
 800f368:	6a3b      	ldr	r3, [r7, #32]
 800f36a:	1e59      	subs	r1, r3, #1
 800f36c:	69fb      	ldr	r3, [r7, #28]
 800f36e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f372:	429a      	cmp	r2, r3
 800f374:	d30f      	bcc.n	800f396 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f376:	6a3b      	ldr	r3, [r7, #32]
 800f378:	1e5a      	subs	r2, r3, #1
 800f37a:	69fb      	ldr	r3, [r7, #28]
 800f37c:	425b      	negs	r3, r3
 800f37e:	401a      	ands	r2, r3
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	699b      	ldr	r3, [r3, #24]
 800f388:	683a      	ldr	r2, [r7, #0]
 800f38a:	1ad3      	subs	r3, r2, r3
 800f38c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	69db      	ldr	r3, [r3, #28]
 800f392:	63bb      	str	r3, [r7, #56]	; 0x38
 800f394:	e022      	b.n	800f3dc <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	689b      	ldr	r3, [r3, #8]
 800f39a:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d119      	bne.n	800f3d6 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2100      	movs	r1, #0
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7fd fe3c 	bl	800d024 <create_chain>
 800f3ac:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f3ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	d104      	bne.n	800f3be <f_lseek+0x28a>
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	2202      	movs	r2, #2
 800f3b8:	755a      	strb	r2, [r3, #21]
 800f3ba:	2302      	movs	r3, #2
 800f3bc:	e0bf      	b.n	800f53e <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3c4:	d104      	bne.n	800f3d0 <f_lseek+0x29c>
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	2201      	movs	r2, #1
 800f3ca:	755a      	strb	r2, [r3, #21]
 800f3cc:	2301      	movs	r3, #1
 800f3ce:	e0b6      	b.n	800f53e <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f3d4:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f3da:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f3dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d05d      	beq.n	800f49e <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800f3e2:	e03a      	b.n	800f45a <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800f3e4:	683a      	ldr	r2, [r7, #0]
 800f3e6:	69fb      	ldr	r3, [r7, #28]
 800f3e8:	1ad3      	subs	r3, r2, r3
 800f3ea:	603b      	str	r3, [r7, #0]
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	699a      	ldr	r2, [r3, #24]
 800f3f0:	69fb      	ldr	r3, [r7, #28]
 800f3f2:	441a      	add	r2, r3
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	7d1b      	ldrb	r3, [r3, #20]
 800f3fc:	f003 0302 	and.w	r3, r3, #2
 800f400:	2b00      	cmp	r3, #0
 800f402:	d00b      	beq.n	800f41c <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f408:	4618      	mov	r0, r3
 800f40a:	f7fd fe0b 	bl	800d024 <create_chain>
 800f40e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f412:	2b00      	cmp	r3, #0
 800f414:	d108      	bne.n	800f428 <f_lseek+0x2f4>
							ofs = 0; break;
 800f416:	2300      	movs	r3, #0
 800f418:	603b      	str	r3, [r7, #0]
 800f41a:	e022      	b.n	800f462 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f420:	4618      	mov	r0, r3
 800f422:	f7fd fc06 	bl	800cc32 <get_fat>
 800f426:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f42e:	d104      	bne.n	800f43a <f_lseek+0x306>
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	2201      	movs	r2, #1
 800f434:	755a      	strb	r2, [r3, #21]
 800f436:	2301      	movs	r3, #1
 800f438:	e081      	b.n	800f53e <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f43a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f43c:	2b01      	cmp	r3, #1
 800f43e:	d904      	bls.n	800f44a <f_lseek+0x316>
 800f440:	68bb      	ldr	r3, [r7, #8]
 800f442:	699b      	ldr	r3, [r3, #24]
 800f444:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f446:	429a      	cmp	r2, r3
 800f448:	d304      	bcc.n	800f454 <f_lseek+0x320>
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2202      	movs	r2, #2
 800f44e:	755a      	strb	r2, [r3, #21]
 800f450:	2302      	movs	r3, #2
 800f452:	e074      	b.n	800f53e <f_lseek+0x40a>
					fp->clust = clst;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f458:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f45a:	683a      	ldr	r2, [r7, #0]
 800f45c:	69fb      	ldr	r3, [r7, #28]
 800f45e:	429a      	cmp	r2, r3
 800f460:	d8c0      	bhi.n	800f3e4 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	699a      	ldr	r2, [r3, #24]
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	441a      	add	r2, r3
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f474:	2b00      	cmp	r3, #0
 800f476:	d012      	beq.n	800f49e <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f478:	68bb      	ldr	r3, [r7, #8]
 800f47a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f47c:	4618      	mov	r0, r3
 800f47e:	f7fd fbb9 	bl	800cbf4 <clust2sect>
 800f482:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f486:	2b00      	cmp	r3, #0
 800f488:	d104      	bne.n	800f494 <f_lseek+0x360>
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2202      	movs	r2, #2
 800f48e:	755a      	strb	r2, [r3, #21]
 800f490:	2302      	movs	r3, #2
 800f492:	e054      	b.n	800f53e <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800f494:	683b      	ldr	r3, [r7, #0]
 800f496:	0a5b      	lsrs	r3, r3, #9
 800f498:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f49a:	4413      	add	r3, r2
 800f49c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	699a      	ldr	r2, [r3, #24]
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	68db      	ldr	r3, [r3, #12]
 800f4a6:	429a      	cmp	r2, r3
 800f4a8:	d90a      	bls.n	800f4c0 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	699a      	ldr	r2, [r3, #24]
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	7d1b      	ldrb	r3, [r3, #20]
 800f4b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4ba:	b2da      	uxtb	r2, r3
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	699b      	ldr	r3, [r3, #24]
 800f4c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d036      	beq.n	800f53a <f_lseek+0x406>
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	6a1b      	ldr	r3, [r3, #32]
 800f4d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f4d2:	429a      	cmp	r2, r3
 800f4d4:	d031      	beq.n	800f53a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	7d1b      	ldrb	r3, [r3, #20]
 800f4da:	b25b      	sxtb	r3, r3
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	da18      	bge.n	800f512 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	7858      	ldrb	r0, [r3, #1]
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	6a1a      	ldr	r2, [r3, #32]
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	f7fc fff6 	bl	800c4e0 <disk_write>
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d004      	beq.n	800f504 <f_lseek+0x3d0>
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2201      	movs	r2, #1
 800f4fe:	755a      	strb	r2, [r3, #21]
 800f500:	2301      	movs	r3, #1
 800f502:	e01c      	b.n	800f53e <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	7d1b      	ldrb	r3, [r3, #20]
 800f508:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f50c:	b2da      	uxtb	r2, r3
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	7858      	ldrb	r0, [r3, #1]
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f51c:	2301      	movs	r3, #1
 800f51e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f520:	f7fc ffbe 	bl	800c4a0 <disk_read>
 800f524:	4603      	mov	r3, r0
 800f526:	2b00      	cmp	r3, #0
 800f528:	d004      	beq.n	800f534 <f_lseek+0x400>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2201      	movs	r2, #1
 800f52e:	755a      	strb	r2, [r3, #21]
 800f530:	2301      	movs	r3, #1
 800f532:	e004      	b.n	800f53e <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f538:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f53a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800f53e:	4618      	mov	r0, r3
 800f540:	3740      	adds	r7, #64	; 0x40
 800f542:	46bd      	mov	sp, r7
 800f544:	bd80      	pop	{r7, pc}
	...

0800f548 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f548:	b480      	push	{r7}
 800f54a:	b087      	sub	sp, #28
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	60f8      	str	r0, [r7, #12]
 800f550:	60b9      	str	r1, [r7, #8]
 800f552:	4613      	mov	r3, r2
 800f554:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f556:	2301      	movs	r3, #1
 800f558:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f55a:	2300      	movs	r3, #0
 800f55c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f55e:	4b1f      	ldr	r3, [pc, #124]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f560:	7a5b      	ldrb	r3, [r3, #9]
 800f562:	b2db      	uxtb	r3, r3
 800f564:	2b00      	cmp	r3, #0
 800f566:	d131      	bne.n	800f5cc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f568:	4b1c      	ldr	r3, [pc, #112]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f56a:	7a5b      	ldrb	r3, [r3, #9]
 800f56c:	b2db      	uxtb	r3, r3
 800f56e:	461a      	mov	r2, r3
 800f570:	4b1a      	ldr	r3, [pc, #104]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f572:	2100      	movs	r1, #0
 800f574:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f576:	4b19      	ldr	r3, [pc, #100]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f578:	7a5b      	ldrb	r3, [r3, #9]
 800f57a:	b2db      	uxtb	r3, r3
 800f57c:	4a17      	ldr	r2, [pc, #92]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f57e:	009b      	lsls	r3, r3, #2
 800f580:	4413      	add	r3, r2
 800f582:	68fa      	ldr	r2, [r7, #12]
 800f584:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f586:	4b15      	ldr	r3, [pc, #84]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f588:	7a5b      	ldrb	r3, [r3, #9]
 800f58a:	b2db      	uxtb	r3, r3
 800f58c:	461a      	mov	r2, r3
 800f58e:	4b13      	ldr	r3, [pc, #76]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f590:	4413      	add	r3, r2
 800f592:	79fa      	ldrb	r2, [r7, #7]
 800f594:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f596:	4b11      	ldr	r3, [pc, #68]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f598:	7a5b      	ldrb	r3, [r3, #9]
 800f59a:	b2db      	uxtb	r3, r3
 800f59c:	1c5a      	adds	r2, r3, #1
 800f59e:	b2d1      	uxtb	r1, r2
 800f5a0:	4a0e      	ldr	r2, [pc, #56]	; (800f5dc <FATFS_LinkDriverEx+0x94>)
 800f5a2:	7251      	strb	r1, [r2, #9]
 800f5a4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f5a6:	7dbb      	ldrb	r3, [r7, #22]
 800f5a8:	3330      	adds	r3, #48	; 0x30
 800f5aa:	b2da      	uxtb	r2, r3
 800f5ac:	68bb      	ldr	r3, [r7, #8]
 800f5ae:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f5b0:	68bb      	ldr	r3, [r7, #8]
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	223a      	movs	r2, #58	; 0x3a
 800f5b6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f5b8:	68bb      	ldr	r3, [r7, #8]
 800f5ba:	3302      	adds	r3, #2
 800f5bc:	222f      	movs	r2, #47	; 0x2f
 800f5be:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f5c0:	68bb      	ldr	r3, [r7, #8]
 800f5c2:	3303      	adds	r3, #3
 800f5c4:	2200      	movs	r2, #0
 800f5c6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f5cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	371c      	adds	r7, #28
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d8:	4770      	bx	lr
 800f5da:	bf00      	nop
 800f5dc:	240017d4 	.word	0x240017d4

0800f5e0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b082      	sub	sp, #8
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
 800f5e8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	6839      	ldr	r1, [r7, #0]
 800f5ee:	6878      	ldr	r0, [r7, #4]
 800f5f0:	f7ff ffaa 	bl	800f548 <FATFS_LinkDriverEx>
 800f5f4:	4603      	mov	r3, r0
}
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	3708      	adds	r7, #8
 800f5fa:	46bd      	mov	sp, r7
 800f5fc:	bd80      	pop	{r7, pc}

0800f5fe <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800f5fe:	b580      	push	{r7, lr}
 800f600:	b082      	sub	sp, #8
 800f602:	af00      	add	r7, sp, #0
 800f604:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800f606:	6878      	ldr	r0, [r7, #4]
 800f608:	f000 f83a 	bl	800f680 <malloc>
 800f60c:	4603      	mov	r3, r0
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3708      	adds	r7, #8
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}

0800f616 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800f616:	b580      	push	{r7, lr}
 800f618:	b082      	sub	sp, #8
 800f61a:	af00      	add	r7, sp, #0
 800f61c:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800f61e:	6878      	ldr	r0, [r7, #4]
 800f620:	f000 f836 	bl	800f690 <free>
}
 800f624:	bf00      	nop
 800f626:	3708      	adds	r7, #8
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <__errno>:
 800f62c:	4b01      	ldr	r3, [pc, #4]	; (800f634 <__errno+0x8>)
 800f62e:	6818      	ldr	r0, [r3, #0]
 800f630:	4770      	bx	lr
 800f632:	bf00      	nop
 800f634:	24000048 	.word	0x24000048

0800f638 <__libc_init_array>:
 800f638:	b570      	push	{r4, r5, r6, lr}
 800f63a:	4d0d      	ldr	r5, [pc, #52]	; (800f670 <__libc_init_array+0x38>)
 800f63c:	4c0d      	ldr	r4, [pc, #52]	; (800f674 <__libc_init_array+0x3c>)
 800f63e:	1b64      	subs	r4, r4, r5
 800f640:	10a4      	asrs	r4, r4, #2
 800f642:	2600      	movs	r6, #0
 800f644:	42a6      	cmp	r6, r4
 800f646:	d109      	bne.n	800f65c <__libc_init_array+0x24>
 800f648:	4d0b      	ldr	r5, [pc, #44]	; (800f678 <__libc_init_array+0x40>)
 800f64a:	4c0c      	ldr	r4, [pc, #48]	; (800f67c <__libc_init_array+0x44>)
 800f64c:	f000 f92e 	bl	800f8ac <_init>
 800f650:	1b64      	subs	r4, r4, r5
 800f652:	10a4      	asrs	r4, r4, #2
 800f654:	2600      	movs	r6, #0
 800f656:	42a6      	cmp	r6, r4
 800f658:	d105      	bne.n	800f666 <__libc_init_array+0x2e>
 800f65a:	bd70      	pop	{r4, r5, r6, pc}
 800f65c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f660:	4798      	blx	r3
 800f662:	3601      	adds	r6, #1
 800f664:	e7ee      	b.n	800f644 <__libc_init_array+0xc>
 800f666:	f855 3b04 	ldr.w	r3, [r5], #4
 800f66a:	4798      	blx	r3
 800f66c:	3601      	adds	r6, #1
 800f66e:	e7f2      	b.n	800f656 <__libc_init_array+0x1e>
 800f670:	0800fdb4 	.word	0x0800fdb4
 800f674:	0800fdb4 	.word	0x0800fdb4
 800f678:	0800fdb4 	.word	0x0800fdb4
 800f67c:	0800fdb8 	.word	0x0800fdb8

0800f680 <malloc>:
 800f680:	4b02      	ldr	r3, [pc, #8]	; (800f68c <malloc+0xc>)
 800f682:	4601      	mov	r1, r0
 800f684:	6818      	ldr	r0, [r3, #0]
 800f686:	f000 b87f 	b.w	800f788 <_malloc_r>
 800f68a:	bf00      	nop
 800f68c:	24000048 	.word	0x24000048

0800f690 <free>:
 800f690:	4b02      	ldr	r3, [pc, #8]	; (800f69c <free+0xc>)
 800f692:	4601      	mov	r1, r0
 800f694:	6818      	ldr	r0, [r3, #0]
 800f696:	f000 b80b 	b.w	800f6b0 <_free_r>
 800f69a:	bf00      	nop
 800f69c:	24000048 	.word	0x24000048

0800f6a0 <memset>:
 800f6a0:	4402      	add	r2, r0
 800f6a2:	4603      	mov	r3, r0
 800f6a4:	4293      	cmp	r3, r2
 800f6a6:	d100      	bne.n	800f6aa <memset+0xa>
 800f6a8:	4770      	bx	lr
 800f6aa:	f803 1b01 	strb.w	r1, [r3], #1
 800f6ae:	e7f9      	b.n	800f6a4 <memset+0x4>

0800f6b0 <_free_r>:
 800f6b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f6b2:	2900      	cmp	r1, #0
 800f6b4:	d044      	beq.n	800f740 <_free_r+0x90>
 800f6b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6ba:	9001      	str	r0, [sp, #4]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	f1a1 0404 	sub.w	r4, r1, #4
 800f6c2:	bfb8      	it	lt
 800f6c4:	18e4      	addlt	r4, r4, r3
 800f6c6:	f000 f8e3 	bl	800f890 <__malloc_lock>
 800f6ca:	4a1e      	ldr	r2, [pc, #120]	; (800f744 <_free_r+0x94>)
 800f6cc:	9801      	ldr	r0, [sp, #4]
 800f6ce:	6813      	ldr	r3, [r2, #0]
 800f6d0:	b933      	cbnz	r3, 800f6e0 <_free_r+0x30>
 800f6d2:	6063      	str	r3, [r4, #4]
 800f6d4:	6014      	str	r4, [r2, #0]
 800f6d6:	b003      	add	sp, #12
 800f6d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f6dc:	f000 b8de 	b.w	800f89c <__malloc_unlock>
 800f6e0:	42a3      	cmp	r3, r4
 800f6e2:	d908      	bls.n	800f6f6 <_free_r+0x46>
 800f6e4:	6825      	ldr	r5, [r4, #0]
 800f6e6:	1961      	adds	r1, r4, r5
 800f6e8:	428b      	cmp	r3, r1
 800f6ea:	bf01      	itttt	eq
 800f6ec:	6819      	ldreq	r1, [r3, #0]
 800f6ee:	685b      	ldreq	r3, [r3, #4]
 800f6f0:	1949      	addeq	r1, r1, r5
 800f6f2:	6021      	streq	r1, [r4, #0]
 800f6f4:	e7ed      	b.n	800f6d2 <_free_r+0x22>
 800f6f6:	461a      	mov	r2, r3
 800f6f8:	685b      	ldr	r3, [r3, #4]
 800f6fa:	b10b      	cbz	r3, 800f700 <_free_r+0x50>
 800f6fc:	42a3      	cmp	r3, r4
 800f6fe:	d9fa      	bls.n	800f6f6 <_free_r+0x46>
 800f700:	6811      	ldr	r1, [r2, #0]
 800f702:	1855      	adds	r5, r2, r1
 800f704:	42a5      	cmp	r5, r4
 800f706:	d10b      	bne.n	800f720 <_free_r+0x70>
 800f708:	6824      	ldr	r4, [r4, #0]
 800f70a:	4421      	add	r1, r4
 800f70c:	1854      	adds	r4, r2, r1
 800f70e:	42a3      	cmp	r3, r4
 800f710:	6011      	str	r1, [r2, #0]
 800f712:	d1e0      	bne.n	800f6d6 <_free_r+0x26>
 800f714:	681c      	ldr	r4, [r3, #0]
 800f716:	685b      	ldr	r3, [r3, #4]
 800f718:	6053      	str	r3, [r2, #4]
 800f71a:	4421      	add	r1, r4
 800f71c:	6011      	str	r1, [r2, #0]
 800f71e:	e7da      	b.n	800f6d6 <_free_r+0x26>
 800f720:	d902      	bls.n	800f728 <_free_r+0x78>
 800f722:	230c      	movs	r3, #12
 800f724:	6003      	str	r3, [r0, #0]
 800f726:	e7d6      	b.n	800f6d6 <_free_r+0x26>
 800f728:	6825      	ldr	r5, [r4, #0]
 800f72a:	1961      	adds	r1, r4, r5
 800f72c:	428b      	cmp	r3, r1
 800f72e:	bf04      	itt	eq
 800f730:	6819      	ldreq	r1, [r3, #0]
 800f732:	685b      	ldreq	r3, [r3, #4]
 800f734:	6063      	str	r3, [r4, #4]
 800f736:	bf04      	itt	eq
 800f738:	1949      	addeq	r1, r1, r5
 800f73a:	6021      	streq	r1, [r4, #0]
 800f73c:	6054      	str	r4, [r2, #4]
 800f73e:	e7ca      	b.n	800f6d6 <_free_r+0x26>
 800f740:	b003      	add	sp, #12
 800f742:	bd30      	pop	{r4, r5, pc}
 800f744:	240017e0 	.word	0x240017e0

0800f748 <sbrk_aligned>:
 800f748:	b570      	push	{r4, r5, r6, lr}
 800f74a:	4e0e      	ldr	r6, [pc, #56]	; (800f784 <sbrk_aligned+0x3c>)
 800f74c:	460c      	mov	r4, r1
 800f74e:	6831      	ldr	r1, [r6, #0]
 800f750:	4605      	mov	r5, r0
 800f752:	b911      	cbnz	r1, 800f75a <sbrk_aligned+0x12>
 800f754:	f000 f88c 	bl	800f870 <_sbrk_r>
 800f758:	6030      	str	r0, [r6, #0]
 800f75a:	4621      	mov	r1, r4
 800f75c:	4628      	mov	r0, r5
 800f75e:	f000 f887 	bl	800f870 <_sbrk_r>
 800f762:	1c43      	adds	r3, r0, #1
 800f764:	d00a      	beq.n	800f77c <sbrk_aligned+0x34>
 800f766:	1cc4      	adds	r4, r0, #3
 800f768:	f024 0403 	bic.w	r4, r4, #3
 800f76c:	42a0      	cmp	r0, r4
 800f76e:	d007      	beq.n	800f780 <sbrk_aligned+0x38>
 800f770:	1a21      	subs	r1, r4, r0
 800f772:	4628      	mov	r0, r5
 800f774:	f000 f87c 	bl	800f870 <_sbrk_r>
 800f778:	3001      	adds	r0, #1
 800f77a:	d101      	bne.n	800f780 <sbrk_aligned+0x38>
 800f77c:	f04f 34ff 	mov.w	r4, #4294967295
 800f780:	4620      	mov	r0, r4
 800f782:	bd70      	pop	{r4, r5, r6, pc}
 800f784:	240017e4 	.word	0x240017e4

0800f788 <_malloc_r>:
 800f788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f78c:	1ccd      	adds	r5, r1, #3
 800f78e:	f025 0503 	bic.w	r5, r5, #3
 800f792:	3508      	adds	r5, #8
 800f794:	2d0c      	cmp	r5, #12
 800f796:	bf38      	it	cc
 800f798:	250c      	movcc	r5, #12
 800f79a:	2d00      	cmp	r5, #0
 800f79c:	4607      	mov	r7, r0
 800f79e:	db01      	blt.n	800f7a4 <_malloc_r+0x1c>
 800f7a0:	42a9      	cmp	r1, r5
 800f7a2:	d905      	bls.n	800f7b0 <_malloc_r+0x28>
 800f7a4:	230c      	movs	r3, #12
 800f7a6:	603b      	str	r3, [r7, #0]
 800f7a8:	2600      	movs	r6, #0
 800f7aa:	4630      	mov	r0, r6
 800f7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7b0:	4e2e      	ldr	r6, [pc, #184]	; (800f86c <_malloc_r+0xe4>)
 800f7b2:	f000 f86d 	bl	800f890 <__malloc_lock>
 800f7b6:	6833      	ldr	r3, [r6, #0]
 800f7b8:	461c      	mov	r4, r3
 800f7ba:	bb34      	cbnz	r4, 800f80a <_malloc_r+0x82>
 800f7bc:	4629      	mov	r1, r5
 800f7be:	4638      	mov	r0, r7
 800f7c0:	f7ff ffc2 	bl	800f748 <sbrk_aligned>
 800f7c4:	1c43      	adds	r3, r0, #1
 800f7c6:	4604      	mov	r4, r0
 800f7c8:	d14d      	bne.n	800f866 <_malloc_r+0xde>
 800f7ca:	6834      	ldr	r4, [r6, #0]
 800f7cc:	4626      	mov	r6, r4
 800f7ce:	2e00      	cmp	r6, #0
 800f7d0:	d140      	bne.n	800f854 <_malloc_r+0xcc>
 800f7d2:	6823      	ldr	r3, [r4, #0]
 800f7d4:	4631      	mov	r1, r6
 800f7d6:	4638      	mov	r0, r7
 800f7d8:	eb04 0803 	add.w	r8, r4, r3
 800f7dc:	f000 f848 	bl	800f870 <_sbrk_r>
 800f7e0:	4580      	cmp	r8, r0
 800f7e2:	d13a      	bne.n	800f85a <_malloc_r+0xd2>
 800f7e4:	6821      	ldr	r1, [r4, #0]
 800f7e6:	3503      	adds	r5, #3
 800f7e8:	1a6d      	subs	r5, r5, r1
 800f7ea:	f025 0503 	bic.w	r5, r5, #3
 800f7ee:	3508      	adds	r5, #8
 800f7f0:	2d0c      	cmp	r5, #12
 800f7f2:	bf38      	it	cc
 800f7f4:	250c      	movcc	r5, #12
 800f7f6:	4629      	mov	r1, r5
 800f7f8:	4638      	mov	r0, r7
 800f7fa:	f7ff ffa5 	bl	800f748 <sbrk_aligned>
 800f7fe:	3001      	adds	r0, #1
 800f800:	d02b      	beq.n	800f85a <_malloc_r+0xd2>
 800f802:	6823      	ldr	r3, [r4, #0]
 800f804:	442b      	add	r3, r5
 800f806:	6023      	str	r3, [r4, #0]
 800f808:	e00e      	b.n	800f828 <_malloc_r+0xa0>
 800f80a:	6822      	ldr	r2, [r4, #0]
 800f80c:	1b52      	subs	r2, r2, r5
 800f80e:	d41e      	bmi.n	800f84e <_malloc_r+0xc6>
 800f810:	2a0b      	cmp	r2, #11
 800f812:	d916      	bls.n	800f842 <_malloc_r+0xba>
 800f814:	1961      	adds	r1, r4, r5
 800f816:	42a3      	cmp	r3, r4
 800f818:	6025      	str	r5, [r4, #0]
 800f81a:	bf18      	it	ne
 800f81c:	6059      	strne	r1, [r3, #4]
 800f81e:	6863      	ldr	r3, [r4, #4]
 800f820:	bf08      	it	eq
 800f822:	6031      	streq	r1, [r6, #0]
 800f824:	5162      	str	r2, [r4, r5]
 800f826:	604b      	str	r3, [r1, #4]
 800f828:	4638      	mov	r0, r7
 800f82a:	f104 060b 	add.w	r6, r4, #11
 800f82e:	f000 f835 	bl	800f89c <__malloc_unlock>
 800f832:	f026 0607 	bic.w	r6, r6, #7
 800f836:	1d23      	adds	r3, r4, #4
 800f838:	1af2      	subs	r2, r6, r3
 800f83a:	d0b6      	beq.n	800f7aa <_malloc_r+0x22>
 800f83c:	1b9b      	subs	r3, r3, r6
 800f83e:	50a3      	str	r3, [r4, r2]
 800f840:	e7b3      	b.n	800f7aa <_malloc_r+0x22>
 800f842:	6862      	ldr	r2, [r4, #4]
 800f844:	42a3      	cmp	r3, r4
 800f846:	bf0c      	ite	eq
 800f848:	6032      	streq	r2, [r6, #0]
 800f84a:	605a      	strne	r2, [r3, #4]
 800f84c:	e7ec      	b.n	800f828 <_malloc_r+0xa0>
 800f84e:	4623      	mov	r3, r4
 800f850:	6864      	ldr	r4, [r4, #4]
 800f852:	e7b2      	b.n	800f7ba <_malloc_r+0x32>
 800f854:	4634      	mov	r4, r6
 800f856:	6876      	ldr	r6, [r6, #4]
 800f858:	e7b9      	b.n	800f7ce <_malloc_r+0x46>
 800f85a:	230c      	movs	r3, #12
 800f85c:	603b      	str	r3, [r7, #0]
 800f85e:	4638      	mov	r0, r7
 800f860:	f000 f81c 	bl	800f89c <__malloc_unlock>
 800f864:	e7a1      	b.n	800f7aa <_malloc_r+0x22>
 800f866:	6025      	str	r5, [r4, #0]
 800f868:	e7de      	b.n	800f828 <_malloc_r+0xa0>
 800f86a:	bf00      	nop
 800f86c:	240017e0 	.word	0x240017e0

0800f870 <_sbrk_r>:
 800f870:	b538      	push	{r3, r4, r5, lr}
 800f872:	4d06      	ldr	r5, [pc, #24]	; (800f88c <_sbrk_r+0x1c>)
 800f874:	2300      	movs	r3, #0
 800f876:	4604      	mov	r4, r0
 800f878:	4608      	mov	r0, r1
 800f87a:	602b      	str	r3, [r5, #0]
 800f87c:	f7f1 ffac 	bl	80017d8 <_sbrk>
 800f880:	1c43      	adds	r3, r0, #1
 800f882:	d102      	bne.n	800f88a <_sbrk_r+0x1a>
 800f884:	682b      	ldr	r3, [r5, #0]
 800f886:	b103      	cbz	r3, 800f88a <_sbrk_r+0x1a>
 800f888:	6023      	str	r3, [r4, #0]
 800f88a:	bd38      	pop	{r3, r4, r5, pc}
 800f88c:	240017e8 	.word	0x240017e8

0800f890 <__malloc_lock>:
 800f890:	4801      	ldr	r0, [pc, #4]	; (800f898 <__malloc_lock+0x8>)
 800f892:	f000 b809 	b.w	800f8a8 <__retarget_lock_acquire_recursive>
 800f896:	bf00      	nop
 800f898:	240017ec 	.word	0x240017ec

0800f89c <__malloc_unlock>:
 800f89c:	4801      	ldr	r0, [pc, #4]	; (800f8a4 <__malloc_unlock+0x8>)
 800f89e:	f000 b804 	b.w	800f8aa <__retarget_lock_release_recursive>
 800f8a2:	bf00      	nop
 800f8a4:	240017ec 	.word	0x240017ec

0800f8a8 <__retarget_lock_acquire_recursive>:
 800f8a8:	4770      	bx	lr

0800f8aa <__retarget_lock_release_recursive>:
 800f8aa:	4770      	bx	lr

0800f8ac <_init>:
 800f8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ae:	bf00      	nop
 800f8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8b2:	bc08      	pop	{r3}
 800f8b4:	469e      	mov	lr, r3
 800f8b6:	4770      	bx	lr

0800f8b8 <_fini>:
 800f8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ba:	bf00      	nop
 800f8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8be:	bc08      	pop	{r3}
 800f8c0:	469e      	mov	lr, r3
 800f8c2:	4770      	bx	lr
