
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
Options:	-log risc_v_Pad_Frame_log.log 
Date:		Tue Nov 28 06:16:33 2023
Host:		iteso-server (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[06:16:33.302489] Configured Lic search path (20.02-s004): 50009@10.16.0.85

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dcgHonorSignalNetNDR 1
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
<CMD> set edi_pe::pegWeightMultiplier2ForHLS 2.5
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set floorplan_default_site CoreSite
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net VSS
<CMD> set init_io_file ../Innovus_inputs/bwco_frame_GPDK045.ioc
<CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
<CMD> set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
<CMD> set init_original_verilog_files ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=11/28 06:18:16, mem=664.0M)
#% End Load MMMC data ... (date=11/28 06:18:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=664.5M, current mem=664.5M)
RC_Extraction_WC RC_Extraction_BC

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.

Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue Nov 28 06:18:18 2023
viaInitial ends at Tue Nov 28 06:18:18 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
Read 8 cells in library 'giolib045' 
*** End library_loading (cpu=0.07min, real=0.07min, mem=14.9M, fe_cpu=1.36min, fe_real=1.82min, fe_mem=893.7M) ***
#% Begin Load netlist data ... (date=11/28 06:18:22, mem=679.8M)
*** Begin netlist parsing (mem=893.7M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 513 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v'

*** Memory Usage v#1 (Current mem = 893.676M, initial mem = 311.355M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=893.7M) ***
#% End Load netlist data ... (date=11/28 06:18:23, total cpu=0:00:00.4, real=0:00:01.0, peak res=688.8M, current mem=688.8M)
Top level cell is risc_v_Pad_Frame.
Hooked 513 DB cells to tlib cells.
** Removed 4 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell risc_v_Pad_Frame ...
*** Netlist is unique.
** info: there are 601 modules.
** info: there are 3712 stdCell insts.
** info: there are 24 Pad insts.

*** Memory Usage v#1 (Current mem = 946.102M, initial mem = 311.355M) ***
Reading IO assignment file "../Innovus_inputs/bwco_frame_GPDK045.ioc" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
Adjusting Core to Bottom to: 0.1600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 4 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:18.5 real: 0:00:20.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AnalysisView_WC
    RC-Corner Name        : RC_Extraction_WC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: AnalysisView_BC
    RC-Corner Name        : RC_Extraction_BC
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in library 'fast_vdd1v2' 
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Read 16 cells in library 'fast_vdd1v2' 
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_FF_s1vg.lib' ...
Read 4 cells in library 'giolib045' 
Ignored 4 cells in library 'giolib045' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc' ...
Current (total cpu=0:01:50, real=0:02:17, peak res=1027.5M, current mem=1027.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 10).

risc_v_Pad_Frame
INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1044.9M, current mem=1044.9M)
Current (total cpu=0:01:50, real=0:02:18, peak res=1044.9M, current mem=1044.9M)
Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc' ...
Current (total cpu=0:01:50, real=0:02:18, peak res=1044.9M, current mem=1044.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 10).

risc_v_Pad_Frame
INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1045.1M, current mem=1045.1M)
Current (total cpu=0:01:51, real=0:02:18, peak res=1045.1M, current mem=1045.1M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
AnalysisView_BC AnalysisView_WC
**WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
WARNING   IMPSYC-2             5  Timing information is not defined for ce...
WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
*** Message Summary: 120 warning(s), 0 error(s)

<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> floorPlan -site CoreSite -b 0.0 0.0 800.0 800.0 250.0 250.0 550.0 550.0 290.0 290 510 509.41
**WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.0000000000 , 290.0000000000) (510.0000000000 , 509.4100000000)} to {(290.0000000000 , 289.9400000000) (510.0000000000 , 509.3900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0000000000)} to {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(250.0000000000 , 250.0000000000) (550.0000000000 , 550.0000000000)} to {(250.0000000000 , 250.0400000000) (550.0000000000 , 550.0500000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 4 instances.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
3736 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
3736 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=11/28 06:19:08, mem=1098.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/28 06:19:08, total cpu=0:00:00.3, real=0:00:00.0, peak res=1100.0M, current mem=1100.0M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal3(3) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
#% Begin sroute (date=11/28 06:19:08, mem=1100.1M)
*** Begin SPECIAL ROUTE on Tue Nov 28 06:19:09 2023 ***
SPECIAL ROUTE ran on directory: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis
SPECIAL ROUTE ran on machine: iteso-server (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2716.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 590 macros, 50 used
Read in 67 components
  43 core components: 43 unplaced, 0 placed, 0 fixed
  20 pad components: 0 unplaced, 0 placed, 20 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 4 logical pins
Read in 4 nets
Read in 2 special nets, 2 routed
Read in 134 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 258
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 19
  Number of Followpin connections: 129
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2742.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 414 wires.
ViaGen created 266 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       387      |       NA       |
|  Via1  |       262      |        0       |
| Metal2 |        6       |       NA       |
|  Via2  |        4       |        0       |
| Metal3 |        6       |       NA       |
| Metal4 |       15       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=11/28 06:19:12, total cpu=0:00:03.1, real=0:00:03.0, peak res=1133.4M, current mem=1120.2M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 0.3 -spacing 0.16 -number_of_sets 6 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=11/28 06:19:12, mem=1120.2M)

Initialize fgc environment(mem: 1382.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 796 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       796      |        0       |
| Metal2 |       12       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=11/28 06:19:12, total cpu=0:00:00.5, real=0:00:00.0, peak res=1121.4M, current mem=1121.4M)
Starting to do Design Placement...
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 5 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9320 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1436.94 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1436.94)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 4048
Total number of fetched objects 4048
End delay calculation. (MEM=1591.63 CPU=0:00:04.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1555.02 CPU=0:00:05.6 REAL=0:00:06.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#8 (mem=1545.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.9 mem=1553.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.5 mem=1553.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 308 (64.3%) nets
3		: 91 (19.0%) nets
4     -	14	: 76 (15.9%) nets
15    -	39	: 2 (0.4%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.2%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=3707 (0 fixed + 3707 movable) #buf cell=0 #inv cell=7 #block=0 (0 floating + 0 preplaced)
#ioInst=24 #net=479 #term=5120 #term/net=10.69, #fixedIo=24, #floatIo=0, #fixedPin=4, #floatPin=0
stdCell: 3707 single + 0 double + 0 multi
Total standard cell length = 12.1096 (mm), area = 0.0207 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.430.
Density for the design = 0.430.
       = stdcell_area 60548 sites (20707 um^2) / alloc_area 140800 sites (48154 um^2).
Pin Density = 0.03636.
            = total # of pins 5120 / total area 140800.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.532e+02 (5.81e+02 3.73e+02)
              Est.  stn bbox = 2.198e+03 (1.23e+03 9.70e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1593.0M
Iteration  2: Total net bbox = 9.532e+02 (5.81e+02 3.73e+02)
              Est.  stn bbox = 2.198e+03 (1.23e+03 9.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1593.0M
Iteration  3: Total net bbox = 1.002e+03 (7.45e+02 2.58e+02)
              Est.  stn bbox = 2.293e+03 (1.56e+03 7.36e+02)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1600.9M
Active setup views:
    AnalysisView_BC
Iteration  4: Total net bbox = 1.075e+03 (6.97e+02 3.78e+02)
              Est.  stn bbox = 2.588e+03 (1.50e+03 1.09e+03)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1632.3M
Active setup views:
    AnalysisView_BC
Iteration  5: Total net bbox = 9.938e+02 (6.37e+02 3.57e+02)
              Est.  stn bbox = 2.487e+03 (1.49e+03 9.99e+02)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1632.3M
Active setup views:
    AnalysisView_BC
Iteration  6: Total net bbox = 1.865e+03 (1.06e+03 8.07e+02)
              Est.  stn bbox = 3.539e+03 (2.00e+03 1.54e+03)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1632.7M
Active setup views:
    AnalysisView_BC
Iteration  7: Total net bbox = 2.611e+03 (1.75e+03 8.60e+02)
              Est.  stn bbox = 4.299e+03 (2.71e+03 1.59e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1638.2M
Iteration  8: Total net bbox = 2.611e+03 (1.75e+03 8.60e+02)
              Est.  stn bbox = 4.299e+03 (2.71e+03 1.59e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1638.2M
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Iteration  9: Total net bbox = 3.405e+03 (1.76e+03 1.65e+03)
              Est.  stn bbox = 5.326e+03 (2.82e+03 2.50e+03)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1633.2M
Active setup views:
    AnalysisView_BC
Iteration 10: Total net bbox = 2.457e+03 (1.26e+03 1.20e+03)
              Est.  stn bbox = 4.286e+03 (2.29e+03 2.00e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1635.2M
Iteration 11: Total net bbox = 3.231e+03 (1.99e+03 1.24e+03)
              Est.  stn bbox = 5.073e+03 (3.03e+03 2.05e+03)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1635.2M
Iteration 12: Total net bbox = 3.231e+03 (1.99e+03 1.24e+03)
              Est.  stn bbox = 5.073e+03 (3.03e+03 2.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.2M
Iteration 13: Total net bbox = 3.231e+03 (1.99e+03 1.24e+03)
              Est.  stn bbox = 5.073e+03 (3.03e+03 2.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.2M
*** cost = 3.231e+03 (1.99e+03 1.24e+03) (cpu for global=0:00:13.1) real=0:00:14.0***
Info: 1 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:09.2 real: 0:00:09.2
Core Placement runtime cpu: 0:00:11.0 real: 0:00:12.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:41 mem=1635.2M) ***
Total net bbox length = 3.231e+03 (1.990e+03 1.241e+03) (ext = 2.748e+02)
Move report: Detail placement moves 3707 insts, mean move: 0.52 um, max move: 20.92 um 
	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[18][16]): (353.18, 368.60) --> (372.40, 370.31)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1635.2MB
Summary Report:
Instances move: 3707 (out of 3707 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 20.92 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[18][16]) (353.185, 368.604) -> (372.4, 370.31)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 4.204e+03 (2.296e+03 1.908e+03) (ext = 2.702e+02)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1635.2MB
*** Finished refinePlace (0:02:41 mem=1635.2M) ***
*** End of Placement (cpu=0:00:23.7, real=0:00:25.0, mem=1625.2M) ***
default core: bins with density > 0.750 = 21.30 % ( 36 / 169 )
Density distribution unevenness ratio = 38.896%
*** Free Virtual Timing Model ...(mem=1622.2M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9320 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1610.57)
Total number of fetched objects 4048
End delay calculation. (MEM=1638.6 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1638.6 CPU=0:00:00.6 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 479 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 475
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286946e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1637.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5109 
[NR-eGR]  Metal2   (2V)          7840   7551 
[NR-eGR]  Metal3   (3H)          6179     56 
[NR-eGR]  Metal4   (4V)            50      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        14069  12716 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4205um
[NR-eGR] Total length: 14069um, number of vias: 12716
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9039um, number of vias: 8717
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.16 seconds, mem = 1586.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:40, real = 0: 0:42, mem = 1581.0M **

Optimization is working on the following views:
  Setup views: AnalysisView_WC AnalysisView_BC 
  Hold  views: AnalysisView_WC AnalysisView_BC 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> checkPlace
Begin checking placement ... (start mem=1581.0M, init mem=1581.0M)
*info: Placed = 3707          
*info: Unplaced = 0           
Placement Density:43.00%(20707/48154)
Placement Density (including fixed std cells):43.00%(20707/48154)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1581.0M)
<CMD> checkPinAssignment -report_violating_pin
#% Begin checkPinAssignment (date=11/28 06:20:16, mem=1229.4M)
Checking pins of top cell risc_v_Pad_Frame ... completed

==================================================================================================================================
                                                    checkPinAssignment Summary
==================================================================================================================================
Partition          | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
==================================================================================================================================
risc_v_Pad_Frame   |     4 |      0 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
==================================================================================================================================
TOTAL              |     4 |      0 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
==================================================================================================================================
#% End checkPinAssignment (date=11/28 06:20:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1231.4M, current mem=1231.4M)
... finished Design Placement
Timing the design before Clock Tree 
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -preCTS -prefix preCTS_setup
AAE DB initialization (MEM=1581 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
*** timeDesign #1 [begin] : totSession cpu/real = 0:02:43.3/0:03:41.9 (0.7), mem = 1581.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1581.0M)
Extraction called for design 'risc_v_Pad_Frame' of instances=3731 and nets=4622 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1589.000M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1605.34)
Total number of fetched objects 4048
Total number of fetched objects 4048
End delay calculation. (MEM=1706.18 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1669.56 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:45 mem=1669.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.743  |  3.743  |  4.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (14)      |   -0.099   |     2 (3533)     |
|   max_fanout   |      3 (3)       |    -269    |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.64 sec
Total Real time: 4.0 sec
Total Memory Usage: 1642.980469 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.6/0:00:04.1 (0.6), totSession cpu/real = 0:02:45.9/0:03:46.0 (0.7), mem = 1643.0M
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:02:45.9/0:03:46.0 (0.7), mem = 1643.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1600.0M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1614.55)
Total number of fetched objects 4048
Total number of fetched objects 4048
End delay calculation. (MEM=1671.52 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1671.52 CPU=0:00:01.4 REAL=0:00:02.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:02:48 mem=1671.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.167  | -0.024  | -0.167  |
|           TNS (ns):| -13.157 | -3.520  | -9.637  |
|    Violating Paths:|   267   |   204   |   63    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.11 sec
Total Real time: 2.0 sec
Total Memory Usage: 1588.503906 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:48.1/0:03:48.1 (0.7), mem = 1588.5M
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2     CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> create_ccopt_clock_tree_spec -file risc_v_Pad_Frame_ccopt_CTS.spec
Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: risc_v_Pad_Frame_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name My_CLK -source clk -no_skew_group
Extracting original clock gating for My_CLK...
  clock_tree My_CLK contains 3519 sinks and 0 clock gates.
Extracting original clock gating for My_CLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 0.400
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 0.550
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 0.400
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 0.550
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property clock_period -pin clk 10
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources clk -auto_sinks
The skew group My_CLK/ConstraintMode_WC was created. It contains 3519 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
<CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 0.600
<CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
<CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources clk -auto_sinks
The skew group My_CLK/ConstraintMode_BC was created. It contains 3519 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=11/28 06:20:23, mem=1240.8M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:02:48.8/0:03:48.8 (0.7), mem = 1589.1M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible       false
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -preserveAllSequential                   true
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1589.1M, init mem=1589.1M)
*info: Placed = 3707          
*info: Unplaced = 0           
Placement Density:43.00%(20707/48154)
Placement Density (including fixed std cells):43.00%(20707/48154)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1589.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 3519 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3519 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1589.07 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 479 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 475
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286946e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5109 
[NR-eGR]  Metal2   (2V)          7840   7551 
[NR-eGR]  Metal3   (3H)          6179     56 
[NR-eGR]  Metal4   (4V)            50      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        14069  12716 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4204um
[NR-eGR] Total length: 14069um, number of vias: 12716
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9039um, number of vias: 8717
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 1603.94 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_latency is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree My_CLK. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree My_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 48153.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DelayCorner_WC:both, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.105ns
  Buffer max distance: 449.275um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------------
Cell     Instance count    Source         Eligible library cells
----------------------------------------------------------------
PADDI          1           library set    {PADDI}
----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree My_CLK has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
  Sources:                     pin clk
  Total number of sinks:       3519
  Delay constrained sinks:     3519
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
  Sources:                     pin clk
  Total number of sinks:       3519
  Delay constrained sinks:     3519
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.600ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (340.000,90.710), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.


Primary reporting skew groups are:
skew_group My_CLK/ConstraintMode_BC with 3519 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=612.155um, total=612.155um
Clock DAG library cell distribution initial state {count}:
 Logics: PADDI: 1 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.4 real=0:00:03.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=612.155um, total=612.155um
    Clock DAG library cell distribution before merging {count}:
     Logics: PADDI: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=612.155um, total=612.155um
    Clock DAG library cell distribution before clustering {count}:
     Logics: PADDI: 1 
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree My_CLK...
      Clustering clock_tree My_CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      hp wire lengths  : top=0.000um, trunk=874.870um, leaf=2029.670um, total=2904.540um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Bottom-up phase done. (took cpu=0:00:02.0 real=0:00:02.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:55 mem=1634.5M) ***
Total net bbox length = 6.484e+03 (3.476e+03 3.007e+03) (ext = 2.950e+02)
Move report: Detail placement moves 367 insts, mean move: 1.45 um, max move: 8.53 um 
	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[77][1]): (426.20, 378.86) --> (422.80, 383.99)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1654.5MB
Summary Report:
Instances move: 367 (out of 3746 movable)
Instances flipped: 0
Mean displacement: 1.45 um
Max displacement: 8.53 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[77][1]) (426.2, 378.86) -> (422.8, 383.99)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 6.624e+03 (3.524e+03 3.100e+03) (ext = 2.950e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1654.5MB
*** Finished refinePlace (0:02:55 mem=1654.5M) ***
    ClockRefiner summary
    All clock instances: Moved 321, flipped 81 and cell swapped 0 (out of a total of 3559).
    The largest move was 8.53 um for risc_v_top_i_memory_rom_rom_memory_reg[77][1].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1,1.605)               1
    [1.605,2.21)            1
    [2.21,2.815)            0
    [2.815,3.42)            6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (338.000,320.720)    (338.000,317.300)    CTS_ccl_a_buf_00023 (a lib_cell CLKBUFX20) at (338.000,317.300), in power domain auto-default
        3.42         (338.600,324.140)    (338.600,327.560)    CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX20) at (338.600,327.560), in power domain auto-default
        3.42         (396.200,310.460)    (396.200,307.040)    CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX20) at (396.200,307.040), in power domain auto-default
        3.42         (338.000,320.720)    (338.000,324.140)    CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX20) at (338.000,324.140), in power domain auto-default
        3.42         (339.400,401.090)    (339.400,397.670)    CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX20) at (339.400,397.670), in power domain auto-default
        3.2          (334.000,320.720)    (337.200,320.720)    CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX20) at (337.200,320.720), in power domain auto-default
        2.2          (344.200,351.500)    (346.400,351.500)    CTS_ccl_a_buf_00028 (a lib_cell CLKBUFX20) at (346.400,351.500), in power domain auto-default
        1            (401.400,310.460)    (402.400,310.460)    CTS_ccl_a_buf_00034 (a lib_cell CLKBUFX20) at (402.400,310.460), in power domain auto-default
        0            (397.705,311.505)    (397.705,311.505)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX20) at (396.000,310.460), in power domain auto-default
        0            (337.550,249.275)    (337.550,249.275)    cell pad_clk (a lib_cell PADDI) at (310.000,10.000), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.641pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.035ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.563, avg=0.558, sd=0.003], skew [0.010 vs 0.105], 100% {0.553, 0.563} (wid=0.207 ws=0.005) (gid=0.358 gs=0.008)
    Skew group summary after 'Clustering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.563, avg=0.558, sd=0.003], skew [0.010 vs 0.105], 100% {0.553, 0.563} (wid=0.207 ws=0.005) (gid=0.358 gs=0.008)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.563, avg=0.558, sd=0.003], skew [0.010 vs 0.105], 100% {0.553, 0.563} (wid=0.207 ws=0.005) (gid=0.358 gs=0.008)
    Legalizer API calls during this step: 606 succeeded with high effort: 606 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.9 real=0:00:02.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2641 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1550
[NR-eGR] #PG Blockages       : 2641
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 518 nets ( ignored 477 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.186120e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.866700e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.030275e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.073880e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.117485e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.205721e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6642   6558 
[NR-eGR]  Metal3   (3H)          6546   1038 
[NR-eGR]  Metal4   (4V)          1941      4 
[NR-eGR]  Metal5   (5H)             1      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15130  12787 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6624um
[NR-eGR] Total length: 15130um, number of vias: 12787
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10100um, number of vias: 8788
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  3597 
[NR-eGR]  Metal2   (2V)          4251  4171 
[NR-eGR]  Metal3   (3H)          3949  1016 
[NR-eGR]  Metal4   (4V)          1899     4 
[NR-eGR]  Metal5   (5H)             1     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10100  8788 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2699um
[NR-eGR] Total length: 10100um, number of vias: 8788
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10100um, number of vias: 8788
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 0.98 sec, Curr Mem: 1672.89 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.1 real=0:00:01.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:02:56.7/0:03:56.7 (0.7), mem = 1672.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 10171
[NR-eGR] Read 518 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 474
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 474 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.825620e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1683.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6636   6512 
[NR-eGR]  Metal3   (3H)          6444   1069 
[NR-eGR]  Metal4   (4V)          2022     10 
[NR-eGR]  Metal5   (5H)           125      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15227  12778 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6624um
[NR-eGR] Total length: 15227um, number of vias: 12778
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.13 seconds, mem = 1671.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.6, real=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:57.3/0:03:57.4 (0.7), mem = 1671.4M
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.0 real=0:00:02.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1671.375M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
    cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
    wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
    hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
  Clock DAG net violations after clustering cong repair call:
    Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 39 
   Logics: PADDI: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
  Skew group summary after clustering cong repair call:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::Clustering done. (took cpu=0:00:05.4 real=0:00:05.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565, avg=0.560, sd=0.004], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.207 ws=0.005) (gid=0.360 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.644pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=911.230um, leaf=8936.920um, total=9848.149um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2068.350um, total=2949.660um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.036ns min=0.000ns max=0.089ns {1 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.076ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Skew group summary after 'Removing longest path buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.645pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=887.210um, leaf=8958.055um, total=9845.264um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.035ns min=0.000ns max=0.086ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.077ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557, avg=0.550, sd=0.004], skew [0.014 vs 0.105], 100% {0.543, 0.557} (wid=0.209 ws=0.007) (gid=0.350 gs=0.009)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557, avg=0.550, sd=0.004], skew [0.014 vs 0.105], 100% {0.543, 0.557} (wid=0.209 ws=0.007) (gid=0.350 gs=0.009)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.543, max=0.557, avg=0.550, sd=0.004], skew [0.014 vs 0.105], 100% {0.543, 0.557} (wid=0.209 ws=0.007) (gid=0.350 gs=0.009)
    Legalizer API calls during this step: 130 succeeded with high effort: 130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.3 real=0:00:02.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.8 real=0:00:02.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:08.5 real=0:00:08.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=320.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14720.112um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.464pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.645pF, total=0.697pF
      wire lengths     : top=0.000um, trunk=887.210um, leaf=8958.055um, total=9845.264um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.035ns min=0.000ns max=0.086ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.074ns sd=0.001ns min=0.072ns max=0.077ns {0 <= 0.060ns, 36 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 39 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557], skew [0.014 vs 0.105]
    Skew group summary after 'Improving clock tree routing':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.543, max=0.557], skew [0.014 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.543, max=0.557], skew [0.014 vs 0.105]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=265.050um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14665.050um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.448um, leaf=8946.851um, total=9832.299um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=5 avg=0.067ns sd=0.037ns min=0.000ns max=0.086ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX16: 38 CLKBUFX12: 1 
     Logics: PADDI: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.561], skew [0.010 vs 0.105]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.561], skew [0.010 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.561], skew [0.010 vs 0.105]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Legalizer API calls during this step: 278 succeeded with high effort: 278 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.4 real=0:00:02.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:02.7 real=0:00:02.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 42 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
          cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
          hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
         Logics: PADDI: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
          cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
          hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
         Logics: PADDI: 1 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.4 real=0:00:00.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
          cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
          hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
         Logics: PADDI: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
    cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
    wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
    hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
   Logics: PADDI: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
  Skew group summary after Approximately balancing fragments:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Skew group summary after 'Improving fragments clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
          cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
          hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
         Logics: PADDI: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Skew group summary after 'Approximately balancing step':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Skew group summary after 'Fixing clock tree overload':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565], skew [0.010 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
    Skew group summary after 'Approximately balancing paths':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.555, max=0.565, avg=0.560, sd=0.003], skew [0.010 vs 0.105], 100% {0.555, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::Polishing...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
    cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
    wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
    hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
   Logics: PADDI: 1 
  Primary reporting skew groups before polishing:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
  Skew group summary before polishing:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
  Merging balancing drivers for power...
    Tried: 42 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565], skew [0.011 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.644pF, total=0.696pF
      wire lengths     : top=0.000um, trunk=885.173um, leaf=8946.851um, total=9832.024um
      hp wire lengths  : top=0.000um, trunk=881.310um, leaf=2094.650um, total=2975.960um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.094ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.558, sd=0.003], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
    Skew group summary after 'Improving clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.553, max=0.565, avg=0.558, sd=0.003], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.553, max=0.565, avg=0.558, sd=0.003], skew [0.011 vs 0.105], 100% {0.553, 0.565} (wid=0.208 ws=0.007) (gid=0.361 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 257 succeeded with high effort: 257 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.3 real=0:00:01.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.9 real=0:00:02.9)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 241 succeeded with high effort: 241 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.9 real=0:00:00.9)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.1 real=0:00:02.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=263.340um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14663.340um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.047pF, leaf=0.644pF, total=0.691pF
      wire lengths     : top=0.000um, trunk=800.959um, leaf=8938.647um, total=9739.606um
      hp wire lengths  : top=0.000um, trunk=855.270um, leaf=2134.595um, total=2989.865um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=5 avg=0.068ns sd=0.038ns min=0.000ns max=0.092ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX16: 37 CLKBUFX12: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.564, avg=0.557, sd=0.004], skew [0.013 vs 0.105], 100% {0.551, 0.564} (wid=0.209 ws=0.007) (gid=0.360 gs=0.012)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.564, avg=0.557, sd=0.004], skew [0.013 vs 0.105], 100% {0.551, 0.564} (wid=0.209 ws=0.007) (gid=0.360 gs=0.012)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.564, avg=0.557, sd=0.004], skew [0.013 vs 0.105], 100% {0.551, 0.564} (wid=0.209 ws=0.007) (gid=0.360 gs=0.012)
    Legalizer API calls during this step: 1590 succeeded with high effort: 1590 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:07.7 real=0:00:07.7)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=3.188pF fall=3.094pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=3.188pF fall=3.093pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.644pF, total=0.691pF
      wire lengths     : top=0.000um, trunk=799.104um, leaf=8938.647um, total=9737.751um
      hp wire lengths  : top=0.000um, trunk=855.270um, leaf=2134.595um, total=2989.865um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.098ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.644pF, total=0.691pF
      wire lengths     : top=0.000um, trunk=799.104um, leaf=8938.647um, total=9737.751um
      hp wire lengths  : top=0.000um, trunk=855.270um, leaf=2134.595um, total=2989.865um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.098ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.001ns min=0.083ns max=0.088ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
    Skew group summary after 'Improving insertion delay':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.551, max=0.569, avg=0.560, sd=0.006], skew [0.018 vs 0.105], 100% {0.551, 0.569} (wid=0.209 ws=0.007) (gid=0.361 gs=0.013)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=37, resolved=0, predictFail=22, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=64, ignoredLeafDriver=0, worse=53, accepted=7
        Max accepted move=17.080um, total accepted move=71.300um, average move=10.185um
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=39, resolved=0, predictFail=22, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=73, ignoredLeafDriver=0, worse=61, accepted=4
        Max accepted move=35.200um, total accepted move=47.800um, average move=11.950um
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=35, resolved=0, predictFail=23, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=70, ignoredLeafDriver=0, worse=63, accepted=3
        Max accepted move=12.730um, total accepted move=21.040um, average move=7.013um
        Legalizer API calls during this step: 469 succeeded with high effort: 469 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.5 real=0:00:01.5)
      Global shorten wires A1...
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=33, computed=6, moveTooSmall=54, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 193 succeeded with high effort: 193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=39, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
        cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.643pF, total=0.688pF
        wire lengths     : top=0.000um, trunk=779.739um, leaf=8912.558um, total=9692.297um
        hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.016 vs 0.105], 100% {0.547, 0.564} (wid=0.208 ws=0.006) (gid=0.359 gs=0.014)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.016 vs 0.105], 100% {0.547, 0.564} (wid=0.208 ws=0.006) (gid=0.359 gs=0.014)
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.016 vs 0.105], 100% {0.547, 0.564} (wid=0.208 ws=0.006) (gid=0.359 gs=0.014)
      Legalizer API calls during this step: 741 succeeded with high effort: 741 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.7 real=0:00:02.7)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 42 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 3 , Illegal = 39 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.643pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=779.739um, leaf=8912.558um, total=9692.297um
      hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.085ns sd=0.001ns min=0.083ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.016 vs 0.105], 100% {0.547, 0.564} (wid=0.208 ws=0.006) (gid=0.359 gs=0.014)
    Skew group summary after 'Wire Opt OverFix':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.016 vs 0.105], 100% {0.547, 0.564} (wid=0.208 ws=0.006) (gid=0.359 gs=0.014)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.016 vs 0.105], 100% {0.547, 0.564} (wid=0.208 ws=0.006) (gid=0.359 gs=0.014)
    Legalizer API calls during this step: 741 succeeded with high effort: 741 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:03.1 real=0:00:03.1)
  Total capacitance is (rise=3.876pF fall=3.781pF), of which (rise=0.688pF fall=0.688pF) is wire, and (rise=3.188pF fall=3.093pF) is gate.
  Stage::Polishing done. (took cpu=0:00:12.3 real=0:00:12.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 40 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:18 mem=1666.5M) ***
Total net bbox length = 6.625e+03 (3.512e+03 3.114e+03) (ext = 2.953e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.5MB
Summary Report:
Instances move: 0 (out of 3746 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.625e+03 (3.512e+03 3.114e+03) (ext = 2.953e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.5MB
*** Finished refinePlace (0:03:18 mem=1666.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3559).
  Restoring pStatusCts on 40 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:17.3 real=0:00:17.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2641 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1550
[NR-eGR] #PG Blockages       : 2641
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 518 nets ( ignored 477 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.092070e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.757260e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.042074e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.108422e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.174770e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.307808e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6602   6447 
[NR-eGR]  Metal3   (3H)          6384   1095 
[NR-eGR]  Metal4   (4V)          2019      6 
[NR-eGR]  Metal5   (5H)           124      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15129  12735 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6625um
[NR-eGR] Total length: 15129um, number of vias: 12735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10003um, number of vias: 8745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  3597 
[NR-eGR]  Metal2   (2V)          4217  4106 
[NR-eGR]  Metal3   (3H)          3889  1042 
[NR-eGR]  Metal4   (4V)          1897     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10003  8745 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2700um
[NR-eGR] Total length: 10003um, number of vias: 8745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10003um, number of vias: 8745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.02 sec, Real: 1.02 sec, Curr Mem: 1679.16 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:01.1 real=0:00:01.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1679.164M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
          cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.725pF
          wire lengths     : top=0.000um, trunk=782.390um, leaf=9220.220um, total=10002.610um
          hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
         Logics: PADDI: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565, avg=0.559, sd=0.006], skew [0.017 vs 0.105], 100% {0.548, 0.565} (wid=0.207 ws=0.005) (gid=0.361 gs=0.014)
        Skew group summary eGRPC initial state:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565, avg=0.559, sd=0.006], skew [0.017 vs 0.105], 100% {0.548, 0.565} (wid=0.207 ws=0.005) (gid=0.361 gs=0.014)
          skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.548, max=0.565, avg=0.559, sd=0.006], skew [0.017 vs 0.105], 100% {0.548, 0.565} (wid=0.207 ws=0.005) (gid=0.361 gs=0.014)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
            cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
            sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.725pF
            wire lengths     : top=0.000um, trunk=782.390um, leaf=9220.220um, total=10002.610um
            hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 40, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
            cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
            sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.725pF
            wire lengths     : top=0.000um, trunk=782.390um, leaf=9220.220um, total=10002.610um
            hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
            cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
            sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.725pF
            wire lengths     : top=0.000um, trunk=782.390um, leaf=9220.220um, total=10002.610um
            hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.548, max=0.565], skew [0.017 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
          cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.679pF, total=0.724pF
          wire lengths     : top=0.000um, trunk=782.390um, leaf=9220.220um, total=10002.610um
          hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
        Clock DAG net violations before routing clock trees:
          Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.001ns min=0.084ns max=0.089ns {0 <= 0.060ns, 0 <= 0.080ns, 36 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
         Logics: PADDI: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565, avg=0.559, sd=0.006], skew [0.017 vs 0.105], 100% {0.548, 0.565} (wid=0.207 ws=0.005) (gid=0.361 gs=0.014)
        Skew group summary before routing clock trees:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.548, max=0.565, avg=0.559, sd=0.006], skew [0.017 vs 0.105], 100% {0.548, 0.565} (wid=0.207 ws=0.005) (gid=0.361 gs=0.014)
          skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.548, max=0.565, avg=0.559, sd=0.006], skew [0.017 vs 0.105], 100% {0.548, 0.565} (wid=0.207 ws=0.005) (gid=0.361 gs=0.014)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 40 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:21 mem=1672.3M) ***
Total net bbox length = 6.625e+03 (3.512e+03 3.114e+03) (ext = 2.953e+02)
Move report: Detail placement moves 6 insts, mean move: 7.51 um, max move: 11.42 um 
	Max move on inst (risc_v_top_i_g17592__4319): (381.60, 342.95) --> (389.60, 346.37)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1675.4MB
Summary Report:
Instances move: 6 (out of 3746 movable)
Instances flipped: 0
Mean displacement: 7.51 um
Max displacement: 11.42 um (Instance: risc_v_top_i_g17592__4319) (381.6, 342.95) -> (389.6, 346.37)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 6.670e+03 (3.536e+03 3.134e+03) (ext = 2.953e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1675.4MB
*** Finished refinePlace (0:03:21 mem=1675.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3559).
  Restoring pStatusCts on 40 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.8 real=0:00:02.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2641 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1550
[NR-eGR] #PG Blockages       : 2641
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 518 nets ( ignored 477 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.092070e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.757260e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.042074e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.108422e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.174770e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.307808e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6602   6447 
[NR-eGR]  Metal3   (3H)          6384   1095 
[NR-eGR]  Metal4   (4V)          2019      6 
[NR-eGR]  Metal5   (5H)           124      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15129  12735 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6670um
[NR-eGR] Total length: 15129um, number of vias: 12735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10003um, number of vias: 8745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  3597 
[NR-eGR]  Metal2   (2V)          4217  4106 
[NR-eGR]  Metal3   (3H)          3889  1042 
[NR-eGR]  Metal4   (4V)          1897     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10003  8745 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2700um
[NR-eGR] Total length: 10003um, number of vias: 8745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10003um, number of vias: 8745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 1.07 sec, Curr Mem: 1683.34 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.2 real=0:00:01.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 41 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/28 06:20:57, mem=1317.2M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 28 06:20:57 2023
#
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=41)
#num needed restored net=0
#need_extraction net=0 (total=4661)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 10003 um.
#Total half perimeter of net bounding box = 2742 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 4217 um.
#Total wire length on LAYER Metal3 = 3889 um.
#Total wire length on LAYER Metal4 = 1897 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8745
#Up-Via Summary (total 8745):
#           
#-----------------------
# Metal1           3597
# Metal2           4106
# Metal3           1042
#-----------------------
#                  8745 
#
#Start routing data preparation on Tue Nov 28 06:20:57 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4659 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.94 (MB), peak = 1361.58 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1330.11 (MB), peak = 1361.58 (MB)
#Data initialization: cpu:00:00:04, real:00:00:04, mem:1.3 GB, peak:1.3 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#      574 ( 0         pin),   3569 ( 1         pin),    308 ( 2         pin),
#       91 ( 3         pin),     38 ( 4         pin),     31 ( 5         pin),
#        2 ( 6         pin),      1 ( 7         pin),      2 ( 9         pin),
#        7 (10-19      pin),      1 (30-39      pin),     16 (90-99      pin),
#       20 (100-199    pin),      1 (200-299    pin),      0 (>=2000     pin).
#Total: 4661 nets, 40 fully global routed, 41 clocks, 41 nets have extra space,
#       41 nets have layer range, 41 nets have weight, 41 nets have avoid detour,
#       41 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :       41 ( 0.9%)
#
#41 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    3597( 23%)
#Metal2        0    4116    4116( 41%)   10716( 70%)
#Metal3     3989       0    3989( 40%)    1042(  7%)
#Metal4        0    1896    1896( 19%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3989    6013   10002         15355      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        1       0       1(  0%)    3597( 40%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    4822    4822( 46%)    4590( 51%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3786       0    3786( 36%)     769(  9%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1862    1862( 18%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3788    6684   10472          8956             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.06 (MB)
#Total memory = 1347.49 (MB)
#Peak memory = 1361.58 (MB)
#End Line Assignment: cpu:00:00:05, real:00:00:04, mem:1.3 GB, peak:1.3 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 5585
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 2100 ( 37.6%)
#  Total number of shifted segments     =  268 (  4.8%)
#  Average movement of shifted segments =    5.82 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 9313 um.
#Total half perimeter of net bounding box = 2747 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3664 um.
#Total wire length on LAYER Metal3 = 3787 um.
#Total wire length on LAYER Metal4 = 1862 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8956
#Up-Via Summary (total 8956):
#           
#-----------------------
# Metal1           3597
# Metal2           4590
# Metal3            769
#-----------------------
#                  8956 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 27.76 (MB)
#Total memory = 1343.98 (MB)
#Peak memory = 1361.58 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1344.59 (MB)
#    completing 20% with 2 violations
#    elapsed time = 00:00:20, memory = 1383.80 (MB)
#    completing 30% with 2 violations
#    elapsed time = 00:00:20, memory = 1383.89 (MB)
#    completing 40% with 2 violations
#    elapsed time = 00:00:39, memory = 1383.18 (MB)
#    completing 50% with 2 violations
#    elapsed time = 00:00:45, memory = 1382.29 (MB)
#    completing 60% with 2 violations
#    elapsed time = 00:00:45, memory = 1382.29 (MB)
#    completing 70% with 1 violations
#    elapsed time = 00:01:02, memory = 1382.52 (MB)
#    completing 80% with 1 violations
#    elapsed time = 00:01:02, memory = 1382.52 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:01:16, memory = 1381.68 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:01:18, memory = 1381.29 (MB)
#   number of violations = 0
#cpu time = 00:01:19, elapsed time = 00:01:18, memory = 1344.98 (MB), peak = 1384.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 10936 um.
#Total half perimeter of net bounding box = 2747 um.
#Total wire length on LAYER Metal1 = 2 um.
#Total wire length on LAYER Metal2 = 2825 um.
#Total wire length on LAYER Metal3 = 5207 um.
#Total wire length on LAYER Metal4 = 2902 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8087
#Up-Via Summary (total 8087):
#           
#-----------------------
# Metal1           3599
# Metal2           2983
# Metal3           1505
#-----------------------
#                  8087 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = 1.02 (MB)
#Total memory = 1345.00 (MB)
#Peak memory = 1384.00 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = 1.03 (MB)
#Total memory = 1345.01 (MB)
#Peak memory = 1384.00 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:01:29
#Elapsed time = 00:01:28
#Increased memory = 32.52 (MB)
#Total memory = 1349.80 (MB)
#Peak memory = 1384.00 (MB)
#Number of warnings = 21
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 28 06:22:25 2023
#
% End globalDetailRoute (date=11/28 06:22:25, total cpu=0:01:29, real=0:01:28, peak res=1384.0M, current mem=1349.7M)
        NanoRoute done. (took cpu=0:01:29 real=0:01:28)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 40 net(s)
Set FIXED placed status on 39 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1704.45 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 8053
[NR-eGR] Read 518 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 474
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 474 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.871790e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             2   5189 
[NR-eGR]  Metal2   (2V)          5223   5319 
[NR-eGR]  Metal3   (3H)          7849   1556 
[NR-eGR]  Metal4   (4V)          3026      4 
[NR-eGR]  Metal5   (5H)             8      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        16107  12068 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6670um
[NR-eGR] Total length: 16107um, number of vias: 12068
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.34 sec, Real: 2.34 sec, Curr Mem: 1711.32 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.4 real=0:00:02.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:33 real=0:01:32)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1706.320M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after routing clock trees:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
    cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.677pF, total=0.722pF
    wire lengths     : top=0.000um, trunk=782.830um, leaf=10152.745um, total=10935.575um
    hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.002ns min=0.084ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
   Logics: PADDI: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
  Skew group summary after routing clock trees:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
  CCOpt::Phase::Routing done. (took cpu=0:01:35 real=0:01:34)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
        cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.677pF, total=0.722pF
        wire lengths     : top=0.000um, trunk=782.830um, leaf=10152.745um, total=10935.575um
        hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.002ns min=0.084ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564], skew [0.017 vs 0.105]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564], skew [0.017 vs 0.105]
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564], skew [0.017 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.9 real=0:00:00.9)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
        cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.677pF, total=0.722pF
        wire lengths     : top=0.000um, trunk=782.830um, leaf=10152.745um, total=10935.575um
        hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.002ns min=0.084ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564], skew [0.017 vs 0.105]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564], skew [0.017 vs 0.105]
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564], skew [0.017 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 41, nets tested: 41, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.677pF, total=0.722pF
      wire lengths     : top=0.000um, trunk=782.830um, leaf=10152.745um, total=10935.575um
      hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.002ns min=0.084ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
     Logics: PADDI: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
    Buffering to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
        cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.677pF, total=0.722pF
        wire lengths     : top=0.000um, trunk=782.830um, leaf=10152.745um, total=10935.575um
        hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.002ns min=0.084ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.8 real=0:00:00.8)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock DAG stats after post-conditioning:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
    cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.677pF, total=0.722pF
    wire lengths     : top=0.000um, trunk=782.830um, leaf=10152.745um, total=10935.575um
    hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.002ns min=0.084ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
   Logics: PADDI: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
  Skew group summary after post-conditioning:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.0 real=0:00:05.7)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------------
  Cell type                     Count    Area         Capacitance
  ---------------------------------------------------------------
  Buffers                        39        261.630       0.061
  Inverters                       0          0.000       0.000
  Integrated Clock Gates          0          0.000       0.000
  Non-Integrated Clock Gates      0          0.000       0.000
  Clock Logic                     1      14400.000       2.387
  All                            40      14661.630       2.448
  ---------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk       782.830
  Leaf      10152.745
  Total     10935.575
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        846.010
  Leaf        2130.140
  Total       2976.150
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    2.448    0.046    2.493
  Leaf     0.740    0.677    1.417
  Total    3.188    0.722    3.910
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  3519     0.740     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       2.387       0.000      2.387    [2.387]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       5       0.071       0.040      0.000    0.097    {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}          -
  Leaf        0.100      36       0.087       0.002      0.084    0.090    {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX16    buffer     36        246.240
  CLKBUFX12    buffer      3         15.390
  PADDI        logic       1      14400.000
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    0.547     0.564     0.017       0.105         0.005           0.002           0.558        0.006     100% {0.547, 0.564}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    0.547     0.564     0.017       0.105         0.005           0.002           0.558        0.006     100% {0.547, 0.564}
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    0.547     0.564     0.017       0.105         0.005           0.002           0.558        0.006     100% {0.547, 0.564}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.7 real=0:00:00.7)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1773.21)
Total number of fetched objects 4087
Total number of fetched objects 4087
End delay calculation. (MEM=1817.36 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1817.36 CPU=0:00:02.7 REAL=0:00:03.0)
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.35646
	 Executing: set_clock_latency -source -early -min -rise 0.24354 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.35646
	 Executing: set_clock_latency -source -late -min -rise 0.24354 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.606835
	 Executing: set_clock_latency -source -early -min -fall -0.156835 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.606835
	 Executing: set_clock_latency -source -late -min -fall -0.156835 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.35646
	 Executing: set_clock_latency -source -early -max -rise 0.24354 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.35646
	 Executing: set_clock_latency -source -late -max -rise 0.24354 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.606835
	 Executing: set_clock_latency -source -early -max -fall -0.156835 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.606835
	 Executing: set_clock_latency -source -late -max -fall -0.156835 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.103443
	 Executing: set_clock_latency -source -early -min -rise 0.496557 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.103443
	 Executing: set_clock_latency -source -late -min -rise 0.496557 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.134671
	 Executing: set_clock_latency -source -early -min -fall 0.315329 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.134671
	 Executing: set_clock_latency -source -late -min -fall 0.315329 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.103443
	 Executing: set_clock_latency -source -early -max -rise 0.496557 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.103443
	 Executing: set_clock_latency -source -late -max -rise 0.496557 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.134671
	 Executing: set_clock_latency -source -early -max -fall 0.315329 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.134671
	 Executing: set_clock_latency -source -late -max -fall 0.315329 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:05.2 real=0:00:05.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
  misc counts      : r=1, pp=0
  cell areas       : b=261.630um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14661.630um^2
  cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.448pF
  sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.677pF, total=0.722pF
  wire lengths     : top=0.000um, trunk=782.830um, leaf=10152.745um, total=10935.575um
  hp wire lengths  : top=0.000um, trunk=846.010um, leaf=2130.140um, total=2976.150um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.097ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
  Leaf  : target=0.100ns count=36 avg=0.087ns sd=0.002ns min=0.084ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 35 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 36 CLKBUFX12: 3 
 Logics: PADDI: 1 
Primary reporting skew groups after update timingGraph:
  skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
Skew group summary after update timingGraph:
  skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
  skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.547, max=0.564, avg=0.558, sd=0.006], skew [0.017 vs 0.105], 100% {0.547, 0.564} (wid=0.206 ws=0.005) (gid=0.361 gs=0.016)
Logging CTS constraint violations...
  Clock tree My_CLK has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (340.000,90.710), in power domain auto-default. Achieved capacitance of 2.387pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.600ns (+/- 0.052ns) for skew group My_CLK/ConstraintMode_WC. Achieved shortest insertion delay of 0.547ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:05.9 real=0:00:05.9)
Runtime done. (took cpu=0:02:20 real=0:02:19)
Runtime Summary
===============
Clock Runtime:  (27%) Core CTS          37.65 (Init 2.83, Construction 6.02, Implementation 17.19, eGRPC 1.28, PostConditioning 5.73, Other 4.60)
Clock Runtime:  (66%) CTS services      92.17 (RefinePlace 0.71, EarlyGlobalClock 2.44, NanoRoute 88.29, ExtractRC 0.72, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          9.08 (Init 0.78, CongRepair/EGR-DP 3.11, TimingUpdate 5.19, Other 0.00)
Clock Runtime: (100%) Total            138.89

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1314.8M, totSessionCpu=0:05:09 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #1 [begin] : totSession cpu/real = 0:05:09.8/0:06:08.9 (0.8), mem = 1669.0M
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1345.4M, totSessionCpu=0:05:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1687.0M)

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1911.41)
Total number of fetched objects 4087
Total number of fetched objects 4087
End delay calculation. (MEM=1915.42 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1915.42 CPU=0:00:04.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:05:28 mem=1915.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.874  |  3.874  |  4.223  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     2 (290)      |   -0.090   |     2 (290)      |
|   max_fanout   |      3 (3)       |     0      |     39 (39)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.546%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1481.1M, totSessionCpu=0:05:29 **
*** InitOpt #1 [finish] : cpu/real = 0:00:18.9/0:00:19.2 (1.0), totSession cpu/real = 0:05:28.7/0:06:28.1 (0.8), mem = 1828.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:05:29.5/0:06:28.9 (0.8), mem = 1828.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:05:29.9/0:06:29.3 (0.8), mem = 1828.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1828.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1828.7M) ***
*** Starting optimizing excluded clock nets MEM= 1828.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1828.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:05:30.1/0:06:29.5 (0.8), mem = 1828.7M
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.1), totSession cpu/real = 0:05:31.6/0:06:30.9 (0.8), mem = 1826.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:05:32.2/0:06:31.5 (0.8), mem = 1842.8M
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|   330|    -0.15|     0|     0|     0.00|     3|     3|     0|     0|     3.87|     0.00|       0|       0|       0| 43.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     8|     8|     0|     0|     3.87|     0.00|       8|       0|       1| 43.58%| 0:00:02.0|  1947.3M|
|     0|     0|     0.00|     0|     0|     0.00|     8|     8|     0|     0|     3.87|     0.00|       0|       0|       0| 43.58%| 0:00:00.0|  1947.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1947.3M) ***

*** Starting refinePlace (0:05:38 mem=1942.3M) ***
Total net bbox length = 6.936e+03 (3.633e+03 3.303e+03) (ext = 2.955e+02)
Move report: Detail placement moves 145 insts, mean move: 3.23 um, max move: 13.42 um 
	Max move on inst (FE_OFC4_rst_n_w): (411.80, 349.79) --> (401.80, 346.37)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1946.4MB
Summary Report:
Instances move: 145 (out of 3715 movable)
Instances flipped: 0
Mean displacement: 3.23 um
Max displacement: 13.42 um (Instance: FE_OFC4_rst_n_w) (411.8, 349.79) -> (401.8, 346.37)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 7.162e+03 (3.733e+03 3.428e+03) (ext = 2.955e+02)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1946.4MB
*** Finished refinePlace (0:05:38 mem=1946.4M) ***
*** maximum move = 13.42 um ***
*** Finished re-routing un-routed nets (1943.4M) ***

*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1943.4M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:00:06.9/0:00:07.0 (1.0), totSession cpu/real = 0:05:39.1/0:06:38.4 (0.9), mem = 1860.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1493.2M, totSessionCpu=0:05:39 **

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views: AnalysisView_WC 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:05:39.7/0:06:39.0 (0.9), mem = 1898.4M
*info: 4 io nets excluded
*info: 41 clock nets excluded
*info: 572 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|   0.000|   0.000|   43.58%|   0:00:00.0| 1917.5M|AnalysisView_WC|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1917.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1917.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:05:44.1/0:06:43.5 (0.9), mem = 1858.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:05:45.5/0:06:44.8 (0.9), mem = 1911.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 43.58
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   43.58%|        -|   0.083|   0.000|   0:00:00.0| 1917.8M|
|   43.58%|        0|   0.083|   0.000|   0:00:00.0| 1917.8M|
|   43.58%|        0|   0.083|   0.000|   0:00:00.0| 1917.8M|
|   43.58%|        0|   0.083|   0.000|   0:00:00.0| 1917.8M|
|   43.50%|       46|   0.083|   0.000|   0:00:01.0| 1945.5M|
|   43.50%|        0|   0.083|   0.000|   0:00:01.0| 1945.5M|
|   43.50%|        0|   0.083|   0.000|   0:00:00.0| 1945.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 43.50
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
*** Starting refinePlace (0:05:50 mem=1945.5M) ***
Total net bbox length = 7.157e+03 (3.726e+03 3.431e+03) (ext = 2.955e+02)
Move report: Detail placement moves 42 insts, mean move: 1.74 um, max move: 5.13 um 
	Max move on inst (risc_v_top_i_g17639__4319): (425.60, 431.87) --> (425.60, 426.74)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1948.5MB
Summary Report:
Instances move: 42 (out of 3715 movable)
Instances flipped: 0
Mean displacement: 1.74 um
Max displacement: 5.13 um (Instance: risc_v_top_i_g17639__4319) (425.6, 431.87) -> (425.6, 426.74)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: OR2X1
Total net bbox length = 7.222e+03 (3.755e+03 3.466e+03) (ext = 2.955e+02)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1948.5MB
*** Finished refinePlace (0:05:51 mem=1948.5M) ***
*** maximum move = 5.13 um ***
*** Finished re-routing un-routed nets (1945.5M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1945.5M) ***
*** AreaOpt #1 [finish] : cpu/real = 0:00:06.0/0:00:06.1 (1.0), totSession cpu/real = 0:05:51.5/0:06:50.9 (0.9), mem = 1945.5M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1865.43M, totSessionCpu=0:05:52).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:05:52 mem=1865.4M) ***
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
Timing cost in AAE based: 94.2238311807523132
Move report: Detail placement moves 77 insts, mean move: 4.65 um, max move: 15.86 um 
	Max move on inst (risc_v_top_i_g17397__6161): (399.60, 375.44) --> (394.00, 365.18)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1871.1MB
Summary Report:
Instances move: 77 (out of 3715 movable)
Instances flipped: 0
Mean displacement: 4.65 um
Max displacement: 15.86 um (Instance: risc_v_top_i_g17397__6161) (399.6, 375.44) -> (394, 365.18)
	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: NOR4X2
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1871.1MB
*** Finished refinePlace (0:05:54 mem=1871.1M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 37  Num Prerouted Wires = 7405
[NR-eGR] Read 526 nets ( ignored 37 )
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 482
[NR-eGR] Rule id: 1  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.130700e+02um
[NR-eGR] Layer group 2: route 482 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.646420e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             2   5205 
[NR-eGR]  Metal2   (2V)          5099   5337 
[NR-eGR]  Metal3   (3H)          7764   1842 
[NR-eGR]  Metal4   (4V)          3187      4 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        16053  12388 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6951um
[NR-eGR] Total length: 16053um, number of vias: 12388
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 771um, number of vias: 1005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.48 sec, Real: 2.53 sec, Curr Mem: 1837.88 MB )
Extraction called for design 'risc_v_Pad_Frame' of instances=3778 and nets=4669 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1832.883M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:05:57.2/0:06:56.7 (0.9), mem = 1852.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:05:57.5/0:06:57.0 (0.9), mem = 1852.0M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1841.96)
Total number of fetched objects 4095
End delay calculation. (MEM=1860.85 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1860.85 CPU=0:00:02.4 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:06:01.1/0:07:00.6 (0.9), mem = 1860.9M
Info: 4 io nets excluded
Info: 37 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.01|     0|     0|     0.00|     8|     8|     0|     0|     3.77|     0.00|       0|       0|       0| 43.50%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     8|     8|     0|     0|     3.77|     0.00|       0|       0|       1| 43.50%| 0:00:00.0|  1940.3M|
|     0|     0|     0.00|     0|     0|     0.00|     8|     8|     0|     0|     3.77|     0.00|       0|       0|       0| 43.50%| 0:00:00.0|  1940.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1940.3M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:06:03.0/0:07:02.5 (0.9), mem = 1859.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:06:03 mem=1859.2M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 39.147%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1859.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1371 insts, mean move: 1.70 um, max move: 27.36 um 
	Max move on inst (risc_v_top_i_ex_mem_datapath_ffd_q_reg[71]): (392.00, 361.76) --> (392.00, 389.12)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1862.3MB
Summary Report:
Instances move: 1371 (out of 3715 movable)
Instances flipped: 0
Mean displacement: 1.70 um
Max displacement: 27.36 um (Instance: risc_v_top_i_ex_mem_datapath_ffd_q_reg[71]) (392, 361.76) -> (392, 389.12)
	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFNSRX1
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1862.3MB
*** Finished refinePlace (0:06:05 mem=1862.3M) ***
Register exp ratio and priority group on 0 nets on 4095 nets : 

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'risc_v_Pad_Frame' of instances=3778 and nets=4669 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1825.402M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1823.43)
Total number of fetched objects 4095
End delay calculation. (MEM=1864.39 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1864.39 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:06:09 mem=1864.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 1496.8M, totSessionCpu=0:06:09 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.881  |  3.881  |  3.960  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      8 (8)       |    -59     |     44 (44)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.499%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:02, real = 0:01:06, mem = 1497.7M, totSessionCpu=0:06:11 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 35 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:03:22.4/0:03:25.0 (1.0), totSession cpu/real = 0:06:11.2/0:07:13.9 (0.9), mem = 1833.8M
#% End ccopt_design (date=11/28 06:23:48, total cpu=0:03:23, real=0:03:25, peak res=1548.1M, current mem=1385.9M)
Timing the design after CTS
<CMD> timeDesign -postCTS -prefix postCTS_setup
*** timeDesign #3 [begin] : totSession cpu/real = 0:06:11.4/0:07:14.1 (0.9), mem = 1734.8M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1734.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 143
[NR-eGR] Read 526 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 482
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.664570e+03um
[NR-eGR] Layer group 2: route 482 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.436742e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5203 
[NR-eGR]  Metal2   (2V)          3435   6094 
[NR-eGR]  Metal3   (3H)          7259   4751 
[NR-eGR]  Metal4   (4V)          5542     30 
[NR-eGR]  Metal5   (5H)            15      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        16251  16078 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7781um
[NR-eGR] Total length: 16251um, number of vias: 16078
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9494um, number of vias: 11932
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.95 sec, Real: 2.90 sec, Curr Mem: 1714.55 MB )
Extraction called for design 'risc_v_Pad_Frame' of instances=3778 and nets=4669 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1709.555M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1717.59)
Total number of fetched objects 4095
End delay calculation. (MEM=1774.55 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1774.55 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:06:19 mem=1774.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.754  |  3.809  |  3.754  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      8 (8)       |    -59     |     44 (44)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.499%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.72 sec
Total Real time: 12.0 sec
Total Memory Usage: 1741.96875 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:08.7/0:00:11.9 (0.7), totSession cpu/real = 0:06:20.1/0:07:26.0 (0.9), mem = 1742.0M
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:06:20.2/0:07:26.0 (0.9), mem = 1742.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1710.0M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1718)
Total number of fetched objects 4095
Total number of fetched objects 4095
End delay calculation. (MEM=1774.96 CPU=0:00:04.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1774.96 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:06:27 mem=1775.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.037  |
|           TNS (ns):| -0.840  | -0.840  |  0.000  |
|    Violating Paths:|   146   |   146   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.499%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.79 sec
Total Real time: 8.0 sec
Total Memory Usage: 1694.945312 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:07.8/0:00:07.6 (1.0), totSession cpu/real = 0:06:28.0/0:07:33.7 (0.9), mem = 1694.9M
<CMD> report_ccopt_clock_trees -file clock_trees.rpt
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1700.98)
Total number of fetched objects 4095
Total number of fetched objects 4095
End delay calculation. (MEM=1773.2 CPU=0:00:04.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1773.2 CPU=0:00:05.2 REAL=0:00:05.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:05.9 real=0:00:05.9)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
Updating latch analysis done.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_BC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:02.1 real=0:00:02.1)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.3 real=0:00:00.3)
<CMD> report_ccopt_skew_groups -file skew_groups.rpt
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_BC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:02.0 real=0:00:01.9)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
Setting Optimization Mode Option for DRV fixing
<CMD> setOptMode -fixFanoutLoad true
<CMD> setOptMode -addInstancePrefix postCTSdrv
Optimizing for DRV
<CMD> optDesign -postCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1399.0M, totSessionCpu=0:06:48 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTSdrv
setOptMode -autoSetupViews                          { AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:06:47.8/0:08:25.1 (0.8), mem = 1735.4M
*** InitOpt #2 [begin] : totSession cpu/real = 0:06:47.8/0:08:25.1 (0.8), mem = 1735.4M
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1406.9M, totSessionCpu=0:06:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1748.4M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1728.38)
Total number of fetched objects 4095
Total number of fetched objects 4095
End delay calculation. (MEM=1780.08 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1780.08 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:06:56 mem=1780.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.754  |  3.809  |  3.754  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      8 (8)       |     0      |     44 (44)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.499%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1401.4M, totSessionCpu=0:06:57 **
*** InitOpt #2 [finish] : cpu/real = 0:00:08.8/0:00:08.6 (1.0), totSession cpu/real = 0:06:56.5/0:08:33.7 (0.8), mem = 1746.3M
OPTC: m1 20.0 20.0
*** Starting optimizing excluded clock nets MEM= 1746.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1746.3M) ***
*** Starting optimizing excluded clock nets MEM= 1746.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1746.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:06:56.9/0:08:34.0 (0.8), mem = 1746.3M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:06:58.4/0:08:35.5 (0.8), mem = 1874.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:06:58.4/0:08:35.5 (0.8), mem = 1874.2M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.02|     0|     0|     0.00|     8|    16|     0|     0|     3.75|     0.00|       0|       0|       0| 43.50%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.72|     0.00|      17|       8|       3| 43.57%| 0:00:01.0|  1983.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.72|     0.00|       0|       0|       0| 43.57%| 0:00:00.0|  1983.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1983.2M) ***

*** Starting refinePlace (0:06:59 mem=1980.2M) ***
Total net bbox length = 8.062e+03 (4.060e+03 4.002e+03) (ext = 2.947e+02)
Move report: Detail placement moves 33 insts, mean move: 3.71 um, max move: 18.42 um 
	Max move on inst (postCTSdrvFE_OFC18_rst_n_w): (401.80, 366.89) --> (386.80, 370.31)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1984.2MB
Summary Report:
Instances move: 33 (out of 3740 movable)
Instances flipped: 0
Mean displacement: 3.71 um
Max displacement: 18.42 um (Instance: postCTSdrvFE_OFC18_rst_n_w) (401.8, 366.89) -> (386.8, 370.31)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.135e+03 (4.108e+03 4.027e+03) (ext = 2.947e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1984.2MB
*** Finished refinePlace (0:07:00 mem=1984.2M) ***
*** maximum move = 18.42 um ***
*** Finished re-routing un-routed nets (1981.2M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1981.2M) ***
*** DrvOpt #5 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:59.7/0:08:36.9 (0.8), mem = 1897.2M
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 143
[NR-eGR] Read 551 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 507
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.661150e+03um
[NR-eGR] Layer group 2: route 507 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.449567e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5253 
[NR-eGR]  Metal2   (2V)          3511   6148 
[NR-eGR]  Metal3   (3H)          7346   4749 
[NR-eGR]  Metal4   (4V)          5522     32 
[NR-eGR]  Metal5   (5H)             4      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        16383  16182 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8135um
[NR-eGR] Total length: 16383um, number of vias: 16182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9488um, number of vias: 11936
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.77 sec, Curr Mem: 1869.78 MB )
GigaOpt: Cleaning up extraction
Extraction called for design 'risc_v_Pad_Frame' of instances=3803 and nets=4694 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1864.777M)
GigaOpt: Cleaning up delay & timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1862.81)
Total number of fetched objects 4120
Total number of fetched objects 4120
End delay calculation. (MEM=1901.77 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1901.77 CPU=0:00:01.7 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
*** DrvOpt #6 [begin] : totSession cpu/real = 0:07:02.8/0:08:39.9 (0.8), mem = 1901.8M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.63|     0.00|       0|       0|       0| 43.57%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.63|     0.00|       0|       0|       0| 43.57%| 0:00:00.0|  1952.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1952.1M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:07:03.4/0:08:40.5 (0.8), mem = 1891.0M
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1891.0M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.633  |  3.804  |  2.633  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.568%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1528.4M, totSessionCpu=0:07:04 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1528.4M, totSessionCpu=0:07:04 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.633  |  3.804  |  2.633  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.568%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1528.5M, totSessionCpu=0:07:04 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:16.5/0:00:17.8 (0.9), totSession cpu/real = 0:07:04.3/0:08:42.8 (0.8), mem = 1885.4M
Timing design after DRV fixes
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
*** timeDesign #5 [begin] : totSession cpu/real = 0:07:04.3/0:08:42.8 (0.8), mem = 1885.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1793.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.633  |  3.804  |  2.633  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.568%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.77 sec
Total Real time: 2.0 sec
Total Memory Usage: 1793.527344 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:00.8/0:00:02.2 (0.3), totSession cpu/real = 0:07:05.0/0:08:45.0 (0.8), mem = 1793.5M
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
*** timeDesign #6 [begin] : totSession cpu/real = 0:07:05.0/0:08:45.1 (0.8), mem = 1793.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1761.5M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1769.55)
Total number of fetched objects 4120
Total number of fetched objects 4120
End delay calculation. (MEM=1810.51 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1810.51 CPU=0:00:01.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:07:07 mem=1810.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.021  |
|           TNS (ns):| -0.839  | -0.839  |  0.000  |
|    Violating Paths:|   145   |   145   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.568%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.34 sec
Total Real time: 3.0 sec
Total Memory Usage: 1731.5 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:07:07.4/0:08:47.4 (0.8), mem = 1731.5M
Setting Optimization Mode Option for Setup fixing
<CMD> setOptMode -addInstancePrefix postCTSsetup
Optimizing for Setup
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1368.1M, totSessionCpu=0:07:07 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -addInstancePrefix                       postCTSsetup
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:07:07.6/0:08:47.6 (0.8), mem = 1743.5M
*** InitOpt #3 [begin] : totSession cpu/real = 0:07:07.6/0:08:47.6 (0.8), mem = 1743.5M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1398.0M, totSessionCpu=0:07:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1757.6M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1976.41)
Total number of fetched objects 4120
Total number of fetched objects 4120
End delay calculation. (MEM=1973.41 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1973.41 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:07:12 mem=1973.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.633  |  3.804  |  2.633  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.568%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1535.7M, totSessionCpu=0:07:12 **
*** InitOpt #3 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:07:12.1/0:08:52.1 (0.8), mem = 1894.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:07:12.3/0:08:52.3 (0.8), mem = 1894.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:07:12.4/0:08:52.4 (0.8), mem = 1894.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1894.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1894.7M) ***
*** Starting optimizing excluded clock nets MEM= 1894.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1894.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:07:12.5/0:08:52.5 (0.8), mem = 1894.7M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt #7 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:07:12.9/0:08:52.9 (0.8), mem = 1894.8M
End: GigaOpt high fanout net optimization

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views: AnalysisView_WC 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:07:13.3/0:08:53.3 (0.8), mem = 1949.0M
*info: 4 io nets excluded
*info: 41 clock nets excluded
*info: 572 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|   0.000|   0.000|   43.57%|   0:00:00.0| 1987.2M|AnalysisView_WC|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1987.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1987.2M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:07:14.8/0:08:54.8 (0.8), mem = 1915.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:07:15.1/0:08:55.1 (0.8), mem = 1968.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 43.57
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   43.57%|        -|   0.083|   0.000|   0:00:00.0| 1974.5M|
|   43.57%|        0|   0.083|   0.000|   0:00:00.0| 1975.5M|
|   43.57%|        0|   0.083|   0.000|   0:00:00.0| 1975.5M|
|   43.57%|        2|   0.083|   0.000|   0:00:01.0| 2005.1M|
|   43.56%|        2|   0.083|   0.000|   0:00:00.0| 2006.1M|
|   43.56%|        0|   0.083|   0.000|   0:00:00.0| 2006.1M|
|   43.56%|        0|   0.083|   0.000|   0:00:00.0| 2006.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 43.56
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:17 mem=2006.1M) ***
Total net bbox length = 8.132e+03 (4.113e+03 4.019e+03) (ext = 2.947e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2007.1MB
Summary Report:
Instances move: 0 (out of 3738 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.132e+03 (4.113e+03 4.019e+03) (ext = 2.947e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2007.1MB
*** Finished refinePlace (0:07:17 mem=2007.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2007.1M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2007.1M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:07:16.9/0:08:56.9 (0.8), mem = 2007.1M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1927.03M, totSessionCpu=0:07:17).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:07:17 mem=1927.0M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 94.3611804137945001
Move report: Detail placement moves 86 insts, mean move: 7.19 um, max move: 25.30 um 
	Max move on inst (FE_OFC7_risc_v_top_i_id_ex_controlpath_out_0): (393.80, 353.21) --> (385.60, 370.31)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1932.7MB
Summary Report:
Instances move: 86 (out of 3738 movable)
Instances flipped: 0
Mean displacement: 7.19 um
Max displacement: 25.30 um (Instance: FE_OFC7_risc_v_top_i_id_ex_controlpath_out_0) (393.8, 353.21) -> (385.6, 370.31)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1932.7MB
*** Finished refinePlace (0:07:18 mem=1932.7M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 143
[NR-eGR] Read 549 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 505
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.664570e+03um
[NR-eGR] Layer group 2: route 505 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.418787e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5249 
[NR-eGR]  Metal2   (2V)          3389   6149 
[NR-eGR]  Metal3   (3H)          7249   4731 
[NR-eGR]  Metal4   (4V)          5463     32 
[NR-eGR]  Metal5   (5H)             4      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        16106  16161 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7835um
[NR-eGR] Total length: 16106um, number of vias: 16161
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9492um, number of vias: 11941
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.76 sec, Curr Mem: 1902.57 MB )
Extraction called for design 'risc_v_Pad_Frame' of instances=3801 and nets=4692 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1897.574M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:07:18.5/0:08:58.5 (0.8), mem = 1916.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:07:18.6/0:08:58.6 (0.8), mem = 1916.7M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1914.65)
Total number of fetched objects 4118
End delay calculation. (MEM=1941.55 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1941.55 CPU=0:00:00.9 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:07:19.8/0:08:59.8 (0.8), mem = 1941.5M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.65|     0.00|       0|       0|       0| 43.56%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.65|     0.00|       1|       0|       0| 43.56%| 0:00:00.0|  2011.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.65|     0.00|       0|       0|       0| 43.56%| 0:00:00.0|  2011.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2011.0M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:07:20.4/0:09:00.4 (0.8), mem = 1934.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:20 mem=1934.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 39.073%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1934.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2 insts, mean move: 2.77 um, max move: 3.42 um 
	Max move on inst (postCTSsetupFE_OFC33_risc_v_top_i_n_32920): (394.20, 370.31) --> (394.20, 366.89)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1937.9MB
Summary Report:
Instances move: 2 (out of 3739 movable)
Instances flipped: 0
Mean displacement: 2.77 um
Max displacement: 3.42 um (Instance: postCTSsetupFE_OFC33_risc_v_top_i_n_32920) (394.2, 370.31) -> (394.2, 366.89)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1937.9MB
*** Finished refinePlace (0:07:21 mem=1937.9M) ***
Register exp ratio and priority group on 0 nets on 4119 nets : 

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'risc_v_Pad_Frame' of instances=3802 and nets=4693 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1902.098M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1908.13)
Total number of fetched objects 4119
End delay calculation. (MEM=1949.09 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1949.09 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:07:22 mem=1949.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:14, mem = 1552.9M, totSessionCpu=0:07:22 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.651  |  3.833  |  2.651  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.560%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1553.7M, totSessionCpu=0:07:23 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:15.1/0:00:16.5 (0.9), totSession cpu/real = 0:07:22.7/0:09:04.1 (0.8), mem = 1918.5M
Timing design after Setup fixes
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
*** timeDesign #7 [begin] : totSession cpu/real = 0:07:22.7/0:09:04.1 (0.8), mem = 1918.5M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1822.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 545  Num Prerouted Wires = 19311
[NR-eGR] Read 550 nets ( ignored 545 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.846800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5251 
[NR-eGR]  Metal2   (2V)          3389   6146 
[NR-eGR]  Metal3   (3H)          7249   4731 
[NR-eGR]  Metal4   (4V)          5463     32 
[NR-eGR]  Metal5   (5H)             4      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        16107  16160 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7837um
[NR-eGR] Total length: 16107um, number of vias: 16160
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.67 sec, Curr Mem: 1837.04 MB )
Extraction called for design 'risc_v_Pad_Frame' of instances=3802 and nets=4693 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1791.039M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1799.07)
Total number of fetched objects 4119
End delay calculation. (MEM=1856.04 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1856.04 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:25 mem=1856.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.649  |  3.833  |  2.649  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.560%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.56 sec
Total Real time: 4.0 sec
Total Memory Usage: 1823.453125 Mbytes
*** timeDesign #7 [finish] : cpu/real = 0:00:02.6/0:00:04.0 (0.6), totSession cpu/real = 0:07:25.3/0:09:08.1 (0.8), mem = 1823.5M
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
*** timeDesign #8 [begin] : totSession cpu/real = 0:07:25.3/0:09:08.1 (0.8), mem = 1823.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1791.4M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1799.48)
Total number of fetched objects 4119
Total number of fetched objects 4119
End delay calculation. (MEM=1856.44 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1856.44 CPU=0:00:01.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:07:27 mem=1856.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.021  |
|           TNS (ns):| -0.865  | -0.865  |  0.000  |
|    Violating Paths:|   145   |   145   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.560%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.36 sec
Total Real time: 3.0 sec
Total Memory Usage: 1776.429688 Mbytes
*** timeDesign #8 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:07:27.7/0:09:10.5 (0.8), mem = 1776.4M
<CMD> setOptMode -addInstancePrefix postCTShold
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1392.7M, totSessionCpu=0:07:28 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTShold
setOptMode -autoSetupViews                          { AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 0:07:27.9/0:09:10.7 (0.8), mem = 1788.5M
*** InitOpt #4 [begin] : totSession cpu/real = 0:07:27.9/0:09:10.7 (0.8), mem = 1788.5M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1422.3M, totSessionCpu=0:07:29 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1800.5M)
Compute RC Scale Done ...
*** InitOpt #4 [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:07:30.4/0:09:13.3 (0.8), mem = 2021.8M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:32 mem=1908.8M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:07:31.6/0:09:14.4 (0.8), mem = 1908.8M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1908.78)
Total number of fetched objects 4119
Total number of fetched objects 4119
End delay calculation. (MEM=1960.48 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1960.48 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:07:34 mem=1960.5M)

Active hold views:
 AnalysisView_BC
  Dominating endpoints: 417
  Dominating TNS: -0.865

 AnalysisView_WC
  Dominating endpoints: 3
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:07:34 mem=1991.7M ***
Done building hold timer [2188 node(s), 2956 edge(s), 2 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:07:34 mem=1991.7M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1971.74)
Total number of fetched objects 4119
End delay calculation. (MEM=1960.48 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1960.48 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:35 mem=1960.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.8 real=0:00:03.0 totSessionCpu=0:07:35 mem=1960.5M ***

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AnalysisView_WC

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.649  |  3.833  |  2.649  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.021  |
|           TNS (ns):| -0.865  | -0.865  |  0.000  |
|    Violating Paths:|   145   |   145   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.560%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1568.0M, totSessionCpu=0:07:37 **
*** BuildHoldData #1 [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:07:36.6/0:09:19.4 (0.8), mem = 1942.6M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:07:36.6/0:09:19.4 (0.8), mem = 1942.6M
*info: Run optDesign holdfix with 1 thread.
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:07:37 mem=1999.8M density=43.560% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.87|     144|          0|       0(     0)|   43.56%|   0:00:00.0|  2025.8M|
|   1|  -0.011|    -0.87|     144|          0|       0(     0)|   43.56%|   0:00:00.0|  2025.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.87|     144|          0|       0(     0)|   43.56%|   0:00:00.0|  2025.8M|
|   1|   0.000|     0.00|       0|        121|       0(     0)|   43.99%|   0:00:01.0|  2062.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 121 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:06.8 real=0:00:06.0 totSessionCpu=0:07:38 mem=2072.5M density=43.989% ***

*info:
*info: Added a total of 121 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          121 cells of type 'CLKBUFX2' used

*** Starting refinePlace (0:07:38 mem=2059.5M) ***
Total net bbox length = 8.640e+03 (4.383e+03 4.257e+03) (ext = 2.947e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2059.5MB
Summary Report:
Instances move: 0 (out of 3860 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.640e+03 (4.383e+03 4.257e+03) (ext = 2.947e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2059.5MB
*** Finished refinePlace (0:07:39 mem=2059.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2059.5M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2059.5M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:07:39 mem=2069.5M density=43.989%) ***
**INFO: total 612 insts, 566 nets marked don't touch
**INFO: total 612 insts, 566 nets marked don't touch DB property
**INFO: total 612 insts, 566 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:07:38.8/0:09:21.7 (0.8), mem = 1976.4M
*** Steiner Routed Nets: 36.662%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.02085
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1117 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 1117
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 143
[NR-eGR] Read 671 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 627
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.664570e+03um
[NR-eGR] Layer group 2: route 627 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.495224e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2014.57 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1511.9M, totSessionCpu=0:07:40 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1930.6)
Total number of fetched objects 4240
Total number of fetched objects 4240
End delay calculation. (MEM=1968.82 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1968.82 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:07:42 mem=1968.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1908.81)
Total number of fetched objects 4240
End delay calculation. (MEM=1969.52 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1969.52 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:43 mem=1969.5M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC AnalysisView_WC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.649  |  3.833  |  2.649  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.021  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.989%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1570.7M, totSessionCpu=0:07:44 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:16.0/0:00:17.5 (0.9), totSession cpu/real = 0:07:43.9/0:09:28.2 (0.8), mem = 1946.9M
Timing design after Hold fixes
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
*** timeDesign #9 [begin] : totSession cpu/real = 0:07:43.9/0:09:28.2 (0.8), mem = 1946.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1859.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.649  |  3.833  |  2.649  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.989%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.68 sec
Total Real time: 2.0 sec
Total Memory Usage: 1860.09375 Mbytes
*** timeDesign #9 [finish] : cpu/real = 0:00:00.7/0:00:02.1 (0.3), totSession cpu/real = 0:07:44.6/0:09:30.3 (0.8), mem = 1860.1M
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
*** timeDesign #10 [begin] : totSession cpu/real = 0:07:44.6/0:09:30.3 (0.8), mem = 1860.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1824.1M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1832.12)
Total number of fetched objects 4240
Total number of fetched objects 4240
End delay calculation. (MEM=1889.08 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1889.08 CPU=0:00:01.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:07:47 mem=1889.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.021  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.989%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.45 sec
Total Real time: 3.0 sec
Total Memory Usage: 1809.070312 Mbytes
*** timeDesign #10 [finish] : cpu/real = 0:00:02.5/0:00:02.4 (1.0), totSession cpu/real = 0:07:47.1/0:09:32.7 (0.8), mem = 1809.1M
Routing the Design
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 2
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=11/28 06:26:07, mem=1418.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.42 (MB), peak = 1601.64 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          41.7
setNanoRouteMode -routeBottomRoutingLayer      2
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithSiPostRouteFix      false
setNanoRouteMode -routeWithTimingDriven        true
setNanoRouteMode -timingEngine                 {}
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1809.1M, init mem=1809.1M)
*info: Placed = 3899           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:43.99%(21182/48154)
Placement Density (including fixed std cells):43.99%(21182/48154)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1809.1M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1809.1M) ***
% Begin globalDetailRoute (date=11/28 06:26:07, mem=1418.6M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 28 06:26:07 2023
#
#Generating timing data, please wait...
#4240 total nets, 667 already routed, 667 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.84 (MB), peak = 1601.64 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#OPT Pruned View (First enabled view): AnalysisView_WC
#Default setup view is reset to AnalysisView_WC.
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1474.72 (MB), peak = 1601.64 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 76.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1474.77 (MB), peak = 1601.64 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.52 (MB), peak = 1601.64 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.53 (MB), peak = 1601.64 (MB)
#Current view: AnalysisView_WC AnalysisView_BC 
#Current enabled view: AnalysisView_WC 
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1482.54 (MB), peak = 1601.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4814)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Start routing data preparation on Tue Nov 28 06:26:10 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4812 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.37 (MB), peak = 1601.64 (MB)
#ERROR (NRDB-955) Invalid option value -routeBottomRoutingLayer 2. It is in conflict with already existing routed wires on layer 1. The option must specify a layer equal to or below the bottom-most layer for existing routes.
#	no debugging net set
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.40 (MB)
#Total memory = 1424.95 (MB)
#Peak memory = 1601.64 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
% End globalDetailRoute (date=11/28 06:26:13, total cpu=0:00:05.6, real=0:00:06.0, peak res=1425.0M, current mem=1425.0M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#***Restoring views
#Default setup view is reset to AnalysisView_WC.
#routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1408.07 (MB), peak = 1601.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           1  Global '%s' has become obsolete. It will...
*** Message Summary: 4 warning(s), 0 error(s)

#% End routeDesign (date=11/28 06:26:13, total cpu=0:00:05.9, real=0:00:06.0, peak res=1425.0M, current mem=1408.1M)
0
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
 *** Starting Verify DRC (MEM: 1874.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:46.8  ELAPSED TIME: 47.00  MEM: 4.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 06:27:49 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN153_risc_v_top_i_id_ex_datapath_out_15: no routing.
Net FE_PHN152_risc_v_top_i_id_ex_datapath_out_17: no routing.
Net FE_PHN151_risc_v_top_i_id_ex_datapath_out_16: no routing.
Net FE_PHN150_risc_v_top_i_id_ex_datapath_out_5: no routing.
Net FE_PHN149_risc_v_top_i_id_ex_datapath_out_14: no routing.
Net FE_PHN148_risc_v_top_i_id_ex_datapath_out_18: no routing.
Net FE_PHN147_risc_v_top_i_id_ex_datapath_out_30: no routing.
Net FE_PHN146_risc_v_top_i_ex_mem_datapath_out_68: no routing.
Net FE_PHN145_risc_v_top_i_id_ex_datapath_out_27: no routing.
Net FE_PHN144_risc_v_top_i_id_ex_datapath_out_11: no routing.
Net FE_PHN143_risc_v_top_i_ex_mem_datapath_out_95: no routing.
Net FE_PHN142_risc_v_top_i_id_ex_datapath_out_23: no routing.
Net FE_PHN141_risc_v_top_i_id_ex_datapath_out_21: no routing.
Net FE_PHN140_risc_v_top_i_id_ex_datapath_out_22: no routing.
Net FE_PHN139_risc_v_top_i_n_36466: no routing.
Net FE_PHN138_risc_v_top_i_ex_mem_datapath_out_73: no routing.
Net FE_PHN137_risc_v_top_i_ex_mem_datapath_out_23: no routing.
Net FE_PHN136_risc_v_top_i_id_ex_datapath_out_31: no routing.
Net FE_PHN135_risc_v_top_i_id_ex_datapath_out_29: no routing.
Net FE_PHN134_risc_v_top_i_id_ex_datapath_out_19: no routing.
Net FE_PHN133_risc_v_top_i_id_ex_datapath_out_8: no routing.
Net FE_PHN132_risc_v_top_i_ex_mem_datapath_out_75: no routing.
Net FE_PHN131_risc_v_top_i_id_ex_datapath_out_24: no routing.
Net FE_PHN130_risc_v_top_i_id_ex_datapath_out_20: no routing.
Net FE_PHN129_risc_v_top_i_ex_mem_datapath_out_76: no routing.
Net FE_PHN128_risc_v_top_i_ex_mem_datapath_out_94: no routing.
Net FE_PHN127_risc_v_top_i_ex_mem_datapath_out_96: no routing.
Net FE_PHN126_risc_v_top_i_id_ex_datapath_out_9: no routing.
Net FE_PHN125_risc_v_top_i_ex_mem_datapath_out_80: no routing.
Net FE_PHN124_risc_v_top_i_id_ex_datapath_out_10: no routing.
Net FE_PHN123_risc_v_top_i_ex_mem_datapath_out_72: no routing.
Net FE_PHN122_risc_v_top_i_ex_mem_datapath_out_90: no routing.
Net FE_PHN121_risc_v_top_i_ex_mem_datapath_out_89: no routing.
Net FE_PHN120_risc_v_top_i_ex_mem_datapath_out_12: no routing.
Net FE_PHN119_risc_v_top_i_ex_mem_datapath_out_3: no routing.
Net FE_PHN118_risc_v_top_i_ex_mem_datapath_out_79: no routing.
Net FE_PHN117_risc_v_top_i_if_id_datapath_out_9: no routing.
Net FE_PHN116_risc_v_top_i_ex_mem_datapath_out_74: no routing.
Net FE_PHN115_risc_v_top_i_ex_mem_datapath_out_70: no routing.
Net FE_PHN114_risc_v_top_i_n_36402: no routing.
Net FE_PHN113_risc_v_top_i_ex_mem_datapath_out_81: no routing.
Net FE_PHN112_risc_v_top_i_ex_mem_datapath_out_84: no routing.
Net FE_PHN111_risc_v_top_i_ex_mem_datapath_out_78: no routing.
Net FE_PHN110_risc_v_top_i_ex_mem_datapath_out_92: no routing.
Net FE_PHN109_risc_v_top_i_ex_mem_datapath_out_85: no routing.
Net FE_PHN108_risc_v_top_i_if_id_datapath_out_14: no routing.
Net FE_PHN107_risc_v_top_i_ex_mem_datapath_out_82: no routing.
Net FE_PHN106_risc_v_top_i_ex_mem_datapath_out_83: no routing.
Net FE_PHN105_risc_v_top_i_if_id_datapath_out_11: no routing.
Net FE_PHN104_risc_v_top_i_id_ex_datapath_out_2: no routing.
Net FE_PHN103_risc_v_top_i_ex_mem_datapath_out_91: no routing.
Net FE_PHN102_risc_v_top_i_ex_mem_datapath_out_67: no routing.
Net FE_PHN101_risc_v_top_i_id_ex_datapath_out_3: no routing.
Net FE_PHN100_risc_v_top_i_if_id_datapath_out_13: no routing.
Net FE_PHN99_risc_v_top_i_ex_mem_datapath_out_15: no routing.
Net FE_PHN98_risc_v_top_i_if_id_datapath_out_29: no routing.
Net FE_PHN97_risc_v_top_i_ex_mem_datapath_out_93: no routing.
Net FE_PHN96_risc_v_top_i_ex_mem_datapath_out_88: no routing.
Net FE_PHN95_risc_v_top_i_if_id_datapath_out_19: no routing.
Net FE_PHN94_risc_v_top_i_ex_mem_datapath_out_21: no routing.
Net FE_PHN93_risc_v_top_i_uart_IP_module_uart_tx_finish: no routing.
Net FE_PHN92_risc_v_top_i_ex_mem_datapath_out_20: no routing.
Net FE_PHN91_risc_v_top_i_if_id_datapath_out_24: no routing.
Net FE_PHN90_risc_v_top_i_if_id_datapath_out_27: no routing.
Net FE_PHN89_risc_v_top_i_if_id_datapath_out_22: no routing.
Net FE_PHN88_risc_v_top_i_ex_mem_datapath_out_87: no routing.
Net FE_PHN87_risc_v_top_i_if_id_datapath_out_7: no routing.
Net FE_PHN86_risc_v_top_i_ex_mem_datapath_out_8: no routing.
Net FE_PHN85_risc_v_top_i_if_id_datapath_out_4: no routing.
Net FE_PHN84_risc_v_top_i_ex_mem_datapath_out_25: no routing.
Net FE_PHN83_risc_v_top_i_ex_mem_datapath_out_10: no routing.
Net FE_PHN82_risc_v_top_i_if_id_datapath_out_31: no routing.
Net FE_PHN81_risc_v_top_i_if_id_datapath_out_30: no routing.
Net FE_PHN80_risc_v_top_i_ex_mem_datapath_out_31: no routing.
Net FE_PHN79_risc_v_top_i_ex_mem_datapath_out_13: no routing.
Net FE_PHN78_risc_v_top_i_ex_mem_datapath_out_9: no routing.
Net FE_PHN77_risc_v_top_i_if_id_datapath_out_5: no routing.
Net FE_PHN76_risc_v_top_i_if_id_datapath_out_17: no routing.
Net FE_PHN75_risc_v_top_i_ex_mem_datapath_out_6: no routing.
Net FE_PHN74_risc_v_top_i_if_id_datapath_out_3: no routing.
Net FE_PHN73_risc_v_top_i_if_id_datapath_out_2: no routing.
Net FE_PHN72_risc_v_top_i_ex_mem_datapath_out_5: no routing.
Net FE_PHN71_risc_v_top_i_ex_mem_datapath_out_24: no routing.
Net FE_PHN70_risc_v_top_i_if_id_datapath_out_6: no routing.
Net FE_PHN69_risc_v_top_i_ex_mem_datapath_out_29: no routing.
Net FE_PHN68_risc_v_top_i_if_id_datapath_out_20: no routing.
Net FE_PHN67_risc_v_top_i_if_id_datapath_out_16: no routing.
Net FE_PHN66_risc_v_top_i_ex_mem_datapath_out_11: no routing.
Net FE_PHN65_risc_v_top_i_ex_mem_datapath_out_7: no routing.
Net FE_PHN64_risc_v_top_i_if_id_datapath_out_28: no routing.
Net FE_PHN63_risc_v_top_i_uart_IP_module_rx_data_3: no routing.
Net FE_PHN62_risc_v_top_i_if_id_datapath_out_21: no routing.
Net FE_PHN61_risc_v_top_i_ex_mem_datapath_out_19: no routing.
Net FE_PHN60_risc_v_top_i_if_id_datapath_out_15: no routing.
Net FE_PHN59_risc_v_top_i_if_id_datapath_out_8: no routing.
Net FE_PHN58_risc_v_top_i_ex_mem_datapath_out_4: no routing.
Net FE_PHN57_risc_v_top_i_if_id_datapath_out_23: no routing.
Net FE_PHN56_risc_v_top_i_ex_mem_datapath_out_17: no routing.
Net FE_PHN55_risc_v_top_i_ex_mem_datapath_out_16: no routing.
Net FE_PHN54_risc_v_top_i_uart_IP_module_rx_data_2: no routing.
Net FE_PHN53_risc_v_top_i_ex_mem_datapath_out_2: no routing.
Net FE_PHN52_risc_v_top_i_ex_mem_datapath_out_22: no routing.
Net FE_PHN51_risc_v_top_i_if_id_datapath_out_26: no routing.
Net FE_PHN50_risc_v_top_i_uart_IP_module_rx_data_5: no routing.
Net FE_PHN49_risc_v_top_i_ex_mem_datapath_out_30: no routing.
Net FE_PHN48_risc_v_top_i_ex_mem_datapath_out_18: no routing.
Net FE_PHN47_risc_v_top_i_if_id_datapath_out_12: no routing.
Net FE_PHN46_risc_v_top_i_ex_mem_datapath_out_86: no routing.
Net FE_PHN45_risc_v_top_i_if_id_datapath_out_10: no routing.
Net FE_PHN44_risc_v_top_i_uart_IP_module_rx_data_4: no routing.
Net FE_PHN43_risc_v_top_i_uart_IP_module_rx_flag: no routing.
Net FE_PHN42_risc_v_top_i_if_id_datapath_out_25: no routing.
Net FE_PHN41_risc_v_top_i_uart_IP_module_rx_data_1: no routing.
Net FE_PHN40_risc_v_top_i_uart_IP_module_rx_data_0: no routing.
Net FE_PHN39_risc_v_top_i_ex_mem_datapath_out_14: no routing.
Net FE_PHN38_risc_v_top_i_uart_IP_module_rx_data_6: no routing.
Net FE_PHN37_risc_v_top_i_uart_IP_module_rx_data_7: no routing.
Net FE_PHN36_risc_v_top_i_ex_mem_datapath_out_28: no routing.
Net FE_PHN35_risc_v_top_i_ex_mem_datapath_out_27: no routing.
Net FE_PHN34_risc_v_top_i_ex_mem_datapath_out_26: no routing.
Net FE_PHN33_risc_v_top_i_if_id_datapath_out_18: no routing.
Net FE_OFN33_risc_v_top_i_n_32920: no routing.
Net FE_OFN32_n: no routing.
Net FE_OFN31_n: no routing.
Net FE_OFN30_n: no routing.
Net FE_OFN29_n: no routing.
Net FE_OFN27_n: no routing.
Net FE_OFN26_n: no routing.
Net FE_OFN25_n: no routing.
Net FE_OFN24_n: no routing.
Net FE_OFN23_n: no routing.
Net FE_OFN22_n: no routing.
Net FE_OFN21_n: no routing.
Net FE_OFN20_n: no routing.
Net FE_OFN19_n: no routing.
Net FE_OFN18_n: no routing.
Net FE_OFN17_rst_n_w: no routing.
Net FE_OFN16_rst_n_w: no routing.
Net FE_OFN14_rst_n_w: no routing.
Net FE_OFN13_rst_n_w: no routing.
Net FE_OFN12_rst_n_w: no routing.
Net FE_OFN11_rst_n_w: no routing.
Net FE_OFN10_risc_v_top_i_n_33251: no routing.
Net FE_OFN9_risc_v_top_i_n_32928: no routing.
Net FE_OFN8_risc_v_top_i_id_ex_controlpath_out_0: no routing.
Net FE_OFN7_risc_v_top_i_id_ex_controlpath_out_0: no routing.
Net FE_OFN6_rst_n_w: no routing.
Net FE_OFN5_rst_n_w: no routing.
Net FE_OFN4_rst_n_w: no routing.
Net FE_OFN3_rst_n_w: no routing.
Net FE_OFN2_rst_n_w: no routing.
Net FE_OFN1_rst_n_w: no routing.
Net FE_OFN0_rst_n_w: no routing.
Net CTS_36: no routing.
Net CTS_35: no routing.
Net CTS_34: no routing.
Net CTS_33: no routing.
Net CTS_32: no routing.
Net CTS_31: no routing.
Net CTS_30: no routing.
Net CTS_29: no routing.
Net CTS_28: no routing.
Net CTS_39: no routing.
Net CTS_38: no routing.
Net CTS_24: no routing.
Net CTS_23: no routing.
Net CTS_22: no routing.
Net CTS_21: no routing.
Net CTS_20: no routing.
Net CTS_19: no routing.
Net CTS_18: no routing.
Net CTS_17: no routing.
Net CTS_16: no routing.
Net CTS_15: no routing.
Net CTS_14: no routing.
Net CTS_27: no routing.
Net CTS_26: no routing.
Net CTS_10: no routing.
Net CTS_9: no routing.
Net CTS_8: no routing.
Net CTS_7: no routing.
Net CTS_6: no routing.
Net CTS_5: no routing.
Net CTS_4: no routing.
Net CTS_3: no routing.
Net CTS_2: no routing.
Net CTS_1: no routing.
Net CTS_13: no routing.
Net CTS_12: no routing.
Net risc_v_top_i_id_ex_datapath_out[31]: no routing.
Net risc_v_top_i_id_ex_datapath_out[30]: no routing.
Net risc_v_top_i_id_ex_datapath_out[29]: no routing.
Net risc_v_top_i_id_ex_datapath_out[28]: no routing.
Net risc_v_top_i_id_ex_datapath_out[27]: no routing.
Net risc_v_top_i_id_ex_datapath_out[26]: no routing.
Net risc_v_top_i_id_ex_datapath_out[25]: no routing.
Net risc_v_top_i_id_ex_datapath_out[24]: no routing.
Net risc_v_top_i_id_ex_datapath_out[23]: no routing.
Net risc_v_top_i_id_ex_datapath_out[22]: no routing.
Net risc_v_top_i_id_ex_datapath_out[21]: no routing.
Net risc_v_top_i_id_ex_datapath_out[20]: no routing.
Net risc_v_top_i_id_ex_datapath_out[19]: no routing.
Net risc_v_top_i_id_ex_datapath_out[18]: no routing.
Net risc_v_top_i_id_ex_datapath_out[17]: no routing.
Net risc_v_top_i_id_ex_datapath_out[16]: no routing.
Net risc_v_top_i_id_ex_datapath_out[15]: no routing.
Net risc_v_top_i_id_ex_datapath_out[14]: no routing.
Net risc_v_top_i_id_ex_datapath_out[13]: no routing.
Net risc_v_top_i_id_ex_datapath_out[12]: no routing.
Net risc_v_top_i_id_ex_datapath_out[11]: no routing.
Net risc_v_top_i_id_ex_datapath_out[10]: no routing.
Net risc_v_top_i_id_ex_datapath_out[9]: no routing.
Net risc_v_top_i_id_ex_datapath_out[8]: no routing.
Net risc_v_top_i_id_ex_datapath_out[7]: no routing.
Net risc_v_top_i_id_ex_datapath_out[6]: no routing.
Net risc_v_top_i_id_ex_datapath_out[5]: no routing.
Net risc_v_top_i_id_ex_datapath_out[4]: no routing.
Net risc_v_top_i_id_ex_datapath_out[3]: no routing.
Net risc_v_top_i_id_ex_datapath_out[2]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[96]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[95]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[94]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[93]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[92]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[91]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[90]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[89]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[88]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[87]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[86]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[85]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[84]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[83]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[82]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[81]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[80]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[79]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[78]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[77]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[76]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[75]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[74]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[73]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[72]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[71]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[70]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[69]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[68]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[67]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[31]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[30]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[29]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[28]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[27]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[26]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[25]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[24]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[23]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[22]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[21]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[20]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[19]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[18]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[17]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[16]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[15]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[14]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[13]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[12]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[11]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[10]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[9]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[8]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[7]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[6]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[5]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[4]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[3]: no routing.
Net risc_v_top_i_ex_mem_datapath_out[2]: no routing.
Net risc_v_top_i_id_ex_controlpath_out[0]: no routing.
Net risc_v_top_i_if_id_datapath_out[31]: no routing.
Net risc_v_top_i_if_id_datapath_out[30]: no routing.
Net risc_v_top_i_if_id_datapath_out[29]: no routing.
Net risc_v_top_i_if_id_datapath_out[28]: no routing.
Net risc_v_top_i_if_id_datapath_out[27]: no routing.
Net risc_v_top_i_if_id_datapath_out[26]: no routing.
Net risc_v_top_i_if_id_datapath_out[25]: no routing.
Net risc_v_top_i_if_id_datapath_out[24]: no routing.
Net risc_v_top_i_if_id_datapath_out[23]: no routing.
Net risc_v_top_i_if_id_datapath_out[22]: no routing.
Net risc_v_top_i_if_id_datapath_out[21]: no routing.
Net risc_v_top_i_if_id_datapath_out[20]: no routing.
Net risc_v_top_i_if_id_datapath_out[19]: no routing.
Net risc_v_top_i_if_id_datapath_out[18]: no routing.
Net risc_v_top_i_if_id_datapath_out[17]: no routing.
Net risc_v_top_i_if_id_datapath_out[16]: no routing.
Net risc_v_top_i_if_id_datapath_out[15]: no routing.
Net risc_v_top_i_if_id_datapath_out[14]: no routing.
Net risc_v_top_i_if_id_datapath_out[13]: no routing.
Net risc_v_top_i_if_id_datapath_out[12]: no routing.
Net risc_v_top_i_if_id_datapath_out[11]: no routing.
Net risc_v_top_i_if_id_datapath_out[10]: no routing.
Net risc_v_top_i_if_id_datapath_out[9]: no routing.
Net risc_v_top_i_if_id_datapath_out[8]: no routing.
Net risc_v_top_i_if_id_datapath_out[7]: no routing.
Net risc_v_top_i_if_id_datapath_out[6]: no routing.
Net risc_v_top_i_if_id_datapath_out[5]: no routing.
Net risc_v_top_i_if_id_datapath_out[4]: no routing.
Net risc_v_top_i_if_id_datapath_out[3]: no routing.
Net risc_v_top_i_if_id_datapath_out[2]: no routing.
Net risc_v_top_i_pc_out[31]: no routing.
Net risc_v_top_i_pc_out[30]: no routing.
Net risc_v_top_i_pc_out[29]: no routing.
Net risc_v_top_i_pc_out[28]: no routing.
Net risc_v_top_i_pc_out[27]: no routing.
Net risc_v_top_i_pc_out[26]: no routing.
Net risc_v_top_i_pc_out[25]: no routing.
Net risc_v_top_i_pc_out[24]: no routing.
Net risc_v_top_i_pc_out[23]: no routing.
Net risc_v_top_i_pc_out[22]: no routing.
Net risc_v_top_i_pc_out[21]: no routing.
Net risc_v_top_i_pc_out[20]: no routing.
Net risc_v_top_i_pc_out[19]: no routing.
Net risc_v_top_i_pc_out[18]: no routing.
Net risc_v_top_i_pc_out[17]: no routing.
Net risc_v_top_i_pc_out[16]: no routing.
Net risc_v_top_i_pc_out[15]: no routing.
Net risc_v_top_i_pc_out[14]: no routing.
Net risc_v_top_i_pc_out[13]: no routing.
Net risc_v_top_i_pc_out[12]: no routing.
Net risc_v_top_i_pc_out[11]: no routing.
Net risc_v_top_i_pc_out[10]: no routing.
Net risc_v_top_i_pc_out[9]: no routing.
Net risc_v_top_i_pc_out[8]: no routing.
Net risc_v_top_i_pc_out[7]: no routing.
Net risc_v_top_i_pc_out[6]: no routing.
Net risc_v_top_i_pc_out[5]: no routing.
Net risc_v_top_i_pc_out[4]: no routing.
Net risc_v_top_i_pc_out[3]: no routing.
Net risc_v_top_i_pc_out[2]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[3][0]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[7]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[6]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[5]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[4]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[3]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[2]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[1]: no routing.
Net risc_v_top_i_uart_IP_module_rx_data[0]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][7]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][6]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][5]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][4]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][3]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][2]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][1]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[4][0]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[5][0]: no routing.
Net risc_v_top_i_uart_IP_module_uart_val[7][0]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[12]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[11]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[10]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[9]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[8]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[7]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[6]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[5]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[4]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[3]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[2]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[1]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count[0]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[3]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[2]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[1]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_count_bits_w[0]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state[2]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state[1]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state[0]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[8]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[7]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[6]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[5]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[4]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[3]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[2]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[1]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_Q_SR_w[0]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[17]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[16]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[15]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[14]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[13]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[12]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[11]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[10]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[9]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[8]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[7]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[6]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[5]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[4]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[3]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[2]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[1]: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta[0]: no routing.
Net n_8: no routing.
Net n_9: no routing.
Net n_10: no routing.
Net n_11: no routing.
Net n_12: no routing.
Net n_13: no routing.
Net n_14: no routing.
Net n_15: no routing.
Net n_16: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_169: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_171: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_173: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_175: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_177: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_179: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_181: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_183: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_185: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_187: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_189: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_191: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_193: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_195: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_197: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_199: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_201: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_203: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_205: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_207: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_209: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_211: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_213: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_215: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_217: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_219: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_221: no routing.
Net risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_n_223: no routing.
Net risc_v_top_i_n_45: no routing.
Net risc_v_top_i_n_69: no routing.
Net risc_v_top_i_n_71: no routing.
Net risc_v_top_i_n_13281: no routing.
Net risc_v_top_i_n_13282: no routing.
Net risc_v_top_i_n_13283: no routing.
Net risc_v_top_i_n_13284: no routing.
Net risc_v_top_i_n_13285: no routing.
Net risc_v_top_i_n_13286: no routing.
Net risc_v_top_i_n_13287: no routing.
Net risc_v_top_i_n_13288: no routing.
Net risc_v_top_i_n_13289: no routing.
Net risc_v_top_i_n_13290: no routing.
Net risc_v_top_i_n_13291: no routing.
Net risc_v_top_i_n_13292: no routing.
Net risc_v_top_i_n_13293: no routing.
Net risc_v_top_i_n_13294: no routing.
Net risc_v_top_i_n_13295: no routing.
Net risc_v_top_i_n_13296: no routing.
Net risc_v_top_i_n_13297: no routing.
Net risc_v_top_i_n_13298: no routing.
Net risc_v_top_i_n_13299: no routing.
Net risc_v_top_i_n_13300: no routing.
Net risc_v_top_i_n_13301: no routing.
Net risc_v_top_i_n_13302: no routing.
Net risc_v_top_i_n_13303: no routing.
Net risc_v_top_i_n_13304: no routing.
Net risc_v_top_i_n_13305: no routing.
Net risc_v_top_i_n_13306: no routing.
Net risc_v_top_i_n_13307: no routing.
Net risc_v_top_i_n_13308: no routing.
Net risc_v_top_i_n_13309: no routing.
Net risc_v_top_i_n_32875: no routing.
Net risc_v_top_i_n_32876: no routing.
Net risc_v_top_i_n_32878: no routing.
Net risc_v_top_i_n_32879: no routing.
Net risc_v_top_i_n_32880: no routing.
Net risc_v_top_i_n_32881: no routing.
Net risc_v_top_i_n_32882: no routing.
Net risc_v_top_i_n_32883: no routing.
Net risc_v_top_i_n_32884: no routing.
Net risc_v_top_i_n_32886: no routing.
Net risc_v_top_i_n_32890: no routing.
Net risc_v_top_i_n_32895: no routing.
Net risc_v_top_i_n_32896: no routing.
Net risc_v_top_i_n_32897: no routing.
Net risc_v_top_i_n_32898: no routing.
Net risc_v_top_i_n_32899: no routing.
Net risc_v_top_i_n_32902: no routing.
Net risc_v_top_i_n_32907: no routing.
Net risc_v_top_i_n_32909: no routing.
Net risc_v_top_i_n_32910: no routing.
Net risc_v_top_i_n_32915: no routing.
Net risc_v_top_i_n_32920: no routing.
Net risc_v_top_i_n_32928: no routing.
Net risc_v_top_i_n_32933: no routing.
Net risc_v_top_i_n_32941: no routing.
Net risc_v_top_i_n_32942: no routing.
Net risc_v_top_i_n_32943: no routing.
Net risc_v_top_i_n_32944: no routing.
Net risc_v_top_i_n_32945: no routing.
Net risc_v_top_i_n_32979: no routing.
Net risc_v_top_i_n_32980: no routing.
Net risc_v_top_i_n_32981: no routing.
Net risc_v_top_i_n_33005: no routing.
Net risc_v_top_i_n_33009: no routing.
Net risc_v_top_i_n_33013: no routing.
Net risc_v_top_i_n_33015: no routing.
Net risc_v_top_i_n_33017: no routing.
Net risc_v_top_i_n_33019: no routing.
Net risc_v_top_i_n_33021: no routing.
Net risc_v_top_i_n_33023: no routing.
Net risc_v_top_i_n_33025: no routing.
Net risc_v_top_i_n_33027: no routing.
Net risc_v_top_i_n_33031: no routing.
Net risc_v_top_i_n_33035: no routing.
Net risc_v_top_i_n_33036: no routing.
Net risc_v_top_i_n_33042: no routing.
Net risc_v_top_i_n_33044: no routing.
Net risc_v_top_i_n_33045: no routing.
Net risc_v_top_i_n_33046: no routing.
Net risc_v_top_i_n_33047: no routing.
Net risc_v_top_i_n_33048: no routing.
Net risc_v_top_i_n_33049: no routing.
Net risc_v_top_i_n_33050: no routing.
Net risc_v_top_i_n_33051: no routing.
Net risc_v_top_i_n_33052: no routing.
Net risc_v_top_i_n_33053: no routing.
Net risc_v_top_i_n_33054: no routing.
Net risc_v_top_i_n_33055: no routing.
Net risc_v_top_i_n_33056: no routing.
Net risc_v_top_i_n_33057: no routing.
Net risc_v_top_i_n_33058: no routing.
Net risc_v_top_i_n_33059: no routing.
Net risc_v_top_i_n_33060: no routing.
Net risc_v_top_i_n_33061: no routing.
Net risc_v_top_i_n_33062: no routing.
Net risc_v_top_i_n_33063: no routing.
Net risc_v_top_i_n_33064: no routing.
Net risc_v_top_i_n_33065: no routing.
Net risc_v_top_i_n_33066: no routing.
Net risc_v_top_i_n_33067: no routing.
Net risc_v_top_i_n_33068: no routing.
Net risc_v_top_i_n_33069: no routing.
Net risc_v_top_i_n_33070: no routing.
Net risc_v_top_i_n_33071: no routing.
Net risc_v_top_i_n_33072: no routing.
Net risc_v_top_i_n_33086: no routing.
Net risc_v_top_i_n_33088: no routing.
Net risc_v_top_i_n_33090: no routing.
Net risc_v_top_i_n_33099: no routing.
Net risc_v_top_i_n_33103: no routing.
Net risc_v_top_i_n_33105: no routing.
Net risc_v_top_i_n_33106: no routing.
Net risc_v_top_i_n_33107: no routing.
Net risc_v_top_i_n_33108: no routing.
Net risc_v_top_i_n_33111: no routing.
Net risc_v_top_i_n_33118: no routing.
Net risc_v_top_i_n_33121: no routing.
Net risc_v_top_i_n_33123: no routing.
Net risc_v_top_i_n_33125: no routing.
Net risc_v_top_i_n_33131: no routing.
Net risc_v_top_i_n_33132: no routing.
Net risc_v_top_i_n_33133: no routing.
Net risc_v_top_i_n_33136: no routing.
Net risc_v_top_i_n_33138: no routing.
Net risc_v_top_i_n_33143: no routing.
Net risc_v_top_i_n_33148: no routing.
Net risc_v_top_i_n_33152: no routing.
Net risc_v_top_i_n_33154: no routing.
Net risc_v_top_i_n_33155: no routing.
Net risc_v_top_i_n_33237: no routing.
Net risc_v_top_i_n_33238: no routing.
Net risc_v_top_i_n_33239: no routing.
Net risc_v_top_i_n_33240: no routing.
Net risc_v_top_i_n_33241: no routing.
Net risc_v_top_i_n_33242: no routing.
Net risc_v_top_i_n_33243: no routing.
Net risc_v_top_i_n_33244: no routing.
Net risc_v_top_i_n_33245: no routing.
Net risc_v_top_i_n_33246: no routing.
Net risc_v_top_i_n_33247: no routing.
Net risc_v_top_i_n_33248: no routing.
Net risc_v_top_i_n_33249: no routing.
Net risc_v_top_i_n_33251: no routing.
Net risc_v_top_i_n_33253: no routing.
Net risc_v_top_i_n_33254: no routing.
Net risc_v_top_i_n_33255: no routing.
Net risc_v_top_i_n_33257: no routing.
Net risc_v_top_i_n_33258: no routing.
Net risc_v_top_i_n_33259: no routing.
Net risc_v_top_i_n_33260: no routing.
Net risc_v_top_i_n_33261: no routing.
Net risc_v_top_i_n_33263: no routing.
Net risc_v_top_i_n_33264: no routing.
Net risc_v_top_i_n_33266: no routing.
Net risc_v_top_i_n_33267: no routing.
Net risc_v_top_i_n_33268: no routing.
Net risc_v_top_i_n_33269: no routing.
Net risc_v_top_i_n_33270: no routing.
Net risc_v_top_i_n_34783: no routing.
Net risc_v_top_i_n_34784: no routing.
Net risc_v_top_i_n_34785: no routing.
Net risc_v_top_i_n_34786: no routing.
Net risc_v_top_i_n_36398: no routing.
Net risc_v_top_i_n_36399: no routing.
Net risc_v_top_i_n_36400: no routing.
Net risc_v_top_i_n_36401: no routing.
Net risc_v_top_i_n_36402: no routing.
Net risc_v_top_i_n_36414: no routing.
Net risc_v_top_i_n_36416: no routing.
Net risc_v_top_i_n_36418: no routing.
Net risc_v_top_i_n_36448: no routing.
Net risc_v_top_i_n_36458: no routing.
Net risc_v_top_i_n_36462: no routing.
Net risc_v_top_i_n_36466: no routing.
Net risc_v_top_i_n_36467: no routing.
Net risc_v_top_i_n_36470: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_parity_received: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_229: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_231: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_235: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_238: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_240: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_242: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_244: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_246: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_249: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_250: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_252: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_256: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_257: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_261: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_265: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_269: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_271: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_272: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_275: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42_n_278: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_181: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_182: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_183: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_184: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_185: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_186: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_187: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_188: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_189: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_190: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_191: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_192: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_193: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_194: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_195: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_196: no routing.
Net risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_n_197: no routing.
Net risc_v_top_i_uart_IP_module_rx_flag: no routing.
Net risc_v_top_i_uart_IP_module_uart_tx_finish: no routing.
Net rst_n_w: no routing.
Net rx_w: no routing.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    663 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
    6 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    669 total info(s) created.
End Summary

End Time: Tue Nov 28 06:27:50 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 669 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.8  MEM: 0.000M)

<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Nov 28 06:28:13 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
Found missing via(s) on net VDD.
*** Checking Net VSS
Found missing via(s) on net VSS.
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
    8 Problem(s) Found between Layers: Metal2 and Metal3.
    8 total info(s) created.
End Summary

End Time: Tue Nov 28 06:28:13 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 8 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.004M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 246.645 491.16 251.675 497.86
<CMD> zoomBox 244.56400 490.23850 253.90950 498.12100
<CMD> zoomBox 242.96400 487.87900 255.89950 498.78950
<CMD> zoomBox 240.74600 484.61350 258.65050 499.71550
<CMD> zoomBox 239.74950 481.54450 264.53100 502.44700
<CMD> zoomBox 233.21850 473.42550 273.57250 507.46300
<CMD> zoomBox 226.74150 465.26500 282.59500 512.37550
<CMD> zoomBox 222.62300 460.07550 288.33300 515.49950
<CMD> zoomBox 217.77750 453.97000 295.08350 519.17500
<CMD> zoomBox 205.37050 438.37450 312.36900 528.62400
<CMD> zoomBox 188.19800 416.78950 336.29300 541.70250
<CMD> zoomBox 164.42950 386.91350 369.40600 559.80450
<CMD> zoomBox 174.61150 403.18150 348.84200 550.13900
<CMD> zoomBox 191.48900 429.38300 317.37100 535.56050
<CMD> zoomBox 205.49800 447.52900 296.44750 524.24200
<CMD> zoomBox 215.88050 460.19700 281.59200 515.62250
<CMD> zoomBox 224.86800 469.11300 272.34500 509.15850
<CMD> zoomBox 228.81050 472.79800 269.16650 506.83700
<CMD> zoomBox 234.63450 477.78200 263.79150 502.37500
<CMD> zoomBox 236.94300 479.68300 261.72650 500.58700
<CMD> zoomBox 238.90500 481.29900 259.97100 499.06750
<CMD> uiSetTool addVia
<CMD> report_via -name_only -special
<CMD> setEditMode -via_cut_layer Via1
<CMD> setEditMode -cut_class {}
<CMD> setEditMode -via_cell_name 0x0
<CMD> setEditMode -via_cut_layer Via2
<CMD> zoomBox 240.42100 483.28550 258.32750 498.38900
<CMD> editAddVia 249.27 494.984
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> editAddVia 249.3625 486.2505
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 246.645 422.12 251.675 428.82
<CMD> zoomBox 246.645 422.12 251.675 428.82
<CMD> editAddVia 249.36 425.8195
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 482.13 246.645 488.83 250.2
<CMD> zoomBox 482.13 246.645 488.83 250.2
<CMD> editAddVia 485.7615 248.431
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 246.645 302.12 251.675 308.82
<CMD> editAddVia 249.206 305.727
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 491.17 246.645 497.87 250.2
<CMD> zoomBox 490.54450 245.10100 498.42700 251.74950
<CMD> zoomBox 488.92650 243.78100 499.83700 252.98350
<CMD> zoomBox 486.68200 241.93750 501.78350 254.67500
<CMD> zoomBox 483.58250 239.39350 504.48450 257.02350
<CMD> zoomBox 479.31350 235.79950 508.24400 260.20150
<CMD> zoomBox 476.59850 233.50750 510.63500 262.21600
<CMD> zoomBox 479.37900 235.60100 508.31000 260.00350
<CMD> zoomBox 483.75150 238.86200 504.65450 256.49300
<CMD> zoomBox 488.15450 242.13750 500.99250 252.96600
<CMD> zoomBox 490.09900 243.58450 499.37500 251.40850
<CMD> zoomBox 491.44550 244.65200 498.14750 250.30500
<CMD> zoomBox 492.34500 245.68050 497.18750 249.76500
<CMD> zoomBox 492.99450 246.42400 496.49400 249.37550
<CMD> zoomBox 493.24150 246.71700 496.21650 249.22650
<CMD> zoomBox 493.45250 246.97700 495.98150 249.11000
<CMD> zoomBox 493.63200 247.19750 495.78200 249.01100
<CMD> editAddVia 494.6665 248.427
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 302.13 246.645 308.83 250.2
<CMD> zoomBox 302.13 246.645 308.83 250.2
<CMD> zoomBox 302.60200 246.00100 308.29700 250.80450
<CMD> zoomBox 303.34850 246.63650 307.46300 250.10700
<CMD> zoomBox 303.64000 246.88500 307.13750 249.83500
<CMD> editAddVia 305.3365 248.4415
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 371.17 246.645 377.87 250.2
<CMD> zoomBox 371.17 246.645 377.87 250.2
<CMD> zoomBox 372.08100 246.32250 376.92250 250.40600
<CMD> zoomBox 372.73950 246.84650 376.23800 249.79750
<CMD> zoomBox 373.21450 247.22950 375.74300 249.36200
<CMD> zoomBox 373.40050 247.38200 375.54950 249.19450
<CMD> editAddVia 374.3845 248.4355
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Nov 28 06:31:32 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov 28 06:31:33 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.004M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 455.535 426.84 456.775 428.21
<CMD> uiSetTool select
<CMD_INTERNAL> violationBrowserClose
<CMD> saveDesign risc_v_Pad_Frame_issues_power_via_good_v2.enc
#% Begin save design ... (date=11/28 06:33:23, mem=1424.5M)
% Begin Save ccopt configuration ... (date=11/28 06:33:24, mem=1424.5M)
% End Save ccopt configuration ... (date=11/28 06:33:24, total cpu=0:00:00.4, real=0:00:00.0, peak res=1425.7M, current mem=1425.7M)
% Begin Save netlist data ... (date=11/28 06:33:24, mem=1425.8M)
Writing Binary DB to risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/28 06:33:24, total cpu=0:00:00.2, real=0:00:00.0, peak res=1425.8M, current mem=1425.8M)
Saving symbol-table file ...
Saving congestion map file risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
% Begin Save AAE data ... (date=11/28 06:33:25, mem=1426.4M)
Saving AAE Data ...
AAE DB initialization (MEM=1885.8 CPU=0:00:00.1 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/28 06:33:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=1427.6M, current mem=1427.6M)
Saving preference file risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/28 06:33:27, mem=1428.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/28 06:33:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1428.8M, current mem=1428.8M)
Saving PG file risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Tue Nov 28 06:33:27 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1885.3M) ***
Saving Drc markers ...
... 677 markers are saved ...
... 8 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/28 06:33:28, mem=1428.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/28 06:33:28, total cpu=0:00:00.2, real=0:00:01.0, peak res=1428.8M, current mem=1428.8M)
% Begin Save routing data ... (date=11/28 06:33:29, mem=1428.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1885.3M) ***
% End Save routing data ... (date=11/28 06:33:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1429.1M, current mem=1429.1M)
Saving property file risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat/risc_v_Pad_Frame.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1888.3M) ***
Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat/risc_v_Pad_Frame.techData.gz' ...
Saving preRoute extraction data in directory 'risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/28 06:33:30, mem=1430.7M)
% End Save power constraints data ... (date=11/28 06:33:30, total cpu=0:00:00.1, real=0:00:01.0, peak res=1430.8M, current mem=1430.8M)
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
Generated self-contained design risc_v_Pad_Frame_issues_power_via_good_v2.enc.dat
#% End save design ... (date=11/28 06:33:32, total cpu=0:00:04.2, real=0:00:08.0, peak res=1433.8M, current mem=1433.8M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Tue Nov 28 06:33:39 2023
  Total CPU time:     0:10:35
  Total real time:    0:17:07
  Peak memory (main): 1555.28MB


*** Memory Usage v#1 (Current mem = 1920.180M, initial mem = 311.355M) ***
*** Message Summary: 186 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:10:11, real=0:17:06, mem=1920.2M) ---
