{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713364991491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713364991491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:43:11 2024 " "Processing started: Wed Apr 17 17:43:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713364991491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364991491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364991491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713364991658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unifilter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unifilter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unifilter4 " "Found entity 1: unifilter4" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl2 " "Found entity 1: stbus_ctrl2" {  } { { "stbus_ctrl2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl " "Found entity 1: stbus_ctrl" {  } { { "stbus_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slctr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file slctr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slctr " "Found entity 1: slctr" {  } { { "slctr.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/slctr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shrg_ctrl7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shrg_ctrl7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shrg_ctrl7 " "Found entity 1: shrg_ctrl7" {  } { { "shrg_ctrl7.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plsgen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file plsgen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 plsgen " "Found entity 1: plsgen" {  } { { "plsgen.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/plsgen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_former.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f0_former.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f0_former " "Found entity 1: f0_former" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div125.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div125.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div125 " "Found entity 1: div125" {  } { { "div125.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div125.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div61.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div61.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div61 " "Found entity 1: div61" {  } { { "div61.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div61.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div59.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div59.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div59 " "Found entity 1: div59" {  } { { "div59.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div59.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div15.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div15.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div15 " "Found entity 1: div15" {  } { { "div15.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div15.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div5-1123.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div5-1123.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div5-1123 " "Found entity 1: div5-1123" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div5 " "Found entity 1: div5" {  } { { "div5.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcdr01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcdr01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcdr01-ttable " "Found design unit 1: dcdr01-ttable" {  } { { "dcdr01.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999388 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcdr01 " "Found entity 1: dcdr01" {  } { { "dcdr01.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbltff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dbltff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dbltff " "Found entity 1: dbltff" {  } { { "dbltff.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dbltff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_int_form2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_int_form2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_int_form2 " "Found entity 1: cpu_int_form2" {  } { { "cpu_int_form2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cpu_int_form2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_int_form.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_int_form.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_int_form " "Found entity 1: cpu_int_form" {  } { { "cpu_int_form.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cpu_int_form.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cntr7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr7 " "Found entity 1: cntr7" {  } { { "cntr7.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cntr7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch_clk_ctrl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ch_clk_ctrl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ch_clk_ctrl2 " "Found entity 1: ch_clk_ctrl2" {  } { { "ch_clk_ctrl2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ch_clk_ctrl2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch_clk_ctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ch_clk_ctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ch_clk_ctrl " "Found entity 1: ch_clk_ctrl" {  } { { "ch_clk_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ch_clk_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blinker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/blinker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll2-SYN " "Found design unit 1: altpll2-SYN" {  } { { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999391 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll2 " "Found entity 1: altpll2" {  } { { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999391 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999392 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ABONENT.v 1 1 " "Found 1 design units, including 1 entities, in source file ABONENT.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "ABONENT.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ABONENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DCE01_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DCE01_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DCE01_3 " "Found entity 1: DCE01_3" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shrg_ctrl9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shrg_ctrl9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shrg_ctrl9 " "Found entity 1: shrg_ctrl9" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl3 " "Found entity 1: stbus_ctrl3" {  } { { "stbus_ctrl3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DBL_BUF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DBL_BUF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DBL_BUF " "Found entity 1: DBL_BUF" {  } { { "DBL_BUF.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_seq2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_seq2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_seq2 " "Found entity 1: test_seq2" {  } { { "test_seq2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/test_seq2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCE01_3 " "Elaborating entity \"DCE01_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713364999426 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst100 " "Primitive \"TFF\" of instance \"inst100\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3408 1840 1904 3488 "inst100" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst101 " "Primitive \"TFF\" of instance \"inst101\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3544 1840 1904 3624 "inst101" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst102 " "Primitive \"TFF\" of instance \"inst102\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3680 1840 1904 3760 "inst102" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst103 " "Primitive \"AND2\" of instance \"inst103\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3448 1928 1976 3512 "inst103" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst104 " "Primitive \"AND2\" of instance \"inst104\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3584 1920 1968 3648 "inst104" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst123 " "Primitive \"TFF\" of instance \"inst123\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3944 1840 1904 4024 "inst123" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst143 " "Primitive \"TFF\" of instance \"inst143\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4080 1840 1904 4160 "inst143" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst147 " "Primitive \"TFF\" of instance \"inst147\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4216 1840 1904 4296 "inst147" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst149 " "Primitive \"AND2\" of instance \"inst149\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3848 1912 1960 3912 "inst149" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst154 " "Primitive \"AND2\" of instance \"inst154\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3984 1920 1968 4048 "inst154" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst155 " "Primitive \"AND2\" of instance \"inst155\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4120 1928 1976 4184 "inst155" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst48 " "Primitive \"TFF\" of instance \"inst48\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4032 824 888 4112 "inst48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst58 " "Primitive \"AND2\" of instance \"inst58\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3936 904 952 4000 "inst58" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst89 " "Primitive \"AND2\" of instance \"inst89\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2632 1928 1976 2696 "inst89" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst90 " "Primitive \"TFF\" of instance \"inst90\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2728 1840 1904 2808 "inst90" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst91 " "Primitive \"AND2\" of instance \"inst91\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2768 1920 1968 2832 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst92 " "Primitive \"TFF\" of instance \"inst92\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2864 1840 1904 2944 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst93 " "Primitive \"TFF\" of instance \"inst93\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3000 1840 1904 3080 "inst93" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst94 " "Primitive \"TFF\" of instance \"inst94\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3136 1840 1904 3216 "inst94" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst95 " "Primitive \"AND2\" of instance \"inst95\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2904 1928 1976 2968 "inst95" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst96 " "Primitive \"AND2\" of instance \"inst96\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3040 1920 1968 3104 "inst96" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst97 " "Primitive \"AND2\" of instance \"inst97\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3176 1928 1976 3240 "inst97" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst98 " "Primitive \"TFF\" of instance \"inst98\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3272 1840 1904 3352 "inst98" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst99 " "Primitive \"AND2\" of instance \"inst99\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3312 1920 1968 3376 "inst99" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBL_BUF DBL_BUF:inst " "Elaborating entity \"DBL_BUF\" for hierarchy \"DBL_BUF:inst\"" {  } { { "DCE01_3.bdf" "inst" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3448 3120 3304 3720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slctr DBL_BUF:inst\|slctr:inst " "Elaborating entity \"slctr\" for hierarchy \"DBL_BUF:inst\|slctr:inst\"" {  } { { "DBL_BUF.bdf" "inst" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { 424 896 960 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999428 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altshift_taps altshift_taps.tdf " "Entity \"altshift_taps\" obtained from \"altshift_taps.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altshift_taps.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713364999431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/altshift_taps.tdf 1 1 " "Using design file megafunctions/altshift_taps.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altshift_taps " "Found entity 1: altshift_taps" {  } { { "altshift_taps.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713364999432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSHIFT_TAPS DBL_BUF:inst\|ALTSHIFT_TAPS:inst209 " "Elaborating entity \"ALTSHIFT_TAPS\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\"" {  } { { "DBL_BUF.bdf" "inst209" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { 352 688 864 464 "inst209" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aln.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aln.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aln " "Found entity 1: shift_taps_aln" {  } { { "db/shift_taps_aln.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_aln DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated " "Elaborating entity \"shift_taps_aln\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8b1 " "Found entity 1: altsyncram_e8b1" {  } { { "db/altsyncram_e8b1.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altsyncram_e8b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8b1 DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|altsyncram_e8b1:altsyncram2 " "Elaborating entity \"altsyncram_e8b1\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|altsyncram_e8b1:altsyncram2\"" {  } { { "db/shift_taps_aln.tdf" "altsyncram2" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_3uf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_aln.tdf" "cntr1" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr6 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr6\"" {  } { { "db/cntr_3uf.tdf" "cmpr6" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_3uf.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdh " "Found entity 1: cntr_pdh" {  } { { "db/cntr_pdh.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_pdh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pdh DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_pdh:cntr3 " "Elaborating entity \"cntr_pdh\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_pdh:cntr3\"" {  } { { "db/shift_taps_aln.tdf" "cntr3" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999619 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713364999621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713364999621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux DBL_BUF:inst\|mux:inst15 " "Elaborating entity \"mux\" for hierarchy \"DBL_BUF:inst\|mux:inst15\"" {  } { { "DBL_BUF.bdf" "inst15" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { -136 112 176 -48 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_cpu_clk_sel.gdf 1 1 " "Using design file fpga_cpu_clk_sel.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_cpu_clk_sel " "Found entity 1: fpga_cpu_clk_sel" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713364999623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_cpu_clk_sel DBL_BUF:inst\|fpga_cpu_clk_sel:inst12 " "Elaborating entity \"fpga_cpu_clk_sel\" for hierarchy \"DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\"" {  } { { "DBL_BUF.bdf" "inst12" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { -624 176 408 -520 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shrg_ctrl9 shrg_ctrl9:inst5 " "Elaborating entity \"shrg_ctrl9\" for hierarchy \"shrg_ctrl9:inst5\"" {  } { { "DCE01_3.bdf" "inst5" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3184 2384 2632 3512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unifilter4 unifilter4:inst128 " "Elaborating entity \"unifilter4\" for hierarchy \"unifilter4:inst128\"" {  } { { "DCE01_3.bdf" "inst128" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2200 3464 3576 2360 "inst128" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst169 " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst169\"" {  } { { "DCE01_3.bdf" "inst169" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999773 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.tdf " "Entity \"altpll\" obtained from \"altpll.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713364999779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/altpll.tdf 1 1 " "Using design file megafunctions/altpll.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713364999780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst169\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst169\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div5-1123 div5-1123:inst120 " "Elaborating entity \"div5-1123\" for hierarchy \"div5-1123:inst120\"" {  } { { "DCE01_3.bdf" "inst120" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { -368 1624 1776 -240 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999817 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 69 " "Primitive \"AND3\" of instance \"69\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1096 528 592 1136 "69" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999818 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 70 " "Primitive \"NOT\" of instance \"70\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1136 440 488 1168 "70" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999818 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 71 " "Primitive \"NOT\" of instance \"71\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1072 440 488 1104 "71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713364999818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll2 altpll2:inst176 " "Elaborating entity \"altpll2\" for hierarchy \"altpll2:inst176\"" {  } { { "DCE01_3.bdf" "inst176" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 40 1544 1800 192 "inst176" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll2:inst176\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll2:inst176\|altpll:altpll_component\"" {  } { { "altpll2.vhd" "altpll_component" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll2_altpll " "Found entity 1: altpll2_altpll" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713364999848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll2_altpll altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated " "Elaborating entity \"altpll2_altpll\" for hierarchy \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f0_former f0_former:inst106 " "Elaborating entity \"f0_former\" for hierarchy \"f0_former:inst106\"" {  } { { "DCE01_3.bdf" "inst106" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2872 2536 2632 2968 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stbus_ctrl3 stbus_ctrl3:inst1 " "Elaborating entity \"stbus_ctrl3\" for hierarchy \"stbus_ctrl3:inst1\"" {  } { { "DCE01_3.bdf" "inst1" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3304 2776 3032 3432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_seq2 test_seq2:inst121 " "Elaborating entity \"test_seq2\" for hierarchy \"test_seq2:inst121\"" {  } { { "DCE01_3.bdf" "inst121" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3720 3864 4016 3880 "inst121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "net_ctrl.bdf 1 1 " "Using design file net_ctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 net_ctrl " "Found entity 1: net_ctrl" {  } { { "net_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/net_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713364999852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713364999852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net_ctrl net_ctrl:inst110 " "Elaborating entity \"net_ctrl\" for hierarchy \"net_ctrl:inst110\"" {  } { { "DCE01_3.bdf" "inst110" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 952 2520 2712 1240 "inst110" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div5 div5:inst150 " "Elaborating entity \"div5\" for hierarchy \"div5:inst150\"" {  } { { "DCE01_3.bdf" "inst150" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { -248 2176 2360 -144 "inst150" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713364999852 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst12|8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst1|8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst132~0 " "Found clock multiplexer inst132~0" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 3272 3336 2768 "inst132" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|inst132~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst1|7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst183~0 " "Found clock multiplexer inst183~0" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2784 3272 3336 2832 "inst183" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|inst183~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst12|7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst184\|65~0 " "Found clock multiplexer unifilter4:inst184\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|unifilter4:inst184|65~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "slctr:inst118\|2~0 " "Found clock multiplexer slctr:inst118\|2~0" {  } { { "slctr.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/slctr.bdf" { { 72 344 408 112 "2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|slctr:inst118|2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst128\|65~0 " "Found clock multiplexer unifilter4:inst128\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|unifilter4:inst128|65~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst129\|65~0 " "Found clock multiplexer unifilter4:inst129\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713365000042 "|DCE01_3|unifilter4:inst129|65~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1713365000042 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst136 unifilter4:inst128\|74 " "Converted the fan-out from the tri-state buffer \"inst136\" to the node \"unifilter4:inst128\|74\" into an OR gate" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 4096 4144 2752 "inst136" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713365000423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst135 unifilter4:inst129\|74 " "Converted the fan-out from the tri-state buffer \"inst135\" to the node \"unifilter4:inst129\|74\" into an OR gate" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2864 4136 4184 2896 "inst135" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713365000423 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713365000423 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 456 984 1048 536 "inst111" "" } } } } { "stbus_ctrl3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl3.bdf" { { 448 672 736 544 "25" "" } } } } { "db/shift_taps_aln.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 40 2 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 456 880 944 536 "inst112" "" } } } } { "test_seq2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/test_seq2.bdf" { { 584 1392 1456 664 "38" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 720 328 392 800 "79" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 720 472 536 800 "80" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 136 752 816 216 "59" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713365000426 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713365000426 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst184\|129 unifilter4:inst184\|129~_emulated unifilter4:inst184\|129~1 " "Register \"unifilter4:inst184\|129\" is converted into an equivalent circuit using register \"unifilter4:inst184\|129~_emulated\" and latch \"unifilter4:inst184\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713365000427 "|DCE01_3|unifilter4:inst184|129"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst128\|129 unifilter4:inst128\|129~_emulated unifilter4:inst128\|129~1 " "Register \"unifilter4:inst128\|129\" is converted into an equivalent circuit using register \"unifilter4:inst128\|129~_emulated\" and latch \"unifilter4:inst128\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713365000427 "|DCE01_3|unifilter4:inst128|129"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst129\|129 unifilter4:inst129\|129~_emulated unifilter4:inst129\|129~1 " "Register \"unifilter4:inst129\|129\" is converted into an equivalent circuit using register \"unifilter4:inst129\|129~_emulated\" and latch \"unifilter4:inst129\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713365000427 "|DCE01_3|unifilter4:inst129|129"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713365000427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE0 VCC " "Pin \"PMODE0\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 80 568 744 96 "PMODE0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713365000496 "|DCE01_3|PMODE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE1 VCC " "Pin \"PMODE1\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 104 568 744 120 "PMODE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713365000496 "|DCE01_3|PMODE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE2 GND " "Pin \"PMODE2\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 128 568 744 144 "PMODE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713365000496 "|DCE01_3|PMODE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOUT_DIS_DTS GND " "Pin \"LOUT_DIS_DTS\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 96 2096 2272 112 "LOUT_DIS_DTS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713365000496 "|DCE01_3|LOUT_DIS_DTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WP_SPI_EEPROM VCC " "Pin \"WP_SPI_EEPROM\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 8 2096 2272 24 "WP_SPI_EEPROM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713365000496 "|DCE01_3|WP_SPI_EEPROM"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS0 GND " "Pin \"MS0\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2304 4192 4368 2320 "MS0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713365000496 "|DCE01_3|MS0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS1 GND " "Pin \"MS1\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2328 4192 4368 2344 "MS1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713365000496 "|DCE01_3|MS1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713365000496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713365000643 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713365001279 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1713365001396 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DCE01_3.sdc " "Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1713365001397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1713365001397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1713365001399 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713365001401 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713365001401 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713365001401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datac  to: combout " "Cell: inst128\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datac  to: combout " "Cell: inst128\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datac  to: combout " "Cell: inst128\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datac  to: combout " "Cell: inst129\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: datac  to: combout " "Cell: inst129\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: datac  to: combout " "Cell: inst129\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datac  to: combout " "Cell: inst184\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datac  to: combout " "Cell: inst184\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: datac  to: combout " "Cell: inst184\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365001401 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1713365001401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713365001403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713365001409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Analysis & Synthesis" 0 -1 1713365001409 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713365001442 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713365001486 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713365001488 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713365001496 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713365001497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713365001602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713365001602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713365001632 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713365001632 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713365001632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713365001632 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713365001632 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713365001632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713365001632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713365001639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 17:43:21 2024 " "Processing ended: Wed Apr 17 17:43:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713365001639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713365001639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713365001639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713365001639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713365002946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713365002946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:43:22 2024 " "Processing started: Wed Apr 17 17:43:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713365002946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713365002946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713365002946 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713365002970 ""}
{ "Info" "0" "" "Project  = DCE01_3" {  } {  } 0 0 "Project  = DCE01_3" 0 0 "Fitter" 0 0 1713365002971 ""}
{ "Info" "0" "" "Revision = DCE01_3" {  } {  } 0 0 "Revision = DCE01_3" 0 0 "Fitter" 0 0 1713365002971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713365003018 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DCE01_3 EP4CE6E22I7 " "Selected device EP4CE6E22I7 for design \"DCE01_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713365003022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713365003065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713365003065 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 CPU_NET_RCV " "Input \"CPU_NET_RCV\" that is fed by the compensated output clock of PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 904 2808 2984 920 "CPU_NET_RCV" "" } } } } { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1713365003096 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1713365003096 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713365003099 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713365003099 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713365003101 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713365003101 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713365003149 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22A7 " "Device EP4CE6E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713365003190 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713365003190 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713365003195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713365003195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713365003195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713365003195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713365003195 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713365003195 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713365003197 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1713365003206 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713365003414 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713365003414 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713365003417 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713365003417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713365003569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DCE01_3.sdc " "Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713365003570 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713365003570 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713365003572 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1713365003574 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1713365003575 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1713365003575 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datac  to: combout " "Cell: inst128\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datac  to: combout " "Cell: inst128\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datac  to: combout " "Cell: inst128\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datac  to: combout " "Cell: inst129\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: datac  to: combout " "Cell: inst129\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: datac  to: combout " "Cell: inst129\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datac  to: combout " "Cell: inst184\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datac  to: combout " "Cell: inst184\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: datac  to: combout " "Cell: inst184\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365003575 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713365003575 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713365003577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713365003583 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713365003584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 664 256 432 680 "CLK_50MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_A1~output " "Destination node TEST_PIN_A1~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3520 3336 3512 3536 "TEST_PIN_A1" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_A4~output " "Destination node TEST_PIN_A4~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3536 3336 3512 3552 "TEST_PIN_A4" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_C1~output " "Destination node TEST_PIN_C1~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3552 3336 3512 3568 "TEST_PIN_C1" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8  " "Automatically promoted node DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TEST_PIN_C4~output " "Destination node TEST_PIN_C4~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3568 3336 3512 3584 "TEST_PIN_C4" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div5-1123:inst120\|82  " "Automatically promoted node div5-1123:inst120\|82 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C4~output " "Destination node C4~output" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2600 4384 4560 2616 "C4" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|6 " "Destination node f0_former:inst106\|6" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 432 496 472 "6" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|7 " "Destination node f0_former:inst106\|7" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 560 624 472 "7" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|11 " "Destination node f0_former:inst106\|11" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 688 752 472 "11" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|15 " "Destination node f0_former:inst106\|15" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 816 880 472 "15" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|14 " "Destination node f0_former:inst106\|14" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 944 1008 472 "14" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|19 " "Destination node f0_former:inst106\|19" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1072 1136 472 "19" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|18 " "Destination node f0_former:inst106\|18" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1200 1264 472 "18" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|23 " "Destination node f0_former:inst106\|23" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1328 1392 472 "23" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f0_former:inst106\|22 " "Destination node f0_former:inst106\|22" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { { 392 1456 1520 472 "22" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713365003629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713365003629 ""}  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 512 1296 1360 552 "82" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst132  " "Automatically promoted node inst132 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|26 " "Destination node shrg_ctrl9:inst5\|26" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 888 536 600 984 "26" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|25 " "Destination node shrg_ctrl9:inst5\|25" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 744 536 600 840 "25" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|24 " "Destination node shrg_ctrl9:inst5\|24" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 600 536 600 696 "24" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|23 " "Destination node shrg_ctrl9:inst5\|23" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 456 536 600 552 "23" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|21 " "Destination node shrg_ctrl9:inst5\|21" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 168 536 600 264 "21" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|31 " "Destination node shrg_ctrl9:inst5\|31" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1176 536 600 1272 "31" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|27 " "Destination node shrg_ctrl9:inst5\|27" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1032 536 600 1128 "27" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|22 " "Destination node shrg_ctrl9:inst5\|22" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 312 536 600 408 "22" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|38 " "Destination node shrg_ctrl9:inst5\|38" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1320 536 600 1416 "38" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|139 " "Destination node shrg_ctrl9:inst5\|139" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 104 1656 1720 184 "139" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713365003630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713365003630 ""}  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 3272 3336 2768 "inst132" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst183  " "Automatically promoted node inst183 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|139 " "Destination node shrg_ctrl9:inst5\|139" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 104 1656 1720 184 "139" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|57~0 " "Destination node shrg_ctrl9:inst5\|57~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1424 424 488 1464 "57" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|27~1 " "Destination node shrg_ctrl9:inst5\|27~1" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1032 536 600 1128 "27" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|31~0 " "Destination node shrg_ctrl9:inst5\|31~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1176 536 600 1272 "31" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|38~0 " "Destination node shrg_ctrl9:inst5\|38~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 1320 536 600 1416 "38" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|22~0 " "Destination node shrg_ctrl9:inst5\|22~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 312 536 600 408 "22" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|21~0 " "Destination node shrg_ctrl9:inst5\|21~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 168 536 600 264 "21" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|26~0 " "Destination node shrg_ctrl9:inst5\|26~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 888 536 600 984 "26" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|25~0 " "Destination node shrg_ctrl9:inst5\|25~0" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 744 536 600 840 "25" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shrg_ctrl9:inst5\|24~1 " "Destination node shrg_ctrl9:inst5\|24~1" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { { 600 536 600 696 "24" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713365003630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713365003630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713365003630 ""}  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2784 3272 3336 2832 "inst183" "" } } } } { "temporary_test_loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713365003630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713365003813 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713365003814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713365003814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713365003816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713365003817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713365003819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713365003819 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713365003819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713365003897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713365003898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713365003898 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 0 " "PLL \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1 driven by altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\|pll1\" is driven by altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 40 1544 1800 192 "inst176" "" } } } } { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1713365003918 ""}  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 40 1544 1800 192 "inst176" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1713365003918 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1713365003927 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1713365004236 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLR_SHFTRG_MOSI " "Node \"CLR_SHFTRG_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/evg/SOFT/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLR_SHFTRG_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1713365004245 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1713365004245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713365004245 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713365004247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713365004573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713365004720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713365004732 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713365005944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713365005944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713365006172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+02 ns 3.5% " "9e+02 ns of routing delay (approximately 3.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1713365007391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713365007614 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713365007614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713365009799 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713365009799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713365009802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.94 " "Total time spent on timing analysis during the Fitter is 1.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713365009890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713365009898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713365010036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713365010037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713365010237 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713365010840 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 0 " "PLL \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 0 0 } } { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1713365011030 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1713365011036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/output_files/DCE01_3.fit.smsg " "Generated suppressed messages file /home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/output_files/DCE01_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713365011083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1123 " "Peak virtual memory: 1123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713365011323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 17:43:31 2024 " "Processing ended: Wed Apr 17 17:43:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713365011323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713365011323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713365011323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713365011323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713365012519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713365012519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:43:32 2024 " "Processing started: Wed Apr 17 17:43:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713365012519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713365012519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713365012519 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713365012862 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713365012872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713365013460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 17:43:33 2024 " "Processing ended: Wed Apr 17 17:43:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713365013460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713365013460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713365013460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713365013460 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713365014188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713365014767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713365014767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:43:34 2024 " "Processing started: Wed Apr 17 17:43:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713365014767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713365014767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DCE01_3 -c DCE01_3 " "Command: quartus_sta DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713365014767 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713365014793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713365014856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365014907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365014907 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713365015027 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DCE01_3.sdc " "Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713365015037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015037 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHz CLK_50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHz CLK_50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713365015039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst176\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst176\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713365015039 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst169\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst169\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713365015039 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365015039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015039 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCK SCK " "create_clock -period 1.000 -name SCK SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|79 unifilter4:inst129\|79 " "create_clock -period 1.000 -name unifilter4:inst129\|79 unifilter4:inst129\|79" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|81 unifilter4:inst129\|81 " "create_clock -period 1.000 -name unifilter4:inst129\|81 unifilter4:inst129\|81" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|59 unifilter4:inst129\|59 " "create_clock -period 1.000 -name unifilter4:inst129\|59 unifilter4:inst129\|59" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JUMP_1 JUMP_1 " "create_clock -period 1.000 -name JUMP_1 JUMP_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst129\|80 unifilter4:inst129\|80 " "create_clock -period 1.000 -name unifilter4:inst129\|80 unifilter4:inst129\|80" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|79 unifilter4:inst128\|79 " "create_clock -period 1.000 -name unifilter4:inst128\|79 unifilter4:inst128\|79" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|81 unifilter4:inst128\|81 " "create_clock -period 1.000 -name unifilter4:inst128\|81 unifilter4:inst128\|81" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWR_ON PWR_ON " "create_clock -period 1.000 -name PWR_ON PWR_ON" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|59 unifilter4:inst128\|59 " "create_clock -period 1.000 -name unifilter4:inst128\|59 unifilter4:inst128\|59" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst128\|80 unifilter4:inst128\|80 " "create_clock -period 1.000 -name unifilter4:inst128\|80 unifilter4:inst128\|80" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shrg_ctrl9:inst5\|inst4 shrg_ctrl9:inst5\|inst4 " "create_clock -period 1.000 -name shrg_ctrl9:inst5\|inst4 shrg_ctrl9:inst5\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|79 unifilter4:inst184\|79 " "create_clock -period 1.000 -name unifilter4:inst184\|79 unifilter4:inst184\|79" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|81 unifilter4:inst184\|81 " "create_clock -period 1.000 -name unifilter4:inst184\|81 unifilter4:inst184\|81" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|59 unifilter4:inst184\|59 " "create_clock -period 1.000 -name unifilter4:inst184\|59 unifilter4:inst184\|59" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unifilter4:inst184\|80 unifilter4:inst184\|80 " "create_clock -period 1.000 -name unifilter4:inst184\|80 unifilter4:inst184\|80" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst38 inst38 " "create_clock -period 1.000 -name inst38 inst38" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name net_ctrl:inst110\|42 net_ctrl:inst110\|42 " "create_clock -period 1.000 -name net_ctrl:inst110\|42 net_ctrl:inst110\|42" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst66 inst66 " "create_clock -period 1.000 -name inst66 inst66" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713365015040 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365015040 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365015042 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365015042 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365015042 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: dataa  to: combout " "Cell: inst128\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datab  to: combout " "Cell: inst128\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: dataa  to: combout " "Cell: inst128\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: dataa  to: combout " "Cell: inst129\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: dataa  to: combout " "Cell: inst129\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: dataa  to: combout " "Cell: inst129\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: dataa  to: combout " "Cell: inst184\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datab  to: combout " "Cell: inst184\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: dataa  to: combout " "Cell: inst184\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015042 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713365015042 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713365015044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365015049 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713365015050 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1713365015054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713365015101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713365015101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.464 " "Worst-case setup slack is -11.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.464            -744.268 SCK  " "  -11.464            -744.268 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.985            -580.754 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.985            -580.754 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.748            -557.460 JUMP_1  " "   -9.748            -557.460 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.544              -6.544 unifilter4:inst184\|59  " "   -6.544              -6.544 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.060              -6.643 unifilter4:inst184\|79  " "   -6.060              -6.643 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.766              -6.331 unifilter4:inst184\|80  " "   -5.766              -6.331 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.716             -14.063 PWR_ON  " "   -5.716             -14.063 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.186              -5.186 unifilter4:inst184\|81  " "   -5.186              -5.186 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.034              -7.124 CLK_50MHz  " "   -5.034              -7.124 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.456             -13.637 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.456             -13.637 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166              -2.166 unifilter4:inst128\|59  " "   -2.166              -2.166 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840              -1.840 unifilter4:inst129\|59  " "   -1.840              -1.840 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449             -10.645 inst66  " "   -1.449             -10.645 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119              -1.829 unifilter4:inst128\|80  " "   -1.119              -1.829 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110              -1.591 unifilter4:inst129\|79  " "   -1.110              -1.591 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956              -1.259 unifilter4:inst129\|80  " "   -0.956              -1.259 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -1.226 unifilter4:inst128\|79  " "   -0.827              -1.226 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -0.736 unifilter4:inst129\|81  " "   -0.736              -0.736 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689              -0.689 unifilter4:inst128\|81  " "   -0.689              -0.689 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 inst38  " "    0.177               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 shrg_ctrl9:inst5\|inst4  " "    0.203               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.348 " "Worst-case hold slack is -3.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348             -15.104 JUMP_1  " "   -3.348             -15.104 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.432              -6.562 PWR_ON  " "   -2.432              -6.562 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -1.474 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.236              -1.474 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.079 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.079              -0.079 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 inst66  " "    0.252               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 SCK  " "    0.389               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 unifilter4:inst129\|80  " "    0.392               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 CLK_50MHz  " "    0.416               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 shrg_ctrl9:inst5\|inst4  " "    0.449               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 unifilter4:inst128\|81  " "    0.449               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 unifilter4:inst129\|81  " "    0.449               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 unifilter4:inst184\|81  " "    0.449               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 inst38  " "    0.464               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 unifilter4:inst128\|79  " "    0.510               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 unifilter4:inst129\|79  " "    0.632               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 unifilter4:inst184\|80  " "    0.663               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 unifilter4:inst184\|79  " "    0.700               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 unifilter4:inst128\|80  " "    0.719               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 unifilter4:inst184\|59  " "    0.924               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 unifilter4:inst129\|59  " "    1.053               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 unifilter4:inst128\|59  " "    1.066               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.352 " "Worst-case recovery slack is -8.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.352            -216.077 SCK  " "   -8.352            -216.077 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.377            -348.291 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.377            -348.291 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.981            -291.229 JUMP_1  " "   -6.981            -291.229 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795              -2.795 unifilter4:inst128\|79  " "   -2.795              -2.795 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757              -2.757 unifilter4:inst129\|59  " "   -2.757              -2.757 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.731              -2.731 unifilter4:inst184\|80  " "   -2.731              -2.731 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636              -2.636 unifilter4:inst129\|79  " "   -2.636              -2.636 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349             -21.141 inst66  " "   -2.349             -21.141 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.949              -1.949 unifilter4:inst184\|81  " "   -1.949              -1.949 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928              -1.928 unifilter4:inst128\|81  " "   -1.928              -1.928 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.860              -7.147 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.860              -7.147 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835              -1.835 unifilter4:inst129\|81  " "   -1.835              -1.835 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813              -1.813 unifilter4:inst184\|79  " "   -1.813              -1.813 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570              -1.570 unifilter4:inst128\|80  " "   -1.570              -1.570 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532             -40.264 CLK_50MHz  " "   -1.532             -40.264 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380              -1.380 unifilter4:inst129\|80  " "   -1.380              -1.380 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367              -1.367 net_ctrl:inst110\|42  " "   -1.367              -1.367 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.282              -1.282 unifilter4:inst184\|59  " "   -1.282              -1.282 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270              -2.540 inst38  " "   -1.270              -2.540 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245              -1.245 unifilter4:inst128\|59  " "   -1.245              -1.245 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.239              -1.239 shrg_ctrl9:inst5\|inst4  " "   -1.239              -1.239 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -0.636 PWR_ON  " "   -0.334              -0.636 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.687 " "Worst-case removal slack is -1.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.687             -26.720 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.687             -26.720 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -2.602 PWR_ON  " "   -1.463              -2.602 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.045              -1.509 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.045              -1.509 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982              -8.977 JUMP_1  " "   -0.982              -8.977 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 net_ctrl:inst110\|42  " "    0.082               0.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 SCK  " "    0.562               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 inst66  " "    1.054               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 shrg_ctrl9:inst5\|inst4  " "    1.226               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 inst38  " "    1.258               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 unifilter4:inst129\|80  " "    1.319               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 CLK_50MHz  " "    1.373               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 unifilter4:inst128\|59  " "    1.401               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 unifilter4:inst184\|59  " "    1.435               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.526               0.000 unifilter4:inst128\|80  " "    1.526               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 unifilter4:inst129\|81  " "    1.703               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.775               0.000 unifilter4:inst128\|81  " "    1.775               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.825               0.000 unifilter4:inst184\|79  " "    1.825               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.833               0.000 unifilter4:inst184\|81  " "    1.833               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.554               0.000 unifilter4:inst129\|79  " "    2.554               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.706               0.000 unifilter4:inst184\|80  " "    2.706               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.721               0.000 unifilter4:inst128\|79  " "    2.721               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.870               0.000 unifilter4:inst129\|59  " "    2.870               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -206.466 JUMP_1  " "   -3.000            -206.466 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.300 SCK  " "   -3.000            -154.300 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 PWR_ON  " "   -3.000             -10.710 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 inst66  " "   -1.285             -11.565 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 inst38  " "   -1.285              -2.570 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|79  " "   -1.285              -2.570 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|80  " "   -1.285              -2.570 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|81  " "   -1.285              -2.570 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|79  " "   -1.285              -2.570 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|80  " "   -1.285              -2.570 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|81  " "   -1.285              -2.570 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|79  " "   -1.285              -2.570 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|80  " "   -1.285              -2.570 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|81  " "   -1.285              -2.570 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 net_ctrl:inst110\|42  " "   -1.285              -1.285 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4  " "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst128\|59  " "   -1.285              -1.285 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst129\|59  " "   -1.285              -1.285 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst184\|59  " "   -1.285              -1.285 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.815               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.815               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.475               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.475               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 CLK_50MHz  " "    9.730               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015127 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365015452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365015452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365015452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365015452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.177 ns " "Worst Case Available Settling Time: 0.177 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365015452 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365015452 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365015452 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1713365015459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713365015474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713365015650 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365015694 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365015695 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365015695 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: dataa  to: combout " "Cell: inst128\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datab  to: combout " "Cell: inst128\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: dataa  to: combout " "Cell: inst128\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: dataa  to: combout " "Cell: inst129\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: dataa  to: combout " "Cell: inst129\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: dataa  to: combout " "Cell: inst129\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: dataa  to: combout " "Cell: inst184\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datab  to: combout " "Cell: inst184\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: dataa  to: combout " "Cell: inst184\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365015695 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713365015695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365015701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713365015723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713365015723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.217 " "Worst-case setup slack is -10.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.217            -661.959 SCK  " "  -10.217            -661.959 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.799            -514.630 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.799            -514.630 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.656            -498.265 JUMP_1  " "   -8.656            -498.265 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.722              -5.722 unifilter4:inst184\|59  " "   -5.722              -5.722 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.245              -5.708 unifilter4:inst184\|79  " "   -5.245              -5.708 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.972              -5.408 unifilter4:inst184\|80  " "   -4.972              -5.408 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.887             -11.187 PWR_ON  " "   -4.887             -11.187 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.644              -6.405 CLK_50MHz  " "   -4.644              -6.405 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.544              -4.544 unifilter4:inst184\|81  " "   -4.544              -4.544 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094             -12.286 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.094             -12.286 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.004              -2.004 unifilter4:inst128\|59  " "   -2.004              -2.004 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702              -1.702 unifilter4:inst129\|59  " "   -1.702              -1.702 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134              -8.208 inst66  " "   -1.134              -8.208 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821              -1.393 unifilter4:inst128\|80  " "   -0.821              -1.393 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764              -1.123 unifilter4:inst129\|79  " "   -0.764              -1.123 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726              -0.726 unifilter4:inst129\|81  " "   -0.726              -0.726 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677              -0.677 unifilter4:inst128\|81  " "   -0.677              -0.677 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629              -0.852 unifilter4:inst129\|80  " "   -0.629              -0.852 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.849 unifilter4:inst128\|79  " "   -0.549              -0.849 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 inst38  " "    0.294               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 shrg_ctrl9:inst5\|inst4  " "    0.320               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.099 " "Worst-case hold slack is -3.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099             -13.575 JUMP_1  " "   -3.099             -13.575 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252              -6.102 PWR_ON  " "   -2.252              -6.102 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -4.277 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.459              -4.277 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -0.481 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.246              -0.481 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 inst66  " "    0.184               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLK_50MHz  " "    0.345               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 shrg_ctrl9:inst5\|inst4  " "    0.382               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 unifilter4:inst128\|81  " "    0.382               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 unifilter4:inst129\|81  " "    0.382               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 unifilter4:inst184\|81  " "    0.382               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 SCK  " "    0.385               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 unifilter4:inst129\|80  " "    0.388               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 inst38  " "    0.416               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 unifilter4:inst128\|79  " "    0.455               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 unifilter4:inst129\|79  " "    0.582               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 unifilter4:inst184\|79  " "    0.623               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 unifilter4:inst184\|80  " "    0.625               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 unifilter4:inst128\|80  " "    0.641               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 unifilter4:inst184\|59  " "    0.803               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 unifilter4:inst129\|59  " "    0.917               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 unifilter4:inst128\|59  " "    0.925               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.456 " "Worst-case recovery slack is -7.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.456            -196.050 SCK  " "   -7.456            -196.050 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.522            -300.997 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.522            -300.997 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.297            -260.508 JUMP_1  " "   -6.297            -260.508 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.535              -2.535 unifilter4:inst129\|59  " "   -2.535              -2.535 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433              -2.433 unifilter4:inst128\|79  " "   -2.433              -2.433 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.407              -2.407 unifilter4:inst184\|80  " "   -2.407              -2.407 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.302              -2.302 unifilter4:inst129\|79  " "   -2.302              -2.302 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -17.739 inst66  " "   -1.971             -17.739 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809              -6.399 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.809              -6.399 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618              -1.618 unifilter4:inst184\|79  " "   -1.618              -1.618 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616              -1.616 unifilter4:inst184\|81  " "   -1.616              -1.616 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598              -1.598 unifilter4:inst128\|81  " "   -1.598              -1.598 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518              -1.518 unifilter4:inst129\|81  " "   -1.518              -1.518 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.412              -1.412 unifilter4:inst128\|80  " "   -1.412              -1.412 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257              -1.257 unifilter4:inst129\|80  " "   -1.257              -1.257 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184              -1.184 unifilter4:inst184\|59  " "   -1.184              -1.184 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179             -30.857 CLK_50MHz  " "   -1.179             -30.857 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153              -1.153 unifilter4:inst128\|59  " "   -1.153              -1.153 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137              -1.137 net_ctrl:inst110\|42  " "   -1.137              -1.137 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -1.954 inst38  " "   -0.977              -1.954 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945              -0.945 shrg_ctrl9:inst5\|inst4  " "   -0.945              -0.945 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 PWR_ON  " "    0.057               0.000 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.608 " "Worst-case removal slack is -1.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608             -27.933 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.608             -27.933 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325              -2.318 PWR_ON  " "   -1.325              -2.318 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890             -10.244 JUMP_1  " "   -0.890             -10.244 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -1.531 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.879              -1.531 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 net_ctrl:inst110\|42  " "    0.041               0.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 SCK  " "    0.399               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 inst66  " "    0.927               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 shrg_ctrl9:inst5\|inst4  " "    1.117               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 unifilter4:inst129\|80  " "    1.137               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.151               0.000 inst38  " "    1.151               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211               0.000 unifilter4:inst128\|59  " "    1.211               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 unifilter4:inst184\|59  " "    1.249               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294               0.000 unifilter4:inst128\|80  " "    1.294               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 CLK_50MHz  " "    1.333               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.547               0.000 unifilter4:inst184\|79  " "    1.547               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.550               0.000 unifilter4:inst129\|81  " "    1.550               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615               0.000 unifilter4:inst128\|81  " "    1.615               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653               0.000 unifilter4:inst184\|81  " "    1.653               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.164               0.000 unifilter4:inst129\|79  " "    2.164               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.291               0.000 unifilter4:inst128\|79  " "    2.291               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.304               0.000 unifilter4:inst184\|80  " "    2.304               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.468               0.000 unifilter4:inst129\|59  " "    2.468               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -193.156 JUMP_1  " "   -3.000            -193.156 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.324 SCK  " "   -3.000            -153.324 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 PWR_ON  " "   -3.000             -10.710 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 inst66  " "   -1.285             -11.565 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 inst38  " "   -1.285              -2.570 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|79  " "   -1.285              -2.570 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|80  " "   -1.285              -2.570 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst128\|81  " "   -1.285              -2.570 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|79  " "   -1.285              -2.570 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|80  " "   -1.285              -2.570 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst129\|81  " "   -1.285              -2.570 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|79  " "   -1.285              -2.570 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|80  " "   -1.285              -2.570 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 unifilter4:inst184\|81  " "   -1.285              -2.570 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 net_ctrl:inst110\|42  " "   -1.285              -1.285 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4  " "   -1.285              -1.285 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst128\|59  " "   -1.285              -1.285 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst129\|59  " "   -1.285              -1.285 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 unifilter4:inst184\|59  " "   -1.285              -1.285 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.780               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.780               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.289               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.289               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.755               0.000 CLK_50MHz  " "    9.755               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365015768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365015768 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365016461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365016461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365016461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365016461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.294 ns " "Worst Case Available Settling Time: 0.294 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365016461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365016461 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365016461 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1713365016474 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365016554 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365016555 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1713365016555 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: dataa  to: combout " "Cell: inst128\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datab  to: combout " "Cell: inst128\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: dataa  to: combout " "Cell: inst128\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: dataa  to: combout " "Cell: inst129\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: dataa  to: combout " "Cell: inst129\|65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: dataa  to: combout " "Cell: inst129\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: dataa  to: combout " "Cell: inst184\|129~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datab  to: combout " "Cell: inst184\|65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: dataa  to: combout " "Cell: inst184\|70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713365016555 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713365016555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365016560 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713365016570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713365016570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.584 " "Worst-case setup slack is -5.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.584            -349.043 SCK  " "   -5.584            -349.043 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.046            -301.532 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.046            -301.532 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.846            -270.796 JUMP_1  " "   -4.846            -270.796 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145              -3.145 unifilter4:inst184\|59  " "   -3.145              -3.145 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982              -2.982 unifilter4:inst184\|79  " "   -2.982              -2.982 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.852              -2.852 unifilter4:inst184\|80  " "   -2.852              -2.852 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795              -6.940 PWR_ON  " "   -2.795              -6.940 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545              -2.545 unifilter4:inst184\|81  " "   -2.545              -2.545 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393              -3.064 CLK_50MHz  " "   -2.393              -3.064 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771              -6.430 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.771              -6.430 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698              -0.698 unifilter4:inst129\|79  " "   -0.698              -0.698 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674              -0.684 unifilter4:inst128\|80  " "   -0.674              -0.684 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -0.667 unifilter4:inst128\|59  " "   -0.667              -0.667 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -0.627 unifilter4:inst129\|80  " "   -0.627              -0.627 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.549 unifilter4:inst128\|79  " "   -0.549              -0.549 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -0.516 unifilter4:inst129\|59  " "   -0.516              -0.516 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.616 inst66  " "   -0.156              -0.616 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 unifilter4:inst128\|81  " "   -0.011              -0.011 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 unifilter4:inst129\|81  " "   -0.009              -0.009 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 inst38  " "    0.627               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 shrg_ctrl9:inst5\|inst4  " "    0.642               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365016578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.511 " "Worst-case hold slack is -1.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511             -11.449 JUMP_1  " "   -1.511             -11.449 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.104              -2.973 PWR_ON  " "   -1.104              -2.973 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -2.994 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.337              -2.994 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.239 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.139              -0.239 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 inst66  " "    0.086               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 unifilter4:inst129\|80  " "    0.126               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 SCK  " "    0.154               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK_50MHz  " "    0.180               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 inst38  " "    0.196               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 shrg_ctrl9:inst5\|inst4  " "    0.197               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 unifilter4:inst128\|81  " "    0.197               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 unifilter4:inst129\|81  " "    0.197               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 unifilter4:inst184\|81  " "    0.197               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 unifilter4:inst128\|79  " "    0.199               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 unifilter4:inst184\|80  " "    0.244               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 unifilter4:inst129\|79  " "    0.246               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 unifilter4:inst184\|79  " "    0.270               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 unifilter4:inst128\|80  " "    0.285               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 unifilter4:inst184\|59  " "    0.397               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 unifilter4:inst129\|59  " "    0.453               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 unifilter4:inst128\|59  " "    0.459               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365016598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.513 " "Worst-case recovery slack is -4.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.513             -99.467 SCK  " "   -4.513             -99.467 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.489            -202.847 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.489            -202.847 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.763            -149.354 JUMP_1  " "   -3.763            -149.354 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.432              -5.828 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.432              -5.828 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074              -9.666 inst66  " "   -1.074              -9.666 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073              -1.073 unifilter4:inst184\|80  " "   -1.073              -1.073 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066              -1.066 unifilter4:inst128\|79  " "   -1.066              -1.066 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048              -1.048 unifilter4:inst129\|59  " "   -1.048              -1.048 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -1.029 unifilter4:inst184\|81  " "   -1.029              -1.029 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012              -1.012 unifilter4:inst128\|81  " "   -1.012              -1.012 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986              -0.986 unifilter4:inst129\|79  " "   -0.986              -0.986 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961              -0.961 unifilter4:inst129\|81  " "   -0.961              -0.961 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899             -23.470 CLK_50MHz  " "   -0.899             -23.470 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745              -1.490 inst38  " "   -0.745              -1.490 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -0.736 shrg_ctrl9:inst5\|inst4  " "   -0.736              -0.736 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -0.653 net_ctrl:inst110\|42  " "   -0.653              -0.653 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -1.640 PWR_ON  " "   -0.594              -1.640 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -0.574 unifilter4:inst184\|79  " "   -0.574              -0.574 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -0.451 unifilter4:inst128\|80  " "   -0.451              -0.451 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -0.349 unifilter4:inst129\|80  " "   -0.349              -0.349 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -0.309 unifilter4:inst184\|59  " "   -0.309              -0.309 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -0.291 unifilter4:inst128\|59  " "   -0.291              -0.291 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365016615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.890 " "Worst-case removal slack is -0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890             -13.273 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.890             -13.273 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633              -1.100 PWR_ON  " "   -0.633              -1.100 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529              -0.957 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.529              -0.957 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409              -4.023 JUMP_1  " "   -0.409              -4.023 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 SCK  " "    0.320               0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 net_ctrl:inst110\|42  " "    0.337               0.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 inst66  " "    0.499               0.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 CLK_50MHz  " "    0.561               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 shrg_ctrl9:inst5\|inst4  " "    0.567               0.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 inst38  " "    0.576               0.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 unifilter4:inst129\|80  " "    0.683               0.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 unifilter4:inst129\|81  " "    0.787               0.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 unifilter4:inst128\|80  " "    0.791               0.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 unifilter4:inst128\|81  " "    0.809               0.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 unifilter4:inst184\|81  " "    0.843               0.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 unifilter4:inst184\|79  " "    0.930               0.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 unifilter4:inst128\|59  " "    1.000               0.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 unifilter4:inst184\|59  " "    1.030               0.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.310               0.000 unifilter4:inst129\|79  " "    1.310               0.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390               0.000 unifilter4:inst128\|79  " "    1.390               0.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 unifilter4:inst184\|80  " "    1.408               0.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.781               0.000 unifilter4:inst129\|59  " "    1.781               0.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365016631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -164.421 JUMP_1  " "   -3.000            -164.421 JUMP_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.987 SCK  " "   -3.000            -126.987 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.144 PWR_ON  " "   -3.000             -10.144 PWR_ON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 inst66  " "   -1.000              -9.000 inst66 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 inst38  " "   -1.000              -2.000 inst38 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst128\|79  " "   -1.000              -2.000 unifilter4:inst128\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst128\|80  " "   -1.000              -2.000 unifilter4:inst128\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst128\|81  " "   -1.000              -2.000 unifilter4:inst128\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst129\|79  " "   -1.000              -2.000 unifilter4:inst129\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst129\|80  " "   -1.000              -2.000 unifilter4:inst129\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst129\|81  " "   -1.000              -2.000 unifilter4:inst129\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst184\|79  " "   -1.000              -2.000 unifilter4:inst184\|79 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst184\|80  " "   -1.000              -2.000 unifilter4:inst184\|80 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 unifilter4:inst184\|81  " "   -1.000              -2.000 unifilter4:inst184\|81 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 net_ctrl:inst110\|42  " "   -1.000              -1.000 net_ctrl:inst110\|42 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 shrg_ctrl9:inst5\|inst4  " "   -1.000              -1.000 shrg_ctrl9:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 unifilter4:inst128\|59  " "   -1.000              -1.000 unifilter4:inst128\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 unifilter4:inst129\|59  " "   -1.000              -1.000 unifilter4:inst129\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 unifilter4:inst184\|59  " "   -1.000              -1.000 unifilter4:inst184\|59 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.830               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.830               0.000 inst169\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.269               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.269               0.000 inst176\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438               0.000 CLK_50MHz  " "    9.438               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713365016642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713365016642 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365017772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365017772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365017772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365017772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.627 ns " "Worst Case Available Settling Time: 0.627 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365017772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713365017772 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713365017772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713365018110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713365018110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713365018237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 17:43:38 2024 " "Processing ended: Wed Apr 17 17:43:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713365018237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713365018237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713365018237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713365018237 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713365019010 ""}
