

================================================================
== Vitis HLS Report for 'calldatacopy'
================================================================
* Date:           Mon Aug 23 09:43:48 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                         |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_check_memory_fu_231  |check_memory  |        6|       17|  60.000 ns|  0.170 us|    6|   17|     none|
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 2  |        ?|        ?|         2|          2|          1|     ?|       yes|
        |- Loop 3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     3908|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      138|     1508|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      289|    -|
|Register             |        -|     -|     1690|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1828|     5705|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+-----+------+-----+
    |         Instance        |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------+---------------+---------+----+-----+------+-----+
    |grp_check_memory_fu_231  |check_memory   |        0|   4|  138|  1468|    0|
    |mux_42_64_1_1_U33        |mux_42_64_1_1  |        0|   0|    0|    20|    0|
    |mux_42_64_1_1_U34        |mux_42_64_1_1  |        0|   0|    0|    20|    0|
    +-------------------------+---------------+---------+----+-----+------+-----+
    |Total                    |               |        0|   4|  138|  1508|    0|
    +-------------------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln21_fu_534_p2             |         +|   0|  0|   71|          64|           5|
    |add_ln392_fu_620_p2            |         +|   0|  0|   71|          64|          64|
    |add_ln396_fu_649_p2            |         +|   0|  0|   71|          64|          64|
    |add_ln60_65_fu_307_p2          |         +|   0|  0|   26|          19|           7|
    |add_ln60_66_fu_336_p2          |         +|   0|  0|   39|          32|           3|
    |add_ln60_67_fu_359_p2          |         +|   0|  0|   26|          19|           7|
    |add_ln60_68_fu_384_p2          |         +|   0|  0|   39|          32|           3|
    |add_ln60_69_fu_407_p2          |         +|   0|  0|   26|          19|           7|
    |add_ln60_85_fu_294_p2          |         +|   0|  0|   21|          14|           2|
    |add_ln60_86_fu_346_p2          |         +|   0|  0|   21|          14|           3|
    |add_ln60_87_fu_394_p2          |         +|   0|  0|   21|          14|           3|
    |add_ln60_fu_283_p2             |         +|   0|  0|   39|          32|           2|
    |arrayidx1_i1726_sum_fu_678_p2  |         +|   0|  0|   26|          19|          19|
    |empty_429_fu_687_p2            |         +|   0|  0|   71|          64|           1|
    |empty_432_fu_712_p2            |         +|   0|  0|   10|          19|          19|
    |empty_433_fu_732_p2            |         +|   0|  0|   12|           5|           5|
    |empty_436_fu_737_p2            |         +|   0|  0|   26|          19|          19|
    |empty_437_fu_742_p2            |         +|   0|  0|   12|           5|           5|
    |empty_442_fu_821_p2            |         +|   0|  0|   71|          64|           1|
    |empty_445_fu_845_p2            |         +|   0|  0|   10|          19|          19|
    |empty_446_fu_855_p2            |         +|   0|  0|   10|           5|           5|
    |i_153_fu_436_p2                |         +|   0|  0|   10|           3|           1|
    |tmp10_fu_850_p2                |         +|   0|  0|   10|           5|           5|
    |tmp9_fu_840_p2                 |         +|   0|  0|   10|          19|          19|
    |tmp_fu_706_p2                  |         +|   0|  0|   10|          19|          19|
    |sub_ln213_fu_475_p2            |         -|   0|  0|   71|          64|          64|
    |sub_ln21_10_fu_566_p2          |         -|   0|  0|   67|           1|          60|
    |sub_ln21_fu_547_p2             |         -|   0|  0|   71|           6|          64|
    |sub_ln389_fu_513_p2            |         -|   0|  0|   71|          64|          64|
    |sub_ln392_fu_610_p2            |         -|   0|  0|   69|          62|          62|
    |sub_ln398_fu_814_p2            |         -|   0|  0|   71|          64|          64|
    |empty_426_fu_655_p2            |      icmp|   0|  0|   29|          64|          64|
    |exitcond2_fu_827_p2            |      icmp|   0|  0|   29|          64|          64|
    |exitcond_fu_693_p2             |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln200_fu_518_p2           |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln211_fu_442_p2           |      icmp|   0|  0|    9|           3|           4|
    |k1_fu_481_p2                   |      icmp|   0|  0|   29|          64|          64|
    |k2_fu_491_p2                   |      icmp|   0|  0|   29|          64|          64|
    |empty_434_fu_778_p2            |      lshr|   0|  0|  950|         256|         256|
    |k_35_fu_497_p2                 |        or|   0|  0|    2|           1|           1|
    |copy_size_fu_523_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln21_fu_586_p3          |    select|   0|  0|   60|           1|          60|
    |src_fu_503_p3                  |    select|   0|  0|   64|           1|          64|
    |umax_fu_661_p3                 |    select|   0|  0|   64|           1|          64|
    |empty_438_fu_751_p2            |       shl|   0|  0|  100|           1|          32|
    |empty_439_fu_803_p2            |       shl|   0|  0|  950|         256|         256|
    |empty_447_fu_864_p2            |       shl|   0|  0|  100|           1|          32|
    |xor_ln396_1_fu_644_p2          |       xor|   0|  0|   64|          64|           2|
    |xor_ln396_2_fu_669_p2          |       xor|   0|  0|   64|          64|           2|
    |xor_ln396_fu_639_p2            |       xor|   0|  0|   64|          64|           2|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0| 3908|        2011|        1908|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  100|         20|    1|         20|
    |empty_441_reg_220   |    9|          2|   64|        128|
    |i_reg_186           |    9|          2|    3|          6|
    |k_reg_197           |    9|          2|    1|          2|
    |loop_index_reg_209  |    9|          2|   64|        128|
    |state_address0      |   65|         13|   14|        182|
    |state_ce0           |   14|          3|    1|          3|
    |state_d0            |   43|          8|  256|       2048|
    |state_we0           |   31|          6|   32|        192|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  289|         58|  436|       2709|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |   19|   0|   19|          0|
    |arrayidx1_i1726_sum_reg_1066          |   19|   0|   19|          0|
    |copy_size_reg_1040                    |   64|   0|   64|          0|
    |dst_reg_914                           |   64|   0|   64|          0|
    |empty_427_reg_1060                    |    5|   0|    5|          0|
    |empty_428_reg_1072                    |    5|   0|    5|          0|
    |empty_429_reg_1077                    |   64|   0|   64|          0|
    |empty_433_reg_1090                    |    5|   0|    5|          0|
    |empty_437_reg_1095                    |    5|   0|    5|          0|
    |empty_438_reg_1100                    |   32|   0|   32|          0|
    |empty_440_reg_1115                    |    5|   0|    5|          0|
    |empty_441_reg_220                     |   64|   0|   64|          0|
    |grp_check_memory_fu_231_ap_start_reg  |    1|   0|    1|          0|
    |i_reg_186                             |    3|   0|    3|          0|
    |icmp_ln200_reg_1036                   |    1|   0|    1|          0|
    |k_reg_197                             |    1|   0|    1|          0|
    |loop_index_reg_209                    |   64|   0|   64|          0|
    |s_reg_970                             |   64|   0|   64|          0|
    |state_load_199_reg_909                |  256|   0|  256|          0|
    |sub_ln398_reg_1110                    |   64|   0|   64|          0|
    |tmp_515_reg_1105                      |   14|   0|   14|          0|
    |trunc_ln140_reg_1005                  |   64|   0|   64|          0|
    |trunc_ln386_reg_1031                  |   19|   0|   19|          0|
    |trunc_ln389_reg_1046                  |   19|   0|   19|          0|
    |trunc_ln60_144_reg_897                |   14|   0|   14|          0|
    |trunc_ln60_152_reg_919                |   19|   0|   19|          0|
    |trunc_ln60_153_reg_944                |   64|   0|   64|          0|
    |trunc_ln60_90_reg_929                 |   64|   0|   64|          0|
    |trunc_ln60_91_reg_934                 |   64|   0|   64|          0|
    |trunc_ln60_92_reg_950                 |   64|   0|   64|          0|
    |trunc_ln60_93_reg_955                 |   64|   0|   64|          0|
    |trunc_ln60_94_reg_960                 |   64|   0|   64|          0|
    |trunc_ln60_95_reg_981                 |   64|   0|   64|          0|
    |trunc_ln60_96_reg_986                 |   64|   0|   64|          0|
    |trunc_ln60_97_reg_991                 |   64|   0|   64|          0|
    |trunc_ln60_reg_891                    |   32|   0|   32|          0|
    |trunc_ln60_s_reg_924                  |   64|   0|   64|          0|
    |xor_ln396_2_reg_1055                  |   64|   0|   64|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1690|   0| 1690|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  calldatacopy|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  calldatacopy|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  calldatacopy|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  calldatacopy|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  calldatacopy|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  calldatacopy|  return value|
|state_address0  |  out|   14|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|   32|   ap_memory|         state|         array|
|state_d0        |  out|  256|   ap_memory|         state|         array|
|state_q0        |   in|  256|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 15 16 }
  Pipeline-1 : II = 1, D = 1, States = { 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 13 
14 --> 19 15 
15 --> 17 16 
16 --> 15 
17 --> 19 18 
18 --> 19 18 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 20 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 21 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 22 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 22 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 23 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln60_144 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 24 'trunc' 'trunc_ln60_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 25 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 26 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 27 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 28 [1/1] (1.05ns)   --->   "%add_ln60_85 = add i14 %trunc_ln60_144, i14 16383" [./execution_state.hpp:60]   --->   Operation 28 'add' 'add_ln60_85' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_85, i5 0" [./execution_state.hpp:60]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.12ns)   --->   "%add_ln60_65 = add i19 %shl_ln, i19 64" [./execution_state.hpp:60]   --->   Operation 30 'add' 'add_ln60_65' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_65, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 31 'partselect' 'lshr_ln60_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln60_58 = zext i14 %lshr_ln60_s" [./execution_state.hpp:60]   --->   Operation 32 'zext' 'zext_ln60_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%state_addr_169 = getelementptr i256 %state, i64 0, i64 %zext_ln60_58" [./execution_state.hpp:60]   --->   Operation 33 'getelementptr' 'state_addr_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (1.29ns)   --->   "%state_load_199 = load i14 %state_addr_169" [./execution_state.hpp:60]   --->   Operation 34 'load' 'state_load_199' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 35 [1/2] (1.29ns)   --->   "%state_load_199 = load i14 %state_addr_169" [./execution_state.hpp:60]   --->   Operation 35 'load' 'state_load_199' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%dst = trunc i256 %state_load_199" [./execution_state.hpp:60]   --->   Operation 36 'trunc' 'dst' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln60_152 = trunc i256 %state_load_199" [./execution_state.hpp:60]   --->   Operation 37 'trunc' 'trunc_ln60_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_199, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 38 'partselect' 'trunc_ln60_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln60_90 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_199, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 39 'partselect' 'trunc_ln60_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln60_91 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_199, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 40 'partselect' 'trunc_ln60_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.14ns)   --->   "%add_ln60_66 = add i32 %trunc_ln60, i32 4294967294" [./execution_state.hpp:60]   --->   Operation 41 'add' 'add_ln60_66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60_35 = zext i32 %add_ln60_66" [./execution_state.hpp:60]   --->   Operation 42 'zext' 'zext_ln60_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_35, i32 15" [./execution_state.hpp:60]   --->   Operation 43 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 44 [1/1] (1.05ns)   --->   "%add_ln60_86 = add i14 %trunc_ln60_144, i14 16382" [./execution_state.hpp:60]   --->   Operation 44 'add' 'add_ln60_86' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln60_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_86, i5 0" [./execution_state.hpp:60]   --->   Operation 45 'bitconcatenate' 'shl_ln60_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.12ns)   --->   "%add_ln60_67 = add i19 %shl_ln60_s, i19 64" [./execution_state.hpp:60]   --->   Operation 46 'add' 'add_ln60_67' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln60_24 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_67, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 47 'partselect' 'lshr_ln60_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln60_59 = zext i14 %lshr_ln60_24" [./execution_state.hpp:60]   --->   Operation 48 'zext' 'zext_ln60_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%state_addr_170 = getelementptr i256 %state, i64 0, i64 %zext_ln60_59" [./execution_state.hpp:60]   --->   Operation 49 'getelementptr' 'state_addr_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (1.29ns)   --->   "%state_load_200 = load i14 %state_addr_170" [./execution_state.hpp:60]   --->   Operation 50 'load' 'state_load_200' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 51 [1/2] (1.29ns)   --->   "%state_load_200 = load i14 %state_addr_170" [./execution_state.hpp:60]   --->   Operation 51 'load' 'state_load_200' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln60_153 = trunc i256 %state_load_200" [./execution_state.hpp:60]   --->   Operation 52 'trunc' 'trunc_ln60_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln60_92 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_200, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 53 'partselect' 'trunc_ln60_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln60_93 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_200, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 54 'partselect' 'trunc_ln60_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln60_94 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_200, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 55 'partselect' 'trunc_ln60_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln60_68 = add i32 %trunc_ln60, i32 4294967293" [./execution_state.hpp:60]   --->   Operation 56 'add' 'add_ln60_68' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln60_36 = zext i32 %add_ln60_68" [./execution_state.hpp:60]   --->   Operation 57 'zext' 'zext_ln60_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_36, i32 15" [./execution_state.hpp:60]   --->   Operation 58 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 7 <SV = 6> <Delay = 3.48>
ST_7 : Operation 59 [1/1] (1.05ns)   --->   "%add_ln60_87 = add i14 %trunc_ln60_144, i14 16381" [./execution_state.hpp:60]   --->   Operation 59 'add' 'add_ln60_87' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln60_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_87, i5 0" [./execution_state.hpp:60]   --->   Operation 60 'bitconcatenate' 'shl_ln60_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.12ns)   --->   "%add_ln60_69 = add i19 %shl_ln60_22, i19 64" [./execution_state.hpp:60]   --->   Operation 61 'add' 'add_ln60_69' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln60_25 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_69, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 62 'partselect' 'lshr_ln60_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln60_60 = zext i14 %lshr_ln60_25" [./execution_state.hpp:60]   --->   Operation 63 'zext' 'zext_ln60_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%state_addr_171 = getelementptr i256 %state, i64 0, i64 %zext_ln60_60" [./execution_state.hpp:60]   --->   Operation 64 'getelementptr' 'state_addr_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (1.29ns)   --->   "%state_load_201 = load i14 %state_addr_171" [./execution_state.hpp:60]   --->   Operation 65 'load' 'state_load_201' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 66 [1/2] (1.29ns)   --->   "%state_load_201 = load i14 %state_addr_171" [./execution_state.hpp:60]   --->   Operation 66 'load' 'state_load_201' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%s = trunc i256 %state_load_201" [./execution_state.hpp:60]   --->   Operation 67 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln60_95 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_201, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 68 'partselect' 'trunc_ln60_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln60_96 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_201, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 69 'partselect' 'trunc_ln60_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln60_97 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_201, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 70 'partselect' 'trunc_ln60_97' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (0.00ns)   --->   "%tmp3 = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_90, i64 %trunc_ln60_91, i64 %s, i64 %trunc_ln60_95, i64 %trunc_ln60_96, i64 %trunc_ln60_97" [./instructions.hpp:382]   --->   Operation 71 'call' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.86>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 73 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/2] (2.86ns)   --->   "%tmp3 = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_90, i64 %trunc_ln60_91, i64 %s, i64 %trunc_ln60_95, i64 %trunc_ln60_96, i64 %trunc_ln60_97" [./instructions.hpp:382]   --->   Operation 74 'call' 'tmp3' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %tmp3, void %split43, void %memset.loop" [./instructions.hpp:382]   --->   Operation 75 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%state_addr_172 = getelementptr i256 %state, i64 0, i64 8712" [./intx/intx.hpp:140]   --->   Operation 76 'getelementptr' 'state_addr_172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [2/2] (1.29ns)   --->   "%state_load_202 = load i14 %state_addr_172" [./intx/intx.hpp:140]   --->   Operation 77 'load' 'state_load_202' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 78 [1/2] (1.29ns)   --->   "%state_load_202 = load i14 %state_addr_172" [./intx/intx.hpp:140]   --->   Operation 78 'load' 'state_load_202' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i256 %state_load_202" [./intx/intx.hpp:140]   --->   Operation 79 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/int128.hpp:211]   --->   Operation 80 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 3.19>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%i = phi i3 %i_153, void %.split, i3 0, void %memset.loop"   --->   Operation 81 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%k = phi i1 %k_35, void %.split, i1 0, void %memset.loop"   --->   Operation 82 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.71ns)   --->   "%i_153 = add i3 %i, i3 1" [./intx/int128.hpp:211]   --->   Operation 83 'add' 'i_153' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i, i3 4" [./intx/int128.hpp:211]   --->   Operation 84 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split, void %_ZN4intxltILj256EmvEEbRKT0_RKNS_4uintIXT_EEE.exit" [./intx/int128.hpp:211]   --->   Operation 86 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 87 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln140, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 88 'mux' 'tmp_s' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (0.54ns)   --->   "%tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_153, i64 %trunc_ln60_92, i64 %trunc_ln60_93, i64 %trunc_ln60_94, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 89 'mux' 'tmp_59' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp_s, i64 %tmp_59" [./intx/int128.hpp:213]   --->   Operation 90 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp_s, i64 %tmp_59" [./intx/int128.hpp:214]   --->   Operation 91 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 92 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 93 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.14ns)   --->   "%k_35 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 94 'or' 'k_35' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_173 = getelementptr i256 %state, i64 0, i64 0" [./instructions.hpp:392]   --->   Operation 96 'getelementptr' 'state_addr_173' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 97 [2/2] (1.29ns)   --->   "%state_load_203 = load i14 %state_addr_173" [./instructions.hpp:392]   --->   Operation 97 'load' 'state_load_203' <Predicate = (icmp_ln211)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 14 <SV = 13> <Delay = 7.09>
ST_14 : Operation 98 [1/1] (0.43ns)   --->   "%src = select i1 %k, i64 %trunc_ln140, i64 %trunc_ln60_153" [./instructions.hpp:386]   --->   Operation 98 'select' 'src' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i64 %src" [./instructions.hpp:386]   --->   Operation 99 'trunc' 'trunc_ln386' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (1.36ns)   --->   "%sub_ln389 = sub i64 %trunc_ln140, i64 %src" [./instructions.hpp:389]   --->   Operation 100 'sub' 'sub_ln389' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.14ns)   --->   "%icmp_ln200 = icmp_ult  i64 %sub_ln389, i64 %s" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 101 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.43ns)   --->   "%copy_size = select i1 %icmp_ln200, i64 %sub_ln389, i64 %s" [./instructions.hpp:389]   --->   Operation 102 'select' 'copy_size' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i64 %copy_size" [./instructions.hpp:389]   --->   Operation 103 'trunc' 'trunc_ln389' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.36ns)   --->   "%add_ln21 = add i64 %s, i64 31" [./instructions.hpp:21]   --->   Operation 104 'add' 'add_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63" [./instructions.hpp:21]   --->   Operation 105 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (1.36ns)   --->   "%sub_ln21 = sub i64 18446744073709551585, i64 %s" [./instructions.hpp:21]   --->   Operation 106 'sub' 'sub_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln21_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 107 'partselect' 'trunc_ln21_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i59 %trunc_ln21_s" [./instructions.hpp:21]   --->   Operation 108 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (1.34ns)   --->   "%sub_ln21_10 = sub i60 0, i60 %zext_ln21" [./instructions.hpp:21]   --->   Operation 109 'sub' 'sub_ln21_10' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 110 'partselect' 'trunc_ln21_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i59 %trunc_ln21_4" [./instructions.hpp:21]   --->   Operation 111 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.37ns)   --->   "%select_ln21 = select i1 %tmp_518, i60 %sub_ln21_10, i60 %zext_ln21_10" [./instructions.hpp:21]   --->   Operation 112 'select' 'select_ln21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i60 %select_ln21" [./instructions.hpp:392]   --->   Operation 113 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/2] (1.29ns)   --->   "%state_load_203 = load i14 %state_addr_173" [./instructions.hpp:392]   --->   Operation 114 'load' 'state_load_203' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln392 = trunc i256 %state_load_203" [./instructions.hpp:392]   --->   Operation 115 'trunc' 'trunc_ln392' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %select_ln21, i2 0" [./instructions.hpp:392]   --->   Operation 116 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (1.35ns)   --->   "%sub_ln392 = sub i62 %sext_ln392, i62 %p_shl" [./instructions.hpp:392]   --->   Operation 117 'sub' 'sub_ln392' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln392_1 = sext i62 %sub_ln392" [./instructions.hpp:392]   --->   Operation 118 'sext' 'sext_ln392_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (1.36ns)   --->   "%add_ln392 = add i64 %trunc_ln392, i64 %sext_ln392_1" [./instructions.hpp:392]   --->   Operation 119 'add' 'add_ln392' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i64 %add_ln392" [./instructions.hpp:392]   --->   Operation 120 'zext' 'zext_ln392' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (1.29ns)   --->   "%store_ln392 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_173, i256 %zext_ln392, i32 255" [./instructions.hpp:392]   --->   Operation 121 'store' 'store_ln392' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln392, i32 63" [./instructions.hpp:392]   --->   Operation 122 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln392 = br i1 %tmp_519, void, void %split43" [./instructions.hpp:392]   --->   Operation 123 'br' 'br_ln392' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.32ns)   --->   "%xor_ln396 = xor i64 %s, i64 18446744073709551615" [./instructions.hpp:396]   --->   Operation 124 'xor' 'xor_ln396' <Predicate = (!tmp_519)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln396)   --->   "%xor_ln396_1 = xor i64 %trunc_ln140, i64 18446744073709551615" [./instructions.hpp:396]   --->   Operation 125 'xor' 'xor_ln396_1' <Predicate = (!tmp_519)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln396 = add i64 %src, i64 %xor_ln396_1" [./instructions.hpp:396]   --->   Operation 126 'add' 'add_ln396' <Predicate = (!tmp_519)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (1.14ns)   --->   "%empty_426 = icmp_ult  i64 %add_ln396, i64 %xor_ln396" [./instructions.hpp:396]   --->   Operation 127 'icmp' 'empty_426' <Predicate = (!tmp_519)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln396_2)   --->   "%umax = select i1 %empty_426, i64 %xor_ln396, i64 %add_ln396" [./instructions.hpp:396]   --->   Operation 128 'select' 'umax' <Predicate = (!tmp_519)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.43ns) (out node of the LUT)   --->   "%xor_ln396_2 = xor i64 %umax, i64 18446744073709551615" [./instructions.hpp:396]   --->   Operation 129 'xor' 'xor_ln396_2' <Predicate = (!tmp_519)> <Delay = 0.43> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%empty_427 = trunc i256 %state_load_199" [./execution_state.hpp:60]   --->   Operation 130 'trunc' 'empty_427' <Predicate = (!tmp_519)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (1.12ns)   --->   "%arrayidx1_i1726_sum = add i19 %trunc_ln60_152, i19 262208" [./execution_state.hpp:60]   --->   Operation 131 'add' 'arrayidx1_i1726_sum' <Predicate = (!tmp_519)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%empty_428 = trunc i64 %src" [./instructions.hpp:386]   --->   Operation 132 'trunc' 'empty_428' <Predicate = (!tmp_519)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.46ns)   --->   "%br_ln396 = br void %loop-memcpy-expansion" [./instructions.hpp:396]   --->   Operation 133 'br' 'br_ln396' <Predicate = (!tmp_519)> <Delay = 0.46>

State 15 <SV = 14> <Delay = 2.14>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%loop_index = phi i64 0, void, i64 %empty_429, void %loop-memcpy-expansion.split"   --->   Operation 134 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (1.36ns)   --->   "%empty_429 = add i64 %loop_index, i64 1"   --->   Operation 135 'add' 'empty_429' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (1.14ns)   --->   "%exitcond = icmp_eq  i64 %loop_index, i64 %xor_ln396_2" [./instructions.hpp:396]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln396 = br i1 %exitcond, void %loop-memcpy-expansion.split, void %post-loop-memcpy-expansion.loopexit" [./instructions.hpp:396]   --->   Operation 138 'br' 'br_ln396' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%empty_430 = trunc i64 %loop_index"   --->   Operation 139 'trunc' 'empty_430' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%empty_431 = trunc i64 %loop_index"   --->   Operation 140 'trunc' 'empty_431' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i19 %empty_430, i19 278656"   --->   Operation 141 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 142 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%empty_432 = add i19 %tmp, i19 %trunc_ln386" [./instructions.hpp:386]   --->   Operation 142 'add' 'empty_432' <Predicate = (!exitcond)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_512 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_432, i32 5, i32 18" [./instructions.hpp:386]   --->   Operation 143 'partselect' 'tmp_512' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i14 %tmp_512" [./instructions.hpp:386]   --->   Operation 144 'zext' 'p_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%state_addr_174 = getelementptr i256 %state, i64 0, i64 %p_cast_cast" [./instructions.hpp:386]   --->   Operation 145 'getelementptr' 'state_addr_174' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 146 [2/2] (1.29ns)   --->   "%state_load_204 = load i14 %state_addr_174" [./instructions.hpp:386]   --->   Operation 146 'load' 'state_load_204' <Predicate = (!exitcond)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_15 : Operation 147 [1/1] (0.82ns)   --->   "%empty_433 = add i5 %empty_428, i5 %empty_431" [./instructions.hpp:386]   --->   Operation 147 'add' 'empty_433' <Predicate = (!exitcond)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (1.12ns)   --->   "%empty_436 = add i19 %empty_430, i19 %arrayidx1_i1726_sum" [./execution_state.hpp:60]   --->   Operation 148 'add' 'empty_436' <Predicate = (!exitcond)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.82ns)   --->   "%empty_437 = add i5 %empty_431, i5 %empty_427" [./execution_state.hpp:60]   --->   Operation 149 'add' 'empty_437' <Predicate = (!exitcond)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast29 = zext i5 %empty_437" [./execution_state.hpp:60]   --->   Operation 150 'zext' 'p_cast29' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.70ns)   --->   "%empty_438 = shl i32 1, i32 %p_cast29" [./execution_state.hpp:60]   --->   Operation 151 'shl' 'empty_438' <Predicate = (!exitcond)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_436, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 152 'partselect' 'tmp_515' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.03>
ST_16 : Operation 153 [1/2] (1.29ns)   --->   "%state_load_204 = load i14 %state_addr_174" [./instructions.hpp:386]   --->   Operation 153 'load' 'state_load_204' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node empty_439)   --->   "%tmp_513 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_433, i3 0" [./instructions.hpp:386]   --->   Operation 154 'bitconcatenate' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node empty_439)   --->   "%p_cast28 = zext i8 %tmp_513" [./instructions.hpp:386]   --->   Operation 155 'zext' 'p_cast28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node empty_439)   --->   "%empty_434 = lshr i256 %state_load_204, i256 %p_cast28" [./instructions.hpp:386]   --->   Operation 156 'lshr' 'empty_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node empty_439)   --->   "%empty_435 = trunc i256 %empty_434" [./instructions.hpp:386]   --->   Operation 157 'trunc' 'empty_435' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node empty_439)   --->   "%p_cast18_cast = zext i8 %empty_435" [./instructions.hpp:386]   --->   Operation 158 'zext' 'p_cast18_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node empty_439)   --->   "%tmp_514 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_437, i3 0" [./execution_state.hpp:60]   --->   Operation 159 'bitconcatenate' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node empty_439)   --->   "%p_cast30 = zext i8 %tmp_514" [./execution_state.hpp:60]   --->   Operation 160 'zext' 'p_cast30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (1.44ns) (out node of the LUT)   --->   "%empty_439 = shl i256 %p_cast18_cast, i256 %p_cast30" [./instructions.hpp:386]   --->   Operation 161 'shl' 'empty_439' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%p_cast20_cast = zext i14 %tmp_515" [./execution_state.hpp:60]   --->   Operation 162 'zext' 'p_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%state_addr_175 = getelementptr i256 %state, i64 0, i64 %p_cast20_cast" [./execution_state.hpp:60]   --->   Operation 163 'getelementptr' 'state_addr_175' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_175, i256 %empty_439, i32 %empty_438" [./execution_state.hpp:60]   --->   Operation 164 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 165 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 15> <Delay = 1.36>
ST_17 : Operation 166 [1/1] (1.36ns)   --->   "%sub_ln398 = sub i64 %s, i64 %copy_size" [./instructions.hpp:398]   --->   Operation 166 'sub' 'sub_ln398' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln200, void %split43, void %memset.loop44.preheader" [./instructions.hpp:398]   --->   Operation 167 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%empty_440 = trunc i64 %copy_size" [./instructions.hpp:389]   --->   Operation 168 'trunc' 'empty_440' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.46ns)   --->   "%br_ln0 = br void %memset.loop44"   --->   Operation 169 'br' 'br_ln0' <Predicate = (icmp_ln200)> <Delay = 0.46>

State 18 <SV = 16> <Delay = 2.60>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%empty_441 = phi i64 %empty_442, void %memset.loop44.split, i64 0, void %memset.loop44.preheader"   --->   Operation 170 'phi' 'empty_441' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (1.36ns)   --->   "%empty_442 = add i64 %empty_441, i64 1"   --->   Operation 171 'add' 'empty_442' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 172 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (1.14ns)   --->   "%exitcond2 = icmp_eq  i64 %empty_441, i64 %sub_ln398" [./instructions.hpp:398]   --->   Operation 173 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %exitcond2, void %memset.loop44.split, void %split43.loopexit" [./instructions.hpp:398]   --->   Operation 174 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%empty_443 = trunc i64 %empty_441"   --->   Operation 175 'trunc' 'empty_443' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%empty_444 = trunc i64 %empty_441"   --->   Operation 176 'trunc' 'empty_444' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i19 %arrayidx1_i1726_sum, i19 %empty_443" [./execution_state.hpp:60]   --->   Operation 177 'add' 'tmp9' <Predicate = (!exitcond2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 178 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%empty_445 = add i19 %tmp9, i19 %trunc_ln389" [./execution_state.hpp:60]   --->   Operation 178 'add' 'empty_445' <Predicate = (!exitcond2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i5 %empty_427, i5 %empty_444" [./execution_state.hpp:60]   --->   Operation 179 'add' 'tmp10' <Predicate = (!exitcond2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 180 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%empty_446 = add i5 %tmp10, i5 %empty_440" [./execution_state.hpp:60]   --->   Operation 180 'add' 'empty_446' <Predicate = (!exitcond2)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast31 = zext i5 %empty_446" [./execution_state.hpp:60]   --->   Operation 181 'zext' 'p_cast31' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.70ns)   --->   "%empty_447 = shl i32 1, i32 %p_cast31" [./execution_state.hpp:60]   --->   Operation 182 'shl' 'empty_447' <Predicate = (!exitcond2)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_516 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_445, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 183 'partselect' 'tmp_516' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast24_cast = zext i14 %tmp_516" [./execution_state.hpp:60]   --->   Operation 184 'zext' 'p_cast24_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%state_addr_176 = getelementptr i256 %state, i64 0, i64 %p_cast24_cast" [./execution_state.hpp:60]   --->   Operation 185 'getelementptr' 'state_addr_176' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_176, i256 0, i32 %empty_447" [./execution_state.hpp:60]   --->   Operation 186 'store' 'store_ln60' <Predicate = (!exitcond2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop44"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split43"   --->   Operation 188 'br' 'br_ln0' <Predicate = (tmp3 & !tmp_519 & icmp_ln200)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 189 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr                 (getelementptr         ) [ 00111110000000000000]
state_load                 (load                  ) [ 00000000000000000000]
trunc_ln60                 (trunc                 ) [ 00011110000000000000]
trunc_ln60_144             (trunc                 ) [ 00011111000000000000]
add_ln60                   (add                   ) [ 00000000000000000000]
zext_ln60                  (zext                  ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
add_ln60_85                (add                   ) [ 00000000000000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000000000000]
add_ln60_65                (add                   ) [ 00000000000000000000]
lshr_ln60_s                (partselect            ) [ 00000000000000000000]
zext_ln60_58               (zext                  ) [ 00000000000000000000]
state_addr_169             (getelementptr         ) [ 00001000000000000000]
state_load_199             (load                  ) [ 00000111111111100000]
dst                        (trunc                 ) [ 00000111111000000000]
trunc_ln60_152             (trunc                 ) [ 00000111111111100000]
trunc_ln60_s               (partselect            ) [ 00000111111000000000]
trunc_ln60_90              (partselect            ) [ 00000111111000000000]
trunc_ln60_91              (partselect            ) [ 00000111111000000000]
add_ln60_66                (add                   ) [ 00000000000000000000]
zext_ln60_35               (zext                  ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
add_ln60_86                (add                   ) [ 00000000000000000000]
shl_ln60_s                 (bitconcatenate        ) [ 00000000000000000000]
add_ln60_67                (add                   ) [ 00000000000000000000]
lshr_ln60_24               (partselect            ) [ 00000000000000000000]
zext_ln60_59               (zext                  ) [ 00000000000000000000]
state_addr_170             (getelementptr         ) [ 00000010000000000000]
state_load_200             (load                  ) [ 00000000000000000000]
trunc_ln60_153             (trunc                 ) [ 00000001111111100000]
trunc_ln60_92              (partselect            ) [ 00000001111111000000]
trunc_ln60_93              (partselect            ) [ 00000001111111000000]
trunc_ln60_94              (partselect            ) [ 00000001111111000000]
add_ln60_68                (add                   ) [ 00000000000000000000]
zext_ln60_36               (zext                  ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
add_ln60_87                (add                   ) [ 00000000000000000000]
shl_ln60_22                (bitconcatenate        ) [ 00000000000000000000]
add_ln60_69                (add                   ) [ 00000000000000000000]
lshr_ln60_25               (partselect            ) [ 00000000000000000000]
zext_ln60_60               (zext                  ) [ 00000000000000000000]
state_addr_171             (getelementptr         ) [ 00000000100000000000]
state_load_201             (load                  ) [ 00000000000000000000]
s                          (trunc                 ) [ 00000000011111111100]
trunc_ln60_95              (partselect            ) [ 00000000011000000000]
trunc_ln60_96              (partselect            ) [ 00000000011000000000]
trunc_ln60_97              (partselect            ) [ 00000000011000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000]
tmp3                       (call                  ) [ 00000000001111111111]
br_ln382                   (br                    ) [ 00000000000000000000]
state_addr_172             (getelementptr         ) [ 00000000000010000000]
state_load_202             (load                  ) [ 00000000000000000000]
trunc_ln140                (trunc                 ) [ 00000000000001100000]
br_ln211                   (br                    ) [ 00000000000011000000]
i                          (phi                   ) [ 00000000000001000000]
k                          (phi                   ) [ 00000000000001100000]
i_153                      (add                   ) [ 00000000000011000000]
icmp_ln211                 (icmp                  ) [ 00000000000001000000]
empty                      (speclooptripcount     ) [ 00000000000000000000]
br_ln211                   (br                    ) [ 00000000000000000000]
trunc_ln50                 (trunc                 ) [ 00000000000000000000]
tmp_s                      (mux                   ) [ 00000000000000000000]
tmp_59                     (mux                   ) [ 00000000000000000000]
sub_ln213                  (sub                   ) [ 00000000000000000000]
k1                         (icmp                  ) [ 00000000000000000000]
zext_ln215                 (zext                  ) [ 00000000000000000000]
k2                         (icmp                  ) [ 00000000000000000000]
k_35                       (or                    ) [ 00000000000011000000]
br_ln0                     (br                    ) [ 00000000000011000000]
state_addr_173             (getelementptr         ) [ 00000000000000100000]
src                        (select                ) [ 00000000000000000000]
trunc_ln386                (trunc                 ) [ 00000000000000011000]
sub_ln389                  (sub                   ) [ 00000000000000000000]
icmp_ln200                 (icmp                  ) [ 00000000000000011111]
copy_size                  (select                ) [ 00000000000000011100]
trunc_ln389                (trunc                 ) [ 00000000000000011110]
add_ln21                   (add                   ) [ 00000000000000000000]
tmp_518                    (bitselect             ) [ 00000000000000000000]
sub_ln21                   (sub                   ) [ 00000000000000000000]
trunc_ln21_s               (partselect            ) [ 00000000000000000000]
zext_ln21                  (zext                  ) [ 00000000000000000000]
sub_ln21_10                (sub                   ) [ 00000000000000000000]
trunc_ln21_4               (partselect            ) [ 00000000000000000000]
zext_ln21_10               (zext                  ) [ 00000000000000000000]
select_ln21                (select                ) [ 00000000000000000000]
sext_ln392                 (sext                  ) [ 00000000000000000000]
state_load_203             (load                  ) [ 00000000000000000000]
trunc_ln392                (trunc                 ) [ 00000000000000000000]
p_shl                      (bitconcatenate        ) [ 00000000000000000000]
sub_ln392                  (sub                   ) [ 00000000000000000000]
sext_ln392_1               (sext                  ) [ 00000000000000000000]
add_ln392                  (add                   ) [ 00000000000000000000]
zext_ln392                 (zext                  ) [ 00000000000000000000]
store_ln392                (store                 ) [ 00000000000000000000]
tmp_519                    (bitselect             ) [ 00000000000000111111]
br_ln392                   (br                    ) [ 00000000000000000000]
xor_ln396                  (xor                   ) [ 00000000000000000000]
xor_ln396_1                (xor                   ) [ 00000000000000000000]
add_ln396                  (add                   ) [ 00000000000000000000]
empty_426                  (icmp                  ) [ 00000000000000000000]
umax                       (select                ) [ 00000000000000000000]
xor_ln396_2                (xor                   ) [ 00000000000000011000]
empty_427                  (trunc                 ) [ 00000000000000011110]
arrayidx1_i1726_sum        (add                   ) [ 00000000000000011110]
empty_428                  (trunc                 ) [ 00000000000000011000]
br_ln396                   (br                    ) [ 00000000000000111000]
loop_index                 (phi                   ) [ 00000000000000010000]
empty_429                  (add                   ) [ 00000000000000111000]
specpipeline_ln0           (specpipeline          ) [ 00000000000000000000]
exitcond                   (icmp                  ) [ 00000000000000011000]
br_ln396                   (br                    ) [ 00000000000000000000]
empty_430                  (trunc                 ) [ 00000000000000000000]
empty_431                  (trunc                 ) [ 00000000000000000000]
tmp                        (add                   ) [ 00000000000000000000]
empty_432                  (add                   ) [ 00000000000000000000]
tmp_512                    (partselect            ) [ 00000000000000000000]
p_cast_cast                (zext                  ) [ 00000000000000000000]
state_addr_174             (getelementptr         ) [ 00000000000000001000]
empty_433                  (add                   ) [ 00000000000000001000]
empty_436                  (add                   ) [ 00000000000000000000]
empty_437                  (add                   ) [ 00000000000000001000]
p_cast29                   (zext                  ) [ 00000000000000000000]
empty_438                  (shl                   ) [ 00000000000000001000]
tmp_515                    (partselect            ) [ 00000000000000001000]
state_load_204             (load                  ) [ 00000000000000000000]
tmp_513                    (bitconcatenate        ) [ 00000000000000000000]
p_cast28                   (zext                  ) [ 00000000000000000000]
empty_434                  (lshr                  ) [ 00000000000000000000]
empty_435                  (trunc                 ) [ 00000000000000000000]
p_cast18_cast              (zext                  ) [ 00000000000000000000]
tmp_514                    (bitconcatenate        ) [ 00000000000000000000]
p_cast30                   (zext                  ) [ 00000000000000000000]
empty_439                  (shl                   ) [ 00000000000000000000]
p_cast20_cast              (zext                  ) [ 00000000000000000000]
state_addr_175             (getelementptr         ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
br_ln0                     (br                    ) [ 00000000000000111000]
sub_ln398                  (sub                   ) [ 00000000000000000010]
br_ln398                   (br                    ) [ 00000000000000000000]
empty_440                  (trunc                 ) [ 00000000000000000010]
br_ln0                     (br                    ) [ 00000000000000000110]
empty_441                  (phi                   ) [ 00000000000000000010]
empty_442                  (add                   ) [ 00000000000000000110]
specpipeline_ln0           (specpipeline          ) [ 00000000000000000000]
exitcond2                  (icmp                  ) [ 00000000000000000010]
br_ln398                   (br                    ) [ 00000000000000000000]
empty_443                  (trunc                 ) [ 00000000000000000000]
empty_444                  (trunc                 ) [ 00000000000000000000]
tmp9                       (add                   ) [ 00000000000000000000]
empty_445                  (add                   ) [ 00000000000000000000]
tmp10                      (add                   ) [ 00000000000000000000]
empty_446                  (add                   ) [ 00000000000000000000]
p_cast31                   (zext                  ) [ 00000000000000000000]
empty_447                  (shl                   ) [ 00000000000000000000]
tmp_516                    (partselect            ) [ 00000000000000000000]
p_cast24_cast              (zext                  ) [ 00000000000000000000]
state_addr_176             (getelementptr         ) [ 00000000000000000000]
store_ln60                 (store                 ) [ 00000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000110]
br_ln0                     (br                    ) [ 00000000000000000000]
ret_ln0                    (ret                   ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a4i64packedL"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="check_memory"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i60.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="state_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="256" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="256" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 store_ln60/2 state_load_199/3 store_ln60/4 state_load_200/5 store_ln60/6 state_load_201/7 state_load_202/11 state_load_203/13 store_ln392/14 state_load_204/15 store_ln60/16 store_ln60/18 "/>
</bind>
</comp>

<comp id="122" class="1004" name="state_addr_169_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="256" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="14" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_169/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="state_addr_170_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="256" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="14" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_170/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_addr_171_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="256" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_171/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="state_addr_172_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="256" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="15" slack="0"/>
<pin id="150" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_172/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="state_addr_173_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="256" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_173/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="state_addr_174_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="256" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_174/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="state_addr_175_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="256" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_175/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="state_addr_176_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="256" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="14" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_176/18 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="197" class="1005" name="k_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="k_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="209" class="1005" name="loop_index_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="loop_index_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="64" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/15 "/>
</bind>
</comp>

<comp id="220" class="1005" name="empty_441_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_441 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="empty_441_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_441/18 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_check_memory_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="256" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="5"/>
<pin id="235" dir="0" index="3" bw="64" slack="5"/>
<pin id="236" dir="0" index="4" bw="64" slack="5"/>
<pin id="237" dir="0" index="5" bw="64" slack="5"/>
<pin id="238" dir="0" index="6" bw="64" slack="1"/>
<pin id="239" dir="0" index="7" bw="64" slack="1"/>
<pin id="240" dir="0" index="8" bw="64" slack="1"/>
<pin id="241" dir="0" index="9" bw="64" slack="1"/>
<pin id="242" dir="1" index="10" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="256" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="0"/>
<pin id="250" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_s/4 trunc_ln60_92/6 trunc_ln60_95/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="256" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="0" index="3" bw="9" slack="0"/>
<pin id="260" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_90/4 trunc_ln60_93/6 trunc_ln60_96/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="256" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="0" index="3" bw="9" slack="0"/>
<pin id="270" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_91/4 trunc_ln60_94/6 trunc_ln60_97/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln60_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="256" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln60_144_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="256" slack="0"/>
<pin id="281" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_144/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln60_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln60_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln60_85_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="1"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_85/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="19" slack="0"/>
<pin id="301" dir="0" index="1" bw="14" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln60_65_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="19" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_65/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="lshr_ln60_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="0" index="1" bw="19" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_s/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln60_58_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_58/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="dst_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="256" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dst/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln60_152_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="256" slack="0"/>
<pin id="334" dir="1" index="1" bw="19" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_152/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln60_66_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_66/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln60_35_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_35/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln60_86_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="3"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_86/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln60_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="19" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_s/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln60_67_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="19" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_67/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="lshr_ln60_24_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="0"/>
<pin id="367" dir="0" index="1" bw="19" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_24/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln60_59_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_59/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln60_153_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="256" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_153/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln60_68_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="4"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_68/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln60_36_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_36/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln60_87_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="5"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_87/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln60_22_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="19" slack="0"/>
<pin id="401" dir="0" index="1" bw="14" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_22/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln60_69_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="19" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_69/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="lshr_ln60_25_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="19" slack="0"/>
<pin id="416" dir="0" index="2" bw="4" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_25/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln60_60_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_60/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="s_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="256" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln140_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="256" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_153_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_153/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln211_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln50_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_s_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="1"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="1" slack="0"/>
<pin id="457" dir="0" index="4" bw="1" slack="0"/>
<pin id="458" dir="0" index="5" bw="2" slack="0"/>
<pin id="459" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_59_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="7"/>
<pin id="468" dir="0" index="2" bw="64" slack="7"/>
<pin id="469" dir="0" index="3" bw="64" slack="7"/>
<pin id="470" dir="0" index="4" bw="64" slack="7"/>
<pin id="471" dir="0" index="5" bw="2" slack="0"/>
<pin id="472" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_59/13 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln213_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="k1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln215_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="k2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k2/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="k_35_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_35/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="src_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="64" slack="2"/>
<pin id="506" dir="0" index="2" bw="64" slack="8"/>
<pin id="507" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src/14 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln386_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/14 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sub_ln389_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="2"/>
<pin id="515" dir="0" index="1" bw="64" slack="0"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln389/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln200_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="6"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/14 "/>
</bind>
</comp>

<comp id="523" class="1004" name="copy_size_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="64" slack="6"/>
<pin id="527" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="copy_size/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln389_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln389/14 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln21_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="6"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_518_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="7" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_518/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sub_ln21_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="6"/>
<pin id="550" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln21_s_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="59" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="0" index="3" bw="7" slack="0"/>
<pin id="557" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_s/14 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln21_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="59" slack="0"/>
<pin id="564" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/14 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln21_10_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="59" slack="0"/>
<pin id="569" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_10/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln21_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="59" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="0" index="3" bw="7" slack="0"/>
<pin id="577" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_4/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln21_10_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="59" slack="0"/>
<pin id="584" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_10/14 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln21_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="60" slack="0"/>
<pin id="589" dir="0" index="2" bw="60" slack="0"/>
<pin id="590" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/14 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln392_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="60" slack="0"/>
<pin id="596" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln392/14 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln392_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="256" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln392/14 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_shl_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="62" slack="0"/>
<pin id="604" dir="0" index="1" bw="60" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sub_ln392_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="60" slack="0"/>
<pin id="612" dir="0" index="1" bw="62" slack="0"/>
<pin id="613" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln392/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln392_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="62" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln392_1/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln392_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="62" slack="0"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln392/14 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln392_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln392/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_519_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="0"/>
<pin id="634" dir="0" index="2" bw="7" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_519/14 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln396_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="6"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln396/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln396_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="2"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln396_1/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln396_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln396/14 "/>
</bind>
</comp>

<comp id="655" class="1004" name="empty_426_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_426/14 "/>
</bind>
</comp>

<comp id="661" class="1004" name="umax_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="64" slack="0"/>
<pin id="664" dir="0" index="2" bw="64" slack="0"/>
<pin id="665" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln396_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln396_2/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="empty_427_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="256" slack="10"/>
<pin id="677" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_427/14 "/>
</bind>
</comp>

<comp id="678" class="1004" name="arrayidx1_i1726_sum_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="19" slack="10"/>
<pin id="680" dir="0" index="1" bw="19" slack="0"/>
<pin id="681" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx1_i1726_sum/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="empty_428_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_428/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="empty_429_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_429/15 "/>
</bind>
</comp>

<comp id="693" class="1004" name="exitcond_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="1"/>
<pin id="696" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="empty_430_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_430/15 "/>
</bind>
</comp>

<comp id="702" class="1004" name="empty_431_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="0"/>
<pin id="704" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_431/15 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="19" slack="0"/>
<pin id="708" dir="0" index="1" bw="19" slack="0"/>
<pin id="709" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="712" class="1004" name="empty_432_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="19" slack="0"/>
<pin id="714" dir="0" index="1" bw="19" slack="1"/>
<pin id="715" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_432/15 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_512_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="14" slack="0"/>
<pin id="719" dir="0" index="1" bw="19" slack="0"/>
<pin id="720" dir="0" index="2" bw="4" slack="0"/>
<pin id="721" dir="0" index="3" bw="6" slack="0"/>
<pin id="722" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_512/15 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_cast_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast/15 "/>
</bind>
</comp>

<comp id="732" class="1004" name="empty_433_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="0" index="1" bw="5" slack="0"/>
<pin id="735" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_433/15 "/>
</bind>
</comp>

<comp id="737" class="1004" name="empty_436_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="19" slack="0"/>
<pin id="739" dir="0" index="1" bw="19" slack="1"/>
<pin id="740" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_436/15 "/>
</bind>
</comp>

<comp id="742" class="1004" name="empty_437_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="0"/>
<pin id="744" dir="0" index="1" bw="5" slack="1"/>
<pin id="745" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_437/15 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_cast29_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast29/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="empty_438_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="5" slack="0"/>
<pin id="754" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_438/15 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_515_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="14" slack="0"/>
<pin id="759" dir="0" index="1" bw="19" slack="0"/>
<pin id="760" dir="0" index="2" bw="4" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_515/15 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_513_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="0" index="1" bw="5" slack="1"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_513/16 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_cast28_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast28/16 "/>
</bind>
</comp>

<comp id="778" class="1004" name="empty_434_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="256" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_434/16 "/>
</bind>
</comp>

<comp id="784" class="1004" name="empty_435_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="256" slack="0"/>
<pin id="786" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_435/16 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_cast18_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18_cast/16 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_514_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="5" slack="1"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_514/16 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_cast30_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast30/16 "/>
</bind>
</comp>

<comp id="803" class="1004" name="empty_439_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="0"/>
<pin id="806" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_439/16 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_cast20_cast_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="14" slack="1"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast20_cast/16 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sub_ln398_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="8"/>
<pin id="816" dir="0" index="1" bw="64" slack="2"/>
<pin id="817" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln398/17 "/>
</bind>
</comp>

<comp id="818" class="1004" name="empty_440_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="2"/>
<pin id="820" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_440/17 "/>
</bind>
</comp>

<comp id="821" class="1004" name="empty_442_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_442/18 "/>
</bind>
</comp>

<comp id="827" class="1004" name="exitcond2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="0"/>
<pin id="829" dir="0" index="1" bw="64" slack="1"/>
<pin id="830" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/18 "/>
</bind>
</comp>

<comp id="832" class="1004" name="empty_443_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="0"/>
<pin id="834" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_443/18 "/>
</bind>
</comp>

<comp id="836" class="1004" name="empty_444_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="64" slack="0"/>
<pin id="838" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_444/18 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp9_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="19" slack="3"/>
<pin id="842" dir="0" index="1" bw="19" slack="0"/>
<pin id="843" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/18 "/>
</bind>
</comp>

<comp id="845" class="1004" name="empty_445_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="19" slack="0"/>
<pin id="847" dir="0" index="1" bw="19" slack="3"/>
<pin id="848" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_445/18 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp10_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="3"/>
<pin id="852" dir="0" index="1" bw="5" slack="0"/>
<pin id="853" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/18 "/>
</bind>
</comp>

<comp id="855" class="1004" name="empty_446_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="0"/>
<pin id="857" dir="0" index="1" bw="5" slack="1"/>
<pin id="858" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_446/18 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_cast31_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="0"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast31/18 "/>
</bind>
</comp>

<comp id="864" class="1004" name="empty_447_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="5" slack="0"/>
<pin id="867" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_447/18 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_516_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="14" slack="0"/>
<pin id="873" dir="0" index="1" bw="19" slack="0"/>
<pin id="874" dir="0" index="2" bw="4" slack="0"/>
<pin id="875" dir="0" index="3" bw="6" slack="0"/>
<pin id="876" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_516/18 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_cast24_cast_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="14" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast24_cast/18 "/>
</bind>
</comp>

<comp id="886" class="1005" name="state_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="14" slack="1"/>
<pin id="888" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="trunc_ln60_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="2"/>
<pin id="893" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln60_144_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="14" slack="1"/>
<pin id="899" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_144 "/>
</bind>
</comp>

<comp id="904" class="1005" name="state_addr_169_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="1"/>
<pin id="906" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_169 "/>
</bind>
</comp>

<comp id="909" class="1005" name="state_load_199_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="256" slack="10"/>
<pin id="911" dir="1" index="1" bw="256" slack="10"/>
</pin_list>
<bind>
<opset="state_load_199 "/>
</bind>
</comp>

<comp id="914" class="1005" name="dst_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="5"/>
<pin id="916" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="dst "/>
</bind>
</comp>

<comp id="919" class="1005" name="trunc_ln60_152_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="19" slack="10"/>
<pin id="921" dir="1" index="1" bw="19" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln60_152 "/>
</bind>
</comp>

<comp id="924" class="1005" name="trunc_ln60_s_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="64" slack="5"/>
<pin id="926" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln60_s "/>
</bind>
</comp>

<comp id="929" class="1005" name="trunc_ln60_90_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="5"/>
<pin id="931" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln60_90 "/>
</bind>
</comp>

<comp id="934" class="1005" name="trunc_ln60_91_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="5"/>
<pin id="936" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln60_91 "/>
</bind>
</comp>

<comp id="939" class="1005" name="state_addr_170_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="14" slack="1"/>
<pin id="941" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_170 "/>
</bind>
</comp>

<comp id="944" class="1005" name="trunc_ln60_153_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="7"/>
<pin id="946" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_153 "/>
</bind>
</comp>

<comp id="950" class="1005" name="trunc_ln60_92_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="7"/>
<pin id="952" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_92 "/>
</bind>
</comp>

<comp id="955" class="1005" name="trunc_ln60_93_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="7"/>
<pin id="957" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_93 "/>
</bind>
</comp>

<comp id="960" class="1005" name="trunc_ln60_94_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="7"/>
<pin id="962" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_94 "/>
</bind>
</comp>

<comp id="965" class="1005" name="state_addr_171_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="14" slack="1"/>
<pin id="967" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_171 "/>
</bind>
</comp>

<comp id="970" class="1005" name="s_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="64" slack="1"/>
<pin id="972" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="981" class="1005" name="trunc_ln60_95_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="1"/>
<pin id="983" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_95 "/>
</bind>
</comp>

<comp id="986" class="1005" name="trunc_ln60_96_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="64" slack="1"/>
<pin id="988" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_96 "/>
</bind>
</comp>

<comp id="991" class="1005" name="trunc_ln60_97_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_97 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp3_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="8"/>
<pin id="998" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="state_addr_172_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="1"/>
<pin id="1002" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_172 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="trunc_ln140_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="1"/>
<pin id="1007" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln140 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="i_153_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="3" slack="0"/>
<pin id="1015" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_153 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="k_35_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_35 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="state_addr_173_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="14" slack="1"/>
<pin id="1028" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_173 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="trunc_ln386_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="19" slack="1"/>
<pin id="1033" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln386 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="icmp_ln200_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="2"/>
<pin id="1038" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="copy_size_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="2"/>
<pin id="1042" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="copy_size "/>
</bind>
</comp>

<comp id="1046" class="1005" name="trunc_ln389_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="19" slack="3"/>
<pin id="1048" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln389 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_519_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="1"/>
<pin id="1053" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_519 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="xor_ln396_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="64" slack="1"/>
<pin id="1057" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln396_2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="empty_427_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="5" slack="1"/>
<pin id="1062" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_427 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="arrayidx1_i1726_sum_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="19" slack="1"/>
<pin id="1068" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx1_i1726_sum "/>
</bind>
</comp>

<comp id="1072" class="1005" name="empty_428_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="5" slack="1"/>
<pin id="1074" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_428 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="empty_429_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="0"/>
<pin id="1079" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_429 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="state_addr_174_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="14" slack="1"/>
<pin id="1087" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_174 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="empty_433_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="5" slack="1"/>
<pin id="1092" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_433 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="empty_437_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="5" slack="1"/>
<pin id="1097" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_437 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="empty_438_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_438 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="tmp_515_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="14" slack="1"/>
<pin id="1107" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_515 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="sub_ln398_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="64" slack="1"/>
<pin id="1112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln398 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="empty_440_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="5" slack="1"/>
<pin id="1117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_440 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="empty_442_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="0"/>
<pin id="1122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_442 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="116" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="116" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="116" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="116" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="116" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="275" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="331"><net_src comp="116" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="116" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="365" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="383"><net_src comp="116" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="18" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="24" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="431"><net_src comp="116" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="116" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="190" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="190" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="190" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="460"><net_src comp="74" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="2" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="2" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="463"><net_src comp="2" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="464"><net_src comp="448" pin="1"/><net_sink comp="452" pin=5"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="448" pin="1"/><net_sink comp="465" pin=5"/></net>

<net id="479"><net_src comp="452" pin="6"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="465" pin="6"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="452" pin="6"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="465" pin="6"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="201" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="475" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="481" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="197" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="503" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="503" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="513" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="78" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="80" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="84" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="22" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="80" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="565"><net_src comp="552" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="534" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="22" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="80" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="572" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="539" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="566" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="116" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="88" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="586" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="90" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="594" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="602" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="598" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="636"><net_src comp="78" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="620" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="80" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="92" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="503" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="639" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="639" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="649" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="661" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="92" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="682"><net_src comp="94" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="503" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="213" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="4" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="213" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="213" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="213" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="698" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="102" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="723"><net_src comp="20" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="712" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="22" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="24" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="730"><net_src comp="717" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="736"><net_src comp="702" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="698" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="702" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="98" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="20" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="737" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="22" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="24" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="772"><net_src comp="104" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="62" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="777"><net_src comp="767" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="116" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="104" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="62" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="802"><net_src comp="792" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="788" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="809"><net_src comp="803" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="813"><net_src comp="810" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="825"><net_src comp="224" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="4" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="224" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="224" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="224" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="832" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="836" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="855" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="98" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="870"><net_src comp="864" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="877"><net_src comp="20" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="845" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="22" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="24" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="884"><net_src comp="871" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="889"><net_src comp="108" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="894"><net_src comp="275" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="900"><net_src comp="279" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="907"><net_src comp="122" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="912"><net_src comp="116" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="917"><net_src comp="328" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="922"><net_src comp="332" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="927"><net_src comp="245" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="932"><net_src comp="255" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="937"><net_src comp="265" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="231" pin=5"/></net>

<net id="942"><net_src comp="130" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="947"><net_src comp="380" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="953"><net_src comp="245" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="958"><net_src comp="255" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="465" pin=3"/></net>

<net id="963"><net_src comp="265" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="465" pin=4"/></net>

<net id="968"><net_src comp="138" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="973"><net_src comp="428" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="231" pin=6"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="977"><net_src comp="970" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="979"><net_src comp="970" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="980"><net_src comp="970" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="984"><net_src comp="245" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="231" pin=7"/></net>

<net id="989"><net_src comp="255" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="231" pin=8"/></net>

<net id="994"><net_src comp="265" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="231" pin=9"/></net>

<net id="999"><net_src comp="231" pin="10"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="146" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1008"><net_src comp="432" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1016"><net_src comp="436" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1024"><net_src comp="497" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1029"><net_src comp="155" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1034"><net_src comp="509" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1039"><net_src comp="518" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="523" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1049"><net_src comp="530" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1054"><net_src comp="631" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="669" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1063"><net_src comp="675" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1069"><net_src comp="678" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1075"><net_src comp="683" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1080"><net_src comp="687" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1088"><net_src comp="164" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1093"><net_src comp="732" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1098"><net_src comp="742" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1103"><net_src comp="751" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="1108"><net_src comp="757" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1113"><net_src comp="814" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1118"><net_src comp="818" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1123"><net_src comp="821" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="224" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {2 4 6 9 10 14 16 18 }
 - Input state : 
	Port: calldatacopy : state | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  - Chain level:
	State 1
		state_load : 1
	State 2
		trunc_ln60 : 1
		trunc_ln60_144 : 1
		add_ln60 : 2
		zext_ln60 : 3
		store_ln60 : 4
	State 3
		shl_ln : 1
		add_ln60_65 : 2
		lshr_ln60_s : 3
		zext_ln60_58 : 4
		state_addr_169 : 5
		state_load_199 : 6
	State 4
		dst : 1
		trunc_ln60_152 : 1
		trunc_ln60_s : 1
		trunc_ln60_90 : 1
		trunc_ln60_91 : 1
		zext_ln60_35 : 1
		store_ln60 : 2
	State 5
		shl_ln60_s : 1
		add_ln60_67 : 2
		lshr_ln60_24 : 3
		zext_ln60_59 : 4
		state_addr_170 : 5
		state_load_200 : 6
	State 6
		trunc_ln60_153 : 1
		trunc_ln60_92 : 1
		trunc_ln60_93 : 1
		trunc_ln60_94 : 1
		zext_ln60_36 : 1
		store_ln60 : 2
	State 7
		shl_ln60_22 : 1
		add_ln60_69 : 2
		lshr_ln60_25 : 3
		zext_ln60_60 : 4
		state_addr_171 : 5
		state_load_201 : 6
	State 8
		s : 1
		trunc_ln60_95 : 1
		trunc_ln60_96 : 1
		trunc_ln60_97 : 1
	State 9
	State 10
		br_ln382 : 1
	State 11
		state_load_202 : 1
	State 12
		trunc_ln140 : 1
	State 13
		i_153 : 1
		icmp_ln211 : 1
		br_ln211 : 2
		trunc_ln50 : 1
		tmp_s : 2
		tmp_59 : 2
		sub_ln213 : 3
		k1 : 3
		zext_ln215 : 1
		k2 : 4
		k_35 : 5
		state_load_203 : 1
	State 14
		trunc_ln386 : 1
		sub_ln389 : 1
		icmp_ln200 : 2
		copy_size : 3
		trunc_ln389 : 4
		tmp_518 : 1
		trunc_ln21_s : 1
		zext_ln21 : 2
		sub_ln21_10 : 3
		trunc_ln21_4 : 1
		zext_ln21_10 : 2
		select_ln21 : 4
		sext_ln392 : 5
		trunc_ln392 : 1
		p_shl : 5
		sub_ln392 : 6
		sext_ln392_1 : 7
		add_ln392 : 8
		zext_ln392 : 9
		store_ln392 : 10
		tmp_519 : 9
		br_ln392 : 10
		empty_426 : 1
		umax : 2
		xor_ln396_2 : 3
		empty_428 : 1
	State 15
		empty_429 : 1
		exitcond : 1
		br_ln396 : 2
		empty_430 : 1
		empty_431 : 1
		tmp : 2
		empty_432 : 3
		tmp_512 : 4
		p_cast_cast : 5
		state_addr_174 : 6
		state_load_204 : 7
		empty_433 : 2
		empty_436 : 2
		empty_437 : 2
		p_cast29 : 3
		empty_438 : 4
		tmp_515 : 3
	State 16
		p_cast28 : 1
		empty_434 : 2
		empty_435 : 3
		p_cast18_cast : 4
		p_cast30 : 1
		empty_439 : 5
		state_addr_175 : 1
		store_ln60 : 6
	State 17
	State 18
		empty_442 : 1
		exitcond2 : 1
		br_ln398 : 2
		empty_443 : 1
		empty_444 : 1
		tmp9 : 2
		empty_445 : 3
		tmp10 : 2
		empty_446 : 3
		p_cast31 : 4
		empty_447 : 5
		tmp_516 : 4
		p_cast24_cast : 5
		state_addr_176 : 6
		store_ln60 : 7
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |   grp_check_memory_fu_231  |    4    |   2.3   |   669   |   1357  |
|----------|----------------------------|---------|---------|---------|---------|
|   lshr   |      empty_434_fu_778      |    0    |    0    |    0    |   950   |
|----------|----------------------------|---------|---------|---------|---------|
|          |       add_ln60_fu_283      |    0    |    0    |    0    |    39   |
|          |     add_ln60_85_fu_294     |    0    |    0    |    0    |    21   |
|          |     add_ln60_65_fu_307     |    0    |    0    |    0    |    26   |
|          |     add_ln60_66_fu_336     |    0    |    0    |    0    |    39   |
|          |     add_ln60_86_fu_346     |    0    |    0    |    0    |    21   |
|          |     add_ln60_67_fu_359     |    0    |    0    |    0    |    26   |
|          |     add_ln60_68_fu_384     |    0    |    0    |    0    |    39   |
|          |     add_ln60_87_fu_394     |    0    |    0    |    0    |    21   |
|          |     add_ln60_69_fu_407     |    0    |    0    |    0    |    26   |
|          |        i_153_fu_436        |    0    |    0    |    0    |    10   |
|          |       add_ln21_fu_534      |    0    |    0    |    0    |    71   |
|          |      add_ln392_fu_620      |    0    |    0    |    0    |    71   |
|    add   |      add_ln396_fu_649      |    0    |    0    |    0    |    71   |
|          | arrayidx1_i1726_sum_fu_678 |    0    |    0    |    0    |    26   |
|          |      empty_429_fu_687      |    0    |    0    |    0    |    71   |
|          |         tmp_fu_706         |    0    |    0    |    0    |    10   |
|          |      empty_432_fu_712      |    0    |    0    |    0    |    10   |
|          |      empty_433_fu_732      |    0    |    0    |    0    |    12   |
|          |      empty_436_fu_737      |    0    |    0    |    0    |    26   |
|          |      empty_437_fu_742      |    0    |    0    |    0    |    12   |
|          |      empty_442_fu_821      |    0    |    0    |    0    |    71   |
|          |         tmp9_fu_840        |    0    |    0    |    0    |    10   |
|          |      empty_445_fu_845      |    0    |    0    |    0    |    10   |
|          |        tmp10_fu_850        |    0    |    0    |    0    |    10   |
|          |      empty_446_fu_855      |    0    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      sub_ln213_fu_475      |    0    |    0    |    0    |    71   |
|          |      sub_ln389_fu_513      |    0    |    0    |    0    |    71   |
|    sub   |       sub_ln21_fu_547      |    0    |    0    |    0    |    71   |
|          |     sub_ln21_10_fu_566     |    0    |    0    |    0    |    66   |
|          |      sub_ln392_fu_610      |    0    |    0    |    0    |    69   |
|          |      sub_ln398_fu_814      |    0    |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         src_fu_503         |    0    |    0    |    0    |    64   |
|  select  |      copy_size_fu_523      |    0    |    0    |    0    |    64   |
|          |     select_ln21_fu_586     |    0    |    0    |    0    |    60   |
|          |         umax_fu_661        |    0    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      xor_ln396_fu_639      |    0    |    0    |    0    |    64   |
|    xor   |     xor_ln396_1_fu_644     |    0    |    0    |    0    |    64   |
|          |     xor_ln396_2_fu_669     |    0    |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln211_fu_442     |    0    |    0    |    0    |    8    |
|          |          k1_fu_481         |    0    |    0    |    0    |    29   |
|          |          k2_fu_491         |    0    |    0    |    0    |    29   |
|   icmp   |      icmp_ln200_fu_518     |    0    |    0    |    0    |    29   |
|          |      empty_426_fu_655      |    0    |    0    |    0    |    29   |
|          |       exitcond_fu_693      |    0    |    0    |    0    |    29   |
|          |      exitcond2_fu_827      |    0    |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|---------|
|    mux   |        tmp_s_fu_452        |    0    |    0    |    0    |    20   |
|          |        tmp_59_fu_465       |    0    |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      empty_438_fu_751      |    0    |    0    |    0    |    11   |
|    shl   |      empty_439_fu_803      |    0    |    0    |    0    |    17   |
|          |      empty_447_fu_864      |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|
|    or    |         k_35_fu_497        |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         grp_fu_245         |    0    |    0    |    0    |    0    |
|          |         grp_fu_255         |    0    |    0    |    0    |    0    |
|          |         grp_fu_265         |    0    |    0    |    0    |    0    |
|          |     lshr_ln60_s_fu_313     |    0    |    0    |    0    |    0    |
|          |     lshr_ln60_24_fu_365    |    0    |    0    |    0    |    0    |
|partselect|     lshr_ln60_25_fu_413    |    0    |    0    |    0    |    0    |
|          |     trunc_ln21_s_fu_552    |    0    |    0    |    0    |    0    |
|          |     trunc_ln21_4_fu_572    |    0    |    0    |    0    |    0    |
|          |       tmp_512_fu_717       |    0    |    0    |    0    |    0    |
|          |       tmp_515_fu_757       |    0    |    0    |    0    |    0    |
|          |       tmp_516_fu_871       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      trunc_ln60_fu_275     |    0    |    0    |    0    |    0    |
|          |    trunc_ln60_144_fu_279   |    0    |    0    |    0    |    0    |
|          |         dst_fu_328         |    0    |    0    |    0    |    0    |
|          |    trunc_ln60_152_fu_332   |    0    |    0    |    0    |    0    |
|          |    trunc_ln60_153_fu_380   |    0    |    0    |    0    |    0    |
|          |          s_fu_428          |    0    |    0    |    0    |    0    |
|          |     trunc_ln140_fu_432     |    0    |    0    |    0    |    0    |
|          |      trunc_ln50_fu_448     |    0    |    0    |    0    |    0    |
|          |     trunc_ln386_fu_509     |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln389_fu_530     |    0    |    0    |    0    |    0    |
|          |     trunc_ln392_fu_598     |    0    |    0    |    0    |    0    |
|          |      empty_427_fu_675      |    0    |    0    |    0    |    0    |
|          |      empty_428_fu_683      |    0    |    0    |    0    |    0    |
|          |      empty_430_fu_698      |    0    |    0    |    0    |    0    |
|          |      empty_431_fu_702      |    0    |    0    |    0    |    0    |
|          |      empty_435_fu_784      |    0    |    0    |    0    |    0    |
|          |      empty_440_fu_818      |    0    |    0    |    0    |    0    |
|          |      empty_443_fu_832      |    0    |    0    |    0    |    0    |
|          |      empty_444_fu_836      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln60_fu_289      |    0    |    0    |    0    |    0    |
|          |     zext_ln60_58_fu_323    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_35_fu_341    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_59_fu_375    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_36_fu_389    |    0    |    0    |    0    |    0    |
|          |     zext_ln60_60_fu_423    |    0    |    0    |    0    |    0    |
|          |      zext_ln215_fu_487     |    0    |    0    |    0    |    0    |
|          |      zext_ln21_fu_562      |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln21_10_fu_582    |    0    |    0    |    0    |    0    |
|          |      zext_ln392_fu_626     |    0    |    0    |    0    |    0    |
|          |     p_cast_cast_fu_727     |    0    |    0    |    0    |    0    |
|          |       p_cast29_fu_747      |    0    |    0    |    0    |    0    |
|          |       p_cast28_fu_774      |    0    |    0    |    0    |    0    |
|          |    p_cast18_cast_fu_788    |    0    |    0    |    0    |    0    |
|          |       p_cast30_fu_799      |    0    |    0    |    0    |    0    |
|          |    p_cast20_cast_fu_810    |    0    |    0    |    0    |    0    |
|          |       p_cast31_fu_860      |    0    |    0    |    0    |    0    |
|          |    p_cast24_cast_fu_881    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        shl_ln_fu_299       |    0    |    0    |    0    |    0    |
|          |      shl_ln60_s_fu_351     |    0    |    0    |    0    |    0    |
|bitconcatenate|     shl_ln60_22_fu_399     |    0    |    0    |    0    |    0    |
|          |        p_shl_fu_602        |    0    |    0    |    0    |    0    |
|          |       tmp_513_fu_767       |    0    |    0    |    0    |    0    |
|          |       tmp_514_fu_792       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|       tmp_518_fu_539       |    0    |    0    |    0    |    0    |
|          |       tmp_519_fu_631       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   sext   |      sext_ln392_fu_594     |    0    |    0    |    0    |    0    |
|          |     sext_ln392_1_fu_616    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    4    |   2.3   |   669   |   4192  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arrayidx1_i1726_sum_reg_1066|   19   |
|     copy_size_reg_1040     |   64   |
|         dst_reg_914        |   64   |
|     empty_427_reg_1060     |    5   |
|     empty_428_reg_1072     |    5   |
|     empty_429_reg_1077     |   64   |
|     empty_433_reg_1090     |    5   |
|     empty_437_reg_1095     |    5   |
|     empty_438_reg_1100     |   32   |
|     empty_440_reg_1115     |    5   |
|      empty_441_reg_220     |   64   |
|     empty_442_reg_1120     |   64   |
|       i_153_reg_1013       |    3   |
|          i_reg_186         |    3   |
|     icmp_ln200_reg_1036    |    1   |
|        k_35_reg_1021       |    1   |
|          k_reg_197         |    1   |
|     loop_index_reg_209     |   64   |
|          s_reg_970         |   64   |
|   state_addr_169_reg_904   |   14   |
|   state_addr_170_reg_939   |   14   |
|   state_addr_171_reg_965   |   14   |
|   state_addr_172_reg_1000  |   14   |
|   state_addr_173_reg_1026  |   14   |
|   state_addr_174_reg_1085  |   14   |
|     state_addr_reg_886     |   14   |
|   state_load_199_reg_909   |   256  |
|     sub_ln398_reg_1110     |   64   |
|        tmp3_reg_996        |    1   |
|      tmp_515_reg_1105      |   14   |
|      tmp_519_reg_1051      |    1   |
|    trunc_ln140_reg_1005    |   64   |
|    trunc_ln386_reg_1031    |   19   |
|    trunc_ln389_reg_1046    |   19   |
|   trunc_ln60_144_reg_897   |   14   |
|   trunc_ln60_152_reg_919   |   19   |
|   trunc_ln60_153_reg_944   |   64   |
|    trunc_ln60_90_reg_929   |   64   |
|    trunc_ln60_91_reg_934   |   64   |
|    trunc_ln60_92_reg_950   |   64   |
|    trunc_ln60_93_reg_955   |   64   |
|    trunc_ln60_94_reg_960   |   64   |
|    trunc_ln60_95_reg_981   |   64   |
|    trunc_ln60_96_reg_986   |   64   |
|    trunc_ln60_97_reg_991   |   64   |
|     trunc_ln60_reg_891     |   32   |
|    trunc_ln60_s_reg_924    |   64   |
|    xor_ln396_2_reg_1055    |   64   |
+----------------------------+--------+
|            Total           |  1838  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |  14  |  14  |   196  ||    65   |
| grp_access_fu_116 |  p1  |   5  |  256 |  1280  ||    26   |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
|     k_reg_197     |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1478  || 2.16393 ||   109   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    2   |   669  |  4192  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   109  |
|  Register |    -   |    -   |  1838  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |  2507  |  4301  |
+-----------+--------+--------+--------+--------+
