package riscv.ai

import circt.stage.ChiselStage

/**
 * ç”Ÿæˆç®€åŒ–ç‰ˆ EdgeAiSoC çš„ Verilog ä»£ç 
 * 
 * ä½¿ç”¨ç®€å•å¯„å­˜å™¨æ¥å£æ›¿ä»£ AXI4-Liteï¼Œé¿å…æ¥å£æ–¹å‘é—®é¢˜
 * 
 * ç‰¹ç‚¹ï¼š
 * - PicoRV32 RISC-V æ ¸å¿ƒ (RV32I)
 * - SimpleCompactAccel (8x8 çŸ©é˜µåŠ é€Ÿå™¨)
 * - SimpleBitNetAccel (16x16 çŸ©é˜µåŠ é€Ÿå™¨)
 * - ç®€å•å¯„å­˜å™¨æ¥å£ (æ›¿ä»£ AXI4-Lite)
 * - UART/GPIO å¤–è®¾
 * - åœ°å€è§£ç å™¨
 */
object SimpleEdgeAiSoCMain extends App {
  println("=" * 70)
  println("Generating Simple EdgeAiSoC (RISC-V + AI Accelerator SoC)")
  println("=" * 70)
  
  println("\nğŸ“‹ Configuration:")
  println("  - RISC-V Core: PicoRV32 (RV32I)")
  println("  - CompactAccel: 8x8 matrix accelerator")
  println("  - BitNetAccel: 16x16 matrix accelerator")
  println("  - Interface: Simple Register (not AXI4-Lite)")
  println("  - Peripherals: UART, GPIO")
  println("  - Interrupts: 2 sources (compact + bitnet)")
  
  println("\nğŸ—ºï¸  Memory Map:")
  println(f"  RAM:         0x${SimpleMemoryMap.RAM_BASE}%08X - 0x${SimpleMemoryMap.RAM_BASE + SimpleMemoryMap.RAM_SIZE - 1}%08X (256 MB)")
  println(f"  CompactAccel: 0x${SimpleMemoryMap.COMPACT_BASE}%08X - 0x${SimpleMemoryMap.COMPACT_BASE + SimpleMemoryMap.COMPACT_SIZE - 1}%08X (4 KB)")
  println(f"  BitNetAccel:  0x${SimpleMemoryMap.BITNET_BASE}%08X - 0x${SimpleMemoryMap.BITNET_BASE + SimpleMemoryMap.BITNET_SIZE - 1}%08X (4 KB)")
  println(f"  UART:         0x${SimpleMemoryMap.UART_BASE}%08X - 0x${SimpleMemoryMap.UART_BASE + SimpleMemoryMap.UART_SIZE - 1}%08X (64 KB)")
  println(f"  GPIO:         0x${SimpleMemoryMap.GPIO_BASE}%08X - 0x${SimpleMemoryMap.GPIO_BASE + SimpleMemoryMap.GPIO_SIZE - 1}%08X (64 KB)")
  
  println("\nâš¡ Interrupt Map:")
  println("  IRQ 16: CompactAccel computation done")
  println("  IRQ 17: BitNetAccel computation done")
  
  println("\nğŸ’¡ Key Improvements:")
  println("  âœ… Simple register interface (no AXI complexity)")
  println("  âœ… No Flipped bundle direction issues")
  println("  âœ… Straightforward address decoding")
  println("  âœ… Easy to understand and modify")
  println("  âœ… Suitable for FPGA prototyping")
  
  println("\nğŸ”§ Generating SystemVerilog...")
  
  try {
    ChiselStage.emitSystemVerilogFile(
      new SimpleEdgeAiSoC(),
      firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
      args = Array("--target-dir", "generated/simple_edgeaisoc")
    )
    
    // åå¤„ç†
    println("\nğŸ“ Post-processing generated files...")
    PostProcessVerilog.cleanupVerilogFile("generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv")
    
    println("\n" + "=" * 70)
    println("âœ… Simple EdgeAiSoC Verilog generation complete!")
    println("=" * 70)
    
    println("\nğŸ“ Output Files:")
    println("  Directory: generated/simple_edgeaisoc/")
    println("  Main file: SimpleEdgeAiSoC.sv")
    println("  + SimplePicoRV32 (BlackBox)")
    println("  + SimpleCompactAccel.sv")
    println("  + SimpleBitNetAccel.sv")
    println("  + SimpleMemAdapter.sv")
    println("  + SimpleAddressDecoder.sv")
    println("  + SimpleUART.sv")
    println("  + SimpleGPIO.sv")
    
    println("\nğŸ’¡ Usage Example (C code):")
    println("""
  // åˆå§‹åŒ– CompactAccel
  volatile uint32_t *compact = (uint32_t *)0x10000000;
  
  // å†™å…¥çŸ©é˜µ A
  for (int i = 0; i < 64; i++) {
    compact[0x100/4 + i] = matrix_a[i];
  }
  
  // å†™å…¥çŸ©é˜µ B
  for (int i = 0; i < 64; i++) {
    compact[0x300/4 + i] = matrix_b[i];
  }
  
  // å¯åŠ¨è®¡ç®—
  compact[0] = 0x1;  // CTRL = START
  
  // ç­‰å¾…å®Œæˆ
  while ((compact[1] & 0x2) == 0);  // STATUS & DONE
  
  // è¯»å–ç»“æœ
  for (int i = 0; i < 64; i++) {
    result[i] = compact[0x500/4 + i];
  }
    """)
    
    println("\nğŸ¯ Next Steps:")
    println("  1. Review generated SystemVerilog")
    println("  2. Add PicoRV32 core (picorv32.v)")
    println("  3. Add memory controller")
    println("  4. Synthesize for FPGA")
    println("  5. Write software drivers")
    
    println("\nğŸ“Š Estimated Resources (FPGA):")
    println("  - LUTs: ~8,000")
    println("  - FFs: ~6,000")
    println("  - BRAMs: ~20")
    println("  - Frequency: 50-100 MHz")
    
    println("\nğŸš€ Performance:")
    println("  - CompactAccel: ~1.6 GOPS @ 100MHz")
    println("  - BitNetAccel: ~4.8 GOPS @ 100MHz")
    println("  - Total: ~6.4 GOPS")
    
    println("\nğŸ“š Comparison with Original:")
    println("  Original EdgeAiSoC:")
    println("    âŒ AXI4-Lite interface (direction issues)")
    println("    âŒ Complex address decoder")
    println("    âŒ Cannot generate Verilog")
    println("  ")
    println("  Simple EdgeAiSoC:")
    println("    âœ… Simple register interface")
    println("    âœ… Straightforward decoder")
    println("    âœ… Successfully generates Verilog")
    println("    âœ… Same functionality, simpler design")
    
  } catch {
    case e: Exception =>
      println("\nâŒ Error during generation:")
      println(s"  ${e.getMessage}")
      e.printStackTrace()
      throw e
  }
}
