# Undergraduate Internship (AXI2APB)
> AXI4 to APB Bridge Design

## ğŸ“… Project Info
- **Period**: 2026.01
- **Role**: Hardware Design Intern (Winter)
- **Stack**: `SystemVerilog` `AMBA AXI4` `APB`

## ğŸ“ Summary
ê³ ì† ë²„ìŠ¤ì¸ **AXI4**ì™€ ì €ì† ì£¼ë³€ì¥ì¹˜ ë²„ìŠ¤ì¸ **APB**ë¥¼ ì—°ê²°í•˜ëŠ” **Bridge IP**ë¥¼ ì„¤ê³„í–ˆìŠµë‹ˆë‹¤.  
AXIì˜ Burst íŠ¸ëœì­ì…˜ì„ APBì˜ ë‹¨ì¼ ì „ì†¡(Single Transfer)ìœ¼ë¡œ ë³€í™˜í•˜ëŠ” FSMì„ êµ¬í˜„í•˜ê³ , PREADY í•¸ë“œì‰ì´í‚¹ ë° ì—ëŸ¬ ì²˜ë¦¬ë¥¼ í¬í•¨í•˜ì—¬ ì•ˆì •ì ì¸ ë²„ìŠ¤ í”„ë¡œí† ì½œ ë³€í™˜ì„ ê²€ì¦í–ˆìŠµë‹ˆë‹¤.

## ğŸ’¡ Key Features
- **Protocol Bridge**: AXI4 Slave â†” APB Master ë³€í™˜ ë¡œì§.
- **Burst Handling**: Sequential Burstë¥¼ ê°œë³„ APB íŠ¸ëœì­ì…˜ìœ¼ë¡œ ë¶„í•  ì²˜ë¦¬.
- **Slave Decoding**: PSEL ë””ì½”ë”©ì„ í†µí•œ ë‹¤ì¤‘ ìŠ¬ë ˆì´ë¸Œ(4-Slave) ì œì–´.

## ğŸ“‚ Artifacts
- RTL Source Code (`Prj_Axi_Top.v`, `Axi2Apb.v`)
- HDD Report (Design Spec & Waveform Analysis)
