Classic Timing Analyzer report for Ozy_Janus
Sun Aug 02 14:25:58 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  6. Clock Setup: 'IF_clk'
  7. Clock Setup: 'C5'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
 10. Clock Hold: 'IF_clk'
 11. Clock Hold: 'C5'
 12. Clock Hold: 'SPI_SCK'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                                                         ; To                                                      ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 9.124 ns                         ; FLAGC                                                        ; async_usb:usb1|FX_state~27                              ; --                                         ; IF_clk                                     ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 15.330 ns                        ; led_blinker:BLINK_D1|led_timer[2]                            ; DEBUG_LED0                                              ; IF_clk                                     ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A       ; None                             ; 11.339 ns                        ; SDOBACK                                                      ; FX2_PE1                                                 ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; -1.428 ns                        ; C5                                                           ; I2S_rcv:J_IQ|bc0                                        ; --                                         ; IF_clk                                     ; 0            ;
; Clock Setup: 'IF_clk'                                     ; 0.517 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; NWire_rcv:SPD|idata[7]                                       ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk                                     ; 0            ;
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' ; 0.952 ns  ; 144.01 MHz ( period = 6.944 ns ) ; 166.89 MHz ( period = 5.992 ns ) ; NWire_rcv:SPD|tb_width[4]                                    ; NWire_rcv:SPD|resync                                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'C5'                                         ; 72.181 ns ; 12.29 MHz ( period = 81.366 ns ) ; 108.87 MHz ( period = 9.185 ns ) ; I2S_xmit:J_LRAudio|TLV_state~11                              ; I2S_xmit:J_LRAudio|last_data[29]                        ; C5                                         ; C5                                         ; 0            ;
; Clock Setup: 'SPI_SCK'                                    ; 75.702 ns ; 12.29 MHz ( period = 81.366 ns ) ; 176.55 MHz ( period = 5.664 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK                                    ; SPI_SCK                                    ; 0            ;
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 144.01 MHz ( period = 6.944 ns ) ; N/A                              ; NWire_xmit:P_IQPWM|bcnt[0]                                   ; NWire_xmit:P_IQPWM|bcnt[0]                              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'IF_clk'                                      ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; NWire_xmit:CCxmit|dly_cnt[0]                                 ; NWire_xmit:CCxmit|dly_cnt[0]                            ; IF_clk                                     ; IF_clk                                     ; 0            ;
; Clock Hold: 'C5'                                          ; 0.499 ns  ; 12.29 MHz ( period = 81.366 ns ) ; N/A                              ; I2S_xmit:J_IQPWM|bit_count[1]                                ; I2S_xmit:J_IQPWM|bit_count[1]                           ; C5                                         ; C5                                         ; 0            ;
; Clock Hold: 'SPI_SCK'                                     ; 0.499 ns  ; 12.29 MHz ( period = 81.366 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK                                    ; SPI_SCK                                    ; 0            ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                                              ;                                                         ;                                            ;                                            ; 0            ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                 ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+
; Option                                                              ; Setting            ; From ; To                       ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;                          ;             ;
; Timing Models                                                       ; Final              ;      ;                          ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;                          ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;                          ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;                          ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;                          ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;                          ;             ;
; fmax Requirement                                                    ; 96 MHz             ;      ;                          ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;                          ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;                          ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;                          ;             ;
; Enable Clock Latency                                                ; Off                ;      ;                          ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;                          ;             ;
; Number of source nodes to report per destination node               ; 20                 ;      ;                          ;             ;
; Number of destination nodes to report                               ; 20                 ;      ;                          ;             ;
; Number of paths to report                                           ; 200                ;      ;                          ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;                          ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;                          ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;                          ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;                          ;             ;
; Reports the worst-case path for each clock domain and analysis      ; On                 ;      ;                          ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;                          ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;                          ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:M_IQ|pass      ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:M_IQ|tb_width  ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:P_MIC|pass     ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:P_MIC|tb_width ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:SPD|pass       ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:SPD|tb_width   ;             ;
; Clock Settings                                                      ; C12_clk            ;      ; C5                       ;             ;
; Clock Settings                                                      ; IF_clk             ;      ; IF_clk                   ;             ;
; Clock Settings                                                      ; SPI_SCK            ;      ; SPI_SCK                  ;             ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; clkmult3:cm3|altpll:altpll_component|_clk0 ;                    ; PLL output ; 144.01 MHz       ; 0.000 ns      ; 0.000 ns     ; IF_clk   ; 3                     ; 1                   ; -2.398 ns ;              ;
; IF_clk                                     ; IF_clk             ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; C5                                         ; C12_clk            ; User Pin   ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; SPI_SCK                                    ; SPI_SCK            ; User Pin   ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                           ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.952 ns                                ; 166.89 MHz ( period = 5.992 ns )                    ; NWire_rcv:SPD|tb_width[4]    ; NWire_rcv:SPD|resync         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.726 ns                ;
; 0.994 ns                                ; 168.07 MHz ( period = 5.950 ns )                    ; NWire_rcv:SPD|tb_width[1]    ; NWire_rcv:SPD|resync         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.681 ns                  ; 5.687 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[8]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[10]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[11]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.058 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; NWire_rcv:P_MIC|TB_state~11  ; NWire_rcv:P_MIC|rdata[15]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.602 ns                ;
; 1.061 ns                                ; 169.98 MHz ( period = 5.883 ns )                    ; NWire_rcv:M_IQ|tb_width[1]   ; NWire_rcv:M_IQ|resync        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.619 ns                ;
; 1.094 ns                                ; 170.94 MHz ( period = 5.850 ns )                    ; NWire_rcv:M_IQ|tb_width[0]   ; NWire_rcv:M_IQ|resync        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.586 ns                ;
; 1.123 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|resync         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.681 ns                  ; 5.558 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[5]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[12]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[11]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[6]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[4]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[14]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.130 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[15]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.549 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[5]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[12]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[11]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[6]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[4]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[14]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.150 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[15]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.529 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[20]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[37]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[19]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[36]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[30]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[31]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[35]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[21]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.536 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[39]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[40]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[46]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[47]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[41]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[45]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[42]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[12]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.165 ns                                ; 173.04 MHz ( period = 5.779 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[11]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.537 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[16]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[34]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[33]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[32]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[18]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[14]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[15]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[17]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.168 ns                                ; 173.13 MHz ( period = 5.776 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[13]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.521 ns                ;
; 1.177 ns                                ; 173.40 MHz ( period = 5.767 ns )                    ; NWire_rcv:M_IQ|tb_width[2]   ; NWire_rcv:M_IQ|resync        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.503 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[29]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[28]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[23]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[25]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[26]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[27]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[24]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.178 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.523 ns                ;
; 1.181 ns                                ; 173.52 MHz ( period = 5.763 ns )                    ; NWire_rcv:M_IQ|tb_width[6]   ; NWire_rcv:M_IQ|resync        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.499 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[22]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[44]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[7]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[5]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[8]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[43]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[6]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.194 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.508 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[20]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[37]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[19]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[36]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[30]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[31]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[35]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.204 ns                                ; 174.22 MHz ( period = 5.740 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[21]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.484 ns                ;
; 1.209 ns                                ; 174.37 MHz ( period = 5.735 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[38]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.501 ns                ;
; 1.209 ns                                ; 174.37 MHz ( period = 5.735 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[9]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.501 ns                ;
; 1.209 ns                                ; 174.37 MHz ( period = 5.735 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]    ; NWire_rcv:M_IQ|rdata[10]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.501 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[39]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[40]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[46]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[47]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[41]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[45]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[42]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[12]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.217 ns                                ; 174.61 MHz ( period = 5.727 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[11]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.485 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[16]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[34]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[33]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[32]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[18]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[14]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[15]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[17]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.220 ns                                ; 174.70 MHz ( period = 5.724 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[13]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.469 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[29]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[28]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[23]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[25]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[26]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[27]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[24]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.471 ns                ;
; 1.235 ns                                ; 175.16 MHz ( period = 5.709 ns )                    ; NWire_rcv:M_IQ|tb_width[3]   ; NWire_rcv:M_IQ|resync        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.445 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[20]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[37]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[19]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[36]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[30]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[31]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[35]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.240 ns                                ; 175.32 MHz ( period = 5.704 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[21]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 5.448 ns                ;
; 1.243 ns                                ; 175.41 MHz ( period = 5.701 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[9]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.439 ns                ;
; 1.243 ns                                ; 175.41 MHz ( period = 5.701 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[8]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.439 ns                ;
; 1.243 ns                                ; 175.41 MHz ( period = 5.701 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[7]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.439 ns                ;
; 1.243 ns                                ; 175.41 MHz ( period = 5.701 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[13]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.439 ns                ;
; 1.243 ns                                ; 175.41 MHz ( period = 5.701 ns )                    ; NWire_rcv:SPD|tb_width[3]    ; NWire_rcv:SPD|rdata[10]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.439 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[22]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[44]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[7]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[5]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[8]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[43]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[6]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.456 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[39]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[40]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[46]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[47]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[41]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[45]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[42]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[12]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.253 ns                                ; 175.72 MHz ( period = 5.691 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[11]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.449 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[16]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[34]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[33]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[32]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[18]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[14]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[15]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[17]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[5]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[13]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.433 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[12]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[11]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[6]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[4]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[14]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.256 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; NWire_rcv:SPD|tb_cnt[7]      ; NWire_rcv:SPD|rdata[15]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 5.419 ns                ;
; 1.261 ns                                ; 175.96 MHz ( period = 5.683 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[38]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.449 ns                ;
; 1.261 ns                                ; 175.96 MHz ( period = 5.683 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[9]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.449 ns                ;
; 1.261 ns                                ; 175.96 MHz ( period = 5.683 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]     ; NWire_rcv:M_IQ|rdata[10]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.449 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[9]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.419 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[8]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.419 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[7]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.419 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[13]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.419 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:SPD|tb_width[2]    ; NWire_rcv:SPD|rdata[10]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.419 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[29]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[28]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[23]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[25]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[26]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[27]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[24]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.701 ns                  ; 5.435 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[22]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[44]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[7]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[5]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[8]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[43]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[6]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.282 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 5.420 ns                ;
; 1.294 ns                                ; 176.99 MHz ( period = 5.650 ns )                    ; NWire_xmit:M_LRAudio|bcnt[3] ; NWire_xmit:M_LRAudio|bcnt[7] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 5.379 ns                ;
; 1.297 ns                                ; 177.09 MHz ( period = 5.647 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[38]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.413 ns                ;
; 1.297 ns                                ; 177.09 MHz ( period = 5.647 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[9]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.413 ns                ;
; 1.297 ns                                ; 177.09 MHz ( period = 5.647 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]    ; NWire_rcv:M_IQ|rdata[10]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.710 ns                  ; 5.413 ns                ;
; 1.303 ns                                ; 177.27 MHz ( period = 5.641 ns )                    ; NWire_rcv:P_MIC|TB_state~13  ; NWire_rcv:P_MIC|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.357 ns                ;
; 1.303 ns                                ; 177.27 MHz ( period = 5.641 ns )                    ; NWire_rcv:P_MIC|TB_state~13  ; NWire_rcv:P_MIC|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.357 ns                ;
; 1.303 ns                                ; 177.27 MHz ( period = 5.641 ns )                    ; NWire_rcv:P_MIC|TB_state~13  ; NWire_rcv:P_MIC|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.357 ns                ;
; 1.303 ns                                ; 177.27 MHz ( period = 5.641 ns )                    ; NWire_rcv:P_MIC|TB_state~13  ; NWire_rcv:P_MIC|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.357 ns                ;
; 1.303 ns                                ; 177.27 MHz ( period = 5.641 ns )                    ; NWire_rcv:P_MIC|TB_state~13  ; NWire_rcv:P_MIC|rdata[8]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 5.357 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                              ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                                                                                                                                                                      ; From Clock                                 ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.517 ns                                ; None                                                ; NWire_rcv:SPD|idata[7]        ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.467 ns                  ; 1.950 ns                ;
; 0.641 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[2]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[2]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.830 ns                ;
; 0.722 ns                                ; None                                                ; NWire_rcv:SPD|idata[11]       ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.504 ns                  ; 1.782 ns                ;
; 0.727 ns                                ; None                                                ; NWire_rcv:SPD|idata[14]       ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.502 ns                  ; 1.775 ns                ;
; 0.732 ns                                ; None                                                ; NWire_rcv:SPD|idata[12]       ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.503 ns                  ; 1.771 ns                ;
; 0.733 ns                                ; None                                                ; NWire_rcv:SPD|idata[13]       ; NWire_rcv:SPD|DIFF_CLK.xd0[13]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.503 ns                  ; 1.770 ns                ;
; 0.747 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[13]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[13]                                                                                                                                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.502 ns                  ; 1.755 ns                ;
; 0.808 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[0]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[0]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.455 ns                  ; 1.647 ns                ;
; 0.836 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[45]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.454 ns                  ; 1.618 ns                ;
; 0.873 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[11]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[11]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.475 ns                  ; 1.602 ns                ;
; 0.879 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[6]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[6]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.468 ns                  ; 1.589 ns                ;
; 0.910 ns                                ; None                                                ; NWire_rcv:SPD|idata[15]       ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.515 ns                  ; 1.605 ns                ;
; 0.918 ns                                ; None                                                ; NWire_rcv:SPD|idata[1]        ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.505 ns                  ; 1.587 ns                ;
; 0.923 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[1]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[1]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.548 ns                ;
; 0.940 ns                                ; None                                                ; NWire_rcv:SPD|idata[0]        ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.513 ns                  ; 1.573 ns                ;
; 0.955 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[8]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[8]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.451 ns                  ; 1.496 ns                ;
; 0.961 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[23]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[23]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.454 ns                  ; 1.493 ns                ;
; 0.961 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[12]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[12]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.454 ns                  ; 1.493 ns                ;
; 0.968 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[24]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.451 ns                  ; 1.483 ns                ;
; 0.968 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[43]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[43]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.450 ns                  ; 1.482 ns                ;
; 0.972 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[27]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[27]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.451 ns                  ; 1.479 ns                ;
; 0.973 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[7]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[7]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.454 ns                  ; 1.481 ns                ;
; 0.974 ns                                ; None                                                ; NWire_rcv:SPD|idata[10]       ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.511 ns                ;
; 0.982 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[40]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[40]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.454 ns                  ; 1.472 ns                ;
; 0.984 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[39]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.454 ns                  ; 1.470 ns                ;
; 0.988 ns                                ; None                                                ; NWire_xmit:P_IQPWM|irdy       ; NWire_xmit:P_IQPWM|DIFF_CLK.xr0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.469 ns                  ; 1.481 ns                ;
; 0.989 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[29]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[29]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.451 ns                  ; 1.462 ns                ;
; 0.995 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[16]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.467 ns                  ; 1.472 ns                ;
; 0.997 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[3]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[3]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.451 ns                  ; 1.454 ns                ;
; 0.998 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[46]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[46]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.463 ns                  ; 1.465 ns                ;
; 1.009 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[32]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[32]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.468 ns                  ; 1.459 ns                ;
; 1.011 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[35]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[35]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.468 ns                  ; 1.457 ns                ;
; 1.011 ns                                ; None                                                ; NWire_rcv:M_IQ|irdy           ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.474 ns                ;
; 1.015 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[10]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[10]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.470 ns                ;
; 1.055 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[19]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[19]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.468 ns                  ; 1.413 ns                ;
; 1.065 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[3]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[3]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.406 ns                ;
; 1.068 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[10]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[10]                                                                                                                                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.403 ns                ;
; 1.070 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[6]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[6]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.403 ns                ;
; 1.073 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[12]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[12]                                                                                                                                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.398 ns                ;
; 1.073 ns                                ; None                                                ; NWire_rcv:SPD|idata[2]        ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.515 ns                  ; 1.442 ns                ;
; 1.084 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[14]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[14]                                                                                                                                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.389 ns                ;
; 1.098 ns                                ; None                                                ; NWire_rcv:SPD|idata[3]        ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.513 ns                  ; 1.415 ns                ;
; 1.101 ns                                ; None                                                ; NWire_rcv:SPD|idata[4]        ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.513 ns                  ; 1.412 ns                ;
; 1.103 ns                                ; None                                                ; NWire_rcv:SPD|idata[5]        ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.513 ns                  ; 1.410 ns                ;
; 1.259 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[21]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.222 ns                ;
; 1.272 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[4]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.468 ns                  ; 1.196 ns                ;
; 1.273 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[11]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[11]                                                                                                                                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.209 ns                ;
; 1.280 ns                                ; None                                                ; NWire_rcv:SPD|idata[6]        ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.478 ns                  ; 1.198 ns                ;
; 1.288 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[31]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.196 ns                ;
; 1.363 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[15]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[15]                                                                                                                                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.119 ns                ;
; 1.399 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[44]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[44]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.085 ns                ;
; 1.421 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[42]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[42]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.059 ns                ;
; 1.423 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[38]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.058 ns                ;
; 1.423 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[13]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[13]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.057 ns                ;
; 1.429 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[22]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[22]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.052 ns                ;
; 1.437 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[34]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.047 ns                ;
; 1.439 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[17]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[17]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.045 ns                ;
; 1.440 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[36]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[36]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.041 ns                ;
; 1.443 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[5]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.041 ns                ;
; 1.444 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[8]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[8]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.038 ns                ;
; 1.446 ns                                ; None                                                ; NWire_rcv:SPD|idata[9]        ; NWire_rcv:SPD|DIFF_CLK.xd0[9]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.038 ns                ;
; 1.446 ns                                ; None                                                ; NWire_rcv:SPD|idata[8]        ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.039 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[37]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.037 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[33]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[33]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.037 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[18]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[18]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.037 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[2]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[2]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.037 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:P_MIC|irdy          ; NWire_rcv:P_MIC|DIFF_CLK.xr0                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.515 ns                  ; 1.068 ns                ;
; 1.449 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[28]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[28]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.035 ns                ;
; 1.451 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[1]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[1]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.033 ns                ;
; 1.505 ns                                ; None                                                ; NWire_xmit:M_LRAudio|irdy     ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                                                                       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.978 ns                ;
; 1.516 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[20]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 0.965 ns                ;
; 1.524 ns                                ; None                                                ; NWire_rcv:SPD|irdy            ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                                                                              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 0.958 ns                ;
; 1.526 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[9]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[9]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 0.956 ns                ;
; 1.530 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[15]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[15]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.954 ns                ;
; 1.531 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[47]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[47]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.953 ns                ;
; 1.589 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[4]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[4]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.895 ns                ;
; 1.589 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[26]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.895 ns                ;
; 1.616 ns                                ; None                                                ; NWire_xmit:P_IQPWM|iack       ; NWire_xmit:P_IQPWM|DIFF_CLK.xa0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.868 ns                ;
; 1.734 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[25]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[25]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.750 ns                ;
; 1.738 ns                                ; None                                                ; NWire_xmit:M_LRAudio|iack     ; NWire_xmit:M_LRAudio|DIFF_CLK.xa0                                                                                                                                       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.746 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[5]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[5]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[7]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[7]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.741 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[30]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[30]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.743 ns                ;
; 1.741 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[41]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.743 ns                ;
; 1.741 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[9]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[9]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.743 ns                ;
; 1.746 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[14]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[14]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.738 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[0]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[0]                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 9.533 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.613 ns                 ; 11.080 ns               ;
; 9.650 ns                                ; 89.42 MHz ( period = 11.183 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.613 ns                 ; 10.963 ns               ;
; 9.755 ns                                ; 90.27 MHz ( period = 11.078 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.613 ns                 ; 10.858 ns               ;
; 10.715 ns                               ; 98.83 MHz ( period = 10.118 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.599 ns                 ; 9.884 ns                ;
; 10.747 ns                               ; 99.15 MHz ( period = 10.086 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 9.857 ns                ;
; 10.764 ns                               ; 99.31 MHz ( period = 10.069 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.602 ns                 ; 9.838 ns                ;
; 11.006 ns                               ; 101.76 MHz ( period = 9.827 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.599 ns                 ; 9.593 ns                ;
; 11.038 ns                               ; 102.09 MHz ( period = 9.795 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 9.566 ns                ;
; 11.055 ns                               ; 102.27 MHz ( period = 9.778 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.602 ns                 ; 9.547 ns                ;
; 11.213 ns                               ; 103.95 MHz ( period = 9.620 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.612 ns                 ; 9.399 ns                ;
; 11.218 ns                               ; 104.00 MHz ( period = 9.615 ns )                    ; NWire_rcv:p_ser|tb_width[1]   ; NWire_rcv:p_ser|pass[3]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 9.347 ns                ;
; 11.259 ns                               ; 104.45 MHz ( period = 9.574 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.582 ns                 ; 9.323 ns                ;
; 11.302 ns                               ; 104.92 MHz ( period = 9.531 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.561 ns                 ; 9.259 ns                ;
; 11.376 ns                               ; 105.74 MHz ( period = 9.457 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.582 ns                 ; 9.206 ns                ;
; 11.409 ns                               ; 106.11 MHz ( period = 9.424 ns )                    ; IF_mic                        ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 9.228 ns                ;
; 11.422 ns                               ; 106.26 MHz ( period = 9.411 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.598 ns                 ; 9.176 ns                ;
; 11.435 ns                               ; 106.41 MHz ( period = 9.398 ns )                    ; NWire_rcv:p_ser|tb_width[1]   ; NWire_rcv:p_ser|pass[1]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.575 ns                 ; 9.140 ns                ;
; 11.449 ns                               ; 106.56 MHz ( period = 9.384 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.563 ns                 ; 9.114 ns                ;
; 11.454 ns                               ; 106.62 MHz ( period = 9.379 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.149 ns                ;
; 11.471 ns                               ; 106.81 MHz ( period = 9.362 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.601 ns                 ; 9.130 ns                ;
; 11.481 ns                               ; 106.93 MHz ( period = 9.352 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.582 ns                 ; 9.101 ns                ;
; 11.529 ns                               ; 107.48 MHz ( period = 9.304 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.609 ns                 ; 9.080 ns                ;
; 11.587 ns                               ; 108.15 MHz ( period = 9.246 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.599 ns                 ; 9.012 ns                ;
; 11.593 ns                               ; 108.23 MHz ( period = 9.240 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.561 ns                 ; 8.968 ns                ;
; 11.596 ns                               ; 108.26 MHz ( period = 9.237 ns )                    ; NWire_rcv:p_ser|tb_width[1]   ; NWire_rcv:p_ser|pass[2]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.573 ns                 ; 8.977 ns                ;
; 11.619 ns                               ; 108.53 MHz ( period = 9.214 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.985 ns                ;
; 11.636 ns                               ; 108.73 MHz ( period = 9.197 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.602 ns                 ; 8.966 ns                ;
; 11.646 ns                               ; 108.85 MHz ( period = 9.187 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.609 ns                 ; 8.963 ns                ;
; 11.740 ns                               ; 109.97 MHz ( period = 9.093 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.563 ns                 ; 8.823 ns                ;
; 11.751 ns                               ; 110.11 MHz ( period = 9.082 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.609 ns                 ; 8.858 ns                ;
; 11.768 ns                               ; 110.31 MHz ( period = 9.065 ns )                    ; NWire_rcv:p_ser|tb_width[2]   ; NWire_rcv:p_ser|pass[3]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 8.797 ns                ;
; 11.797 ns                               ; 110.67 MHz ( period = 9.036 ns )                    ; IF_PWM_state~15               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a8~portb_address_reg9                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.832 ns                ;
; 11.814 ns                               ; 110.88 MHz ( period = 9.019 ns )                    ; NWire_rcv:p_ser|tb_width[4]   ; NWire_rcv:p_ser|resync                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.564 ns                 ; 8.750 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; NWire_rcv:p_ser|tb_width[1]   ; NWire_rcv:p_ser|pass[0]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.575 ns                 ; 8.758 ns                ;
; 11.828 ns                               ; 111.05 MHz ( period = 9.005 ns )                    ; IF_PWM_state~15               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a5~portb_address_reg9                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.634 ns                 ; 8.806 ns                ;
; 11.834 ns                               ; 111.12 MHz ( period = 8.999 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.722 ns                ;
; 11.853 ns                               ; 111.36 MHz ( period = 8.980 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.607 ns                 ; 8.754 ns                ;
; 11.914 ns                               ; 112.12 MHz ( period = 8.919 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.608 ns                 ; 8.694 ns                ;
; 11.924 ns                               ; 112.25 MHz ( period = 8.909 ns )                    ; NWire_rcv:m_ser|tb_width[1]   ; NWire_rcv:m_ser|pass[1]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.632 ns                ;
; 11.930 ns                               ; 112.32 MHz ( period = 8.903 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.591 ns                 ; 8.661 ns                ;
; 11.940 ns                               ; 112.45 MHz ( period = 8.893 ns )                    ; NWire_rcv:p_ser|tb_width[1]   ; NWire_rcv:p_ser|resync                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.564 ns                 ; 8.624 ns                ;
; 11.978 ns                               ; 112.93 MHz ( period = 8.855 ns )                    ; IF_mic                        ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.623 ns                 ; 8.645 ns                ;
; 11.982 ns                               ; 112.98 MHz ( period = 8.851 ns )                    ; IF_mic                        ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.633 ns                 ; 8.651 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[5]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[4]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[6]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[0]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[2]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[1]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[3]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[7]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[10]                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[8]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[9]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 11.984 ns                               ; 113.01 MHz ( period = 8.849 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11]                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.595 ns                 ; 8.611 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[5]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[4]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[6]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[0]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[2]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[1]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[3]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[7]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[10]                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[8]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[9]                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11]                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.578 ns                 ; 8.573 ns                ;
; 12.009 ns                               ; 113.33 MHz ( period = 8.824 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.560 ns                 ; 8.551 ns                ;
; 12.048 ns                               ; 113.83 MHz ( period = 8.785 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.562 ns                 ; 8.514 ns                ;
; 12.054 ns                               ; 113.91 MHz ( period = 8.779 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.615 ns                 ; 8.561 ns                ;
; 12.054 ns                               ; 113.91 MHz ( period = 8.779 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.611 ns                 ; 8.557 ns                ;
; 12.060 ns                               ; 113.99 MHz ( period = 8.773 ns )                    ; NWire_rcv:p_ser|tb_width[2]   ; NWire_rcv:p_ser|pass[1]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.575 ns                 ; 8.515 ns                ;
; 12.072 ns                               ; 114.14 MHz ( period = 8.761 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.591 ns                 ; 8.519 ns                ;
; 12.077 ns                               ; 114.21 MHz ( period = 8.756 ns )                    ; IF_PWM_state~13               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a8~portb_address_reg9                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.552 ns                ;
; 12.077 ns                               ; 114.21 MHz ( period = 8.756 ns )                    ; NWire_rcv:m_ser|tb_width[12]  ; NWire_rcv:m_ser|rdata[8]                                                                                                                                                ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.549 ns                 ; 8.472 ns                ;
; 12.085 ns                               ; 114.31 MHz ( period = 8.748 ns )                    ; NWire_rcv:p_ser|tb_width[5]   ; NWire_rcv:p_ser|pass[3]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 8.480 ns                ;
; 12.090 ns                               ; 114.38 MHz ( period = 8.743 ns )                    ; NWire_rcv:m_ser|tb_width[2]   ; NWire_rcv:m_ser|pass[1]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.466 ns                ;
; 12.097 ns                               ; 114.47 MHz ( period = 8.736 ns )                    ; NWire_rcv:m_ser|tb_width[3]   ; NWire_rcv:m_ser|pass[1]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.459 ns                ;
; 12.108 ns                               ; 114.61 MHz ( period = 8.725 ns )                    ; IF_PWM_state~13               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a5~portb_address_reg9                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.634 ns                 ; 8.526 ns                ;
; 12.125 ns                               ; 114.84 MHz ( period = 8.708 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.431 ns                ;
; 12.127 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.612 ns                 ; 8.485 ns                ;
; 12.129 ns                               ; 114.89 MHz ( period = 8.704 ns )                    ; IF_PWM_state~15               ; RFIFO:RXF|usedw[5]                                                                                                                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.571 ns                 ; 8.442 ns                ;
; 12.132 ns                               ; 114.93 MHz ( period = 8.701 ns )                    ; NWire_rcv:p_ser|tb_width[2]   ; NWire_rcv:p_ser|resync                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.564 ns                 ; 8.432 ns                ;
; 12.134 ns                               ; 114.96 MHz ( period = 8.699 ns )                    ; NWire_rcv:m_ser|tb_width[14]  ; NWire_rcv:m_ser|rdata[8]                                                                                                                                                ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.549 ns                 ; 8.415 ns                ;
; 12.135 ns                               ; 114.97 MHz ( period = 8.698 ns )                    ; IF_PWM_state~15               ; RFIFO:RXF|usedw[9]                                                                                                                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.571 ns                 ; 8.436 ns                ;
; 12.144 ns                               ; 115.09 MHz ( period = 8.689 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.607 ns                 ; 8.463 ns                ;
; 12.157 ns                               ; 115.26 MHz ( period = 8.676 ns )                    ; NWire_rcv:m_ser|tb_width[8]   ; NWire_rcv:m_ser|rdata[8]                                                                                                                                                ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.549 ns                 ; 8.392 ns                ;
; 12.174 ns                               ; 115.49 MHz ( period = 8.659 ns )                    ; NWire_rcv:m_ser|tb_width[4]   ; NWire_rcv:m_ser|pass[1]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.382 ns                ;
; 12.174 ns                               ; 115.49 MHz ( period = 8.659 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.561 ns                 ; 8.387 ns                ;
; 12.184 ns                               ; 115.62 MHz ( period = 8.649 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.594 ns                 ; 8.410 ns                ;
; 12.185 ns                               ; 115.63 MHz ( period = 8.648 ns )                    ; NWire_rcv:p_ser|tb_width[3]   ; NWire_rcv:p_ser|resync                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.564 ns                 ; 8.379 ns                ;
; 12.188 ns                               ; 115.67 MHz ( period = 8.645 ns )                    ; IF_mic                        ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.626 ns                 ; 8.438 ns                ;
; 12.237 ns                               ; 116.33 MHz ( period = 8.596 ns )                    ; NWire_rcv:m_ser|tb_width[5]   ; NWire_rcv:m_ser|pass[1]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.319 ns                ;
; 12.244 ns                               ; 116.43 MHz ( period = 8.589 ns )                    ; IF_PWM_state~14               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a8~portb_address_reg9                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.385 ns                ;
; 12.244 ns                               ; 116.43 MHz ( period = 8.589 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.612 ns                 ; 8.368 ns                ;
; 12.246 ns                               ; 116.46 MHz ( period = 8.587 ns )                    ; IF_PWM_state~15               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a3~portb_address_reg9                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.639 ns                 ; 8.393 ns                ;
; 12.260 ns                               ; 116.65 MHz ( period = 8.573 ns )                    ; NWire_rcv:p_ser|tb_width[3]   ; NWire_rcv:p_ser|pass[3]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 8.305 ns                ;
; 12.266 ns                               ; 116.73 MHz ( period = 8.567 ns )                    ; NWire_rcv:m_ser|tb_width[1]   ; NWire_rcv:m_ser|pass[2]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 8.299 ns                ;
; 12.275 ns                               ; 116.85 MHz ( period = 8.558 ns )                    ; IF_PWM_state~14               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a5~portb_address_reg9                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.634 ns                 ; 8.359 ns                ;
; 12.286 ns                               ; 117.00 MHz ( period = 8.547 ns )                    ; NWire_rcv:p_ser|tb_width[2]   ; NWire_rcv:p_ser|pass[2]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.573 ns                 ; 8.287 ns                ;
; 12.290 ns                               ; 117.05 MHz ( period = 8.543 ns )                    ; IF_PWM_state~15               ; RFIFO:RXF|usedw[3]                                                                                                                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.575 ns                 ; 8.285 ns                ;
; 12.299 ns                               ; 117.18 MHz ( period = 8.534 ns )                    ; NWire_rcv:m_ser|tb_width[1]   ; NWire_rcv:m_ser|pass[3]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.566 ns                 ; 8.267 ns                ;
; 12.301 ns                               ; 117.21 MHz ( period = 8.532 ns )                    ; NWire_rcv:p_ser|tb_width[4]   ; NWire_rcv:p_ser|pass[3]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 8.264 ns                ;
; 12.301 ns                               ; 117.21 MHz ( period = 8.532 ns )                    ; NWire_rcv:m_ser|tb_cnt[0]     ; NWire_rcv:m_ser|rdata[8]                                                                                                                                                ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.549 ns                 ; 8.248 ns                ;
; 12.301 ns                               ; 117.21 MHz ( period = 8.532 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.594 ns                 ; 8.293 ns                ;
; 12.313 ns                               ; 117.37 MHz ( period = 8.520 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.581 ns                 ; 8.268 ns                ;
; 12.321 ns                               ; 117.48 MHz ( period = 8.512 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.563 ns                 ; 8.242 ns                ;
; 12.329 ns                               ; 117.59 MHz ( period = 8.504 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.556 ns                 ; 8.227 ns                ;
; 12.339 ns                               ; 117.73 MHz ( period = 8.494 ns )                    ; NWire_rcv:m_ser|tb_width[1]   ; NWire_rcv:m_ser|rdata[8]                                                                                                                                                ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.548 ns                 ; 8.209 ns                ;
; 12.348 ns                               ; 117.86 MHz ( period = 8.485 ns )                    ; NWire_rcv:m_ser|tb_width[10]  ; NWire_rcv:m_ser|rdata[8]                                                                                                                                                ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.549 ns                 ; 8.201 ns                ;
; 12.349 ns                               ; 117.87 MHz ( period = 8.484 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.612 ns                 ; 8.263 ns                ;
; 12.360 ns                               ; 118.02 MHz ( period = 8.473 ns )                    ; NWire_rcv:p_ser|tb_width[0]   ; NWire_rcv:p_ser|resync                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.564 ns                 ; 8.204 ns                ;
; 12.367 ns                               ; 118.12 MHz ( period = 8.466 ns )                    ; NWire_rcv:p_ser|tb_width[2]   ; NWire_rcv:p_ser|pass[0]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.575 ns                 ; 8.208 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                                                                                                                                                         ;                                            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C5'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 72.181 ns                               ; 108.87 MHz ( period = 9.185 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.927 ns                ;
; 72.304 ns                               ; 110.35 MHz ( period = 9.062 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.804 ns                ;
; 72.307 ns                               ; 110.39 MHz ( period = 9.059 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.797 ns                ;
; 72.308 ns                               ; 110.40 MHz ( period = 9.058 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.796 ns                ;
; 72.311 ns                               ; 110.44 MHz ( period = 9.055 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[23] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.793 ns                ;
; 72.312 ns                               ; 110.45 MHz ( period = 9.054 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.796 ns                ;
; 72.448 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.660 ns                ;
; 72.449 ns                               ; 112.15 MHz ( period = 8.917 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.659 ns                ;
; 72.475 ns                               ; 112.47 MHz ( period = 8.891 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.629 ns                ;
; 72.622 ns                               ; 114.36 MHz ( period = 8.744 ns )                    ; clk_lrclk_gen:lrgen|Brise       ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 83.689 ns                 ; 11.067 ns               ;
; 72.706 ns                               ; 115.47 MHz ( period = 8.660 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.402 ns                ;
; 72.752 ns                               ; 116.09 MHz ( period = 8.614 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.352 ns                ;
; 72.767 ns                               ; 116.29 MHz ( period = 8.599 ns )                    ; I2S_xmit:J_LRAudio|bit_count[2] ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 81.103 ns                 ; 8.336 ns                ;
; 72.769 ns                               ; 116.32 MHz ( period = 8.597 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.335 ns                ;
; 72.829 ns                               ; 117.14 MHz ( period = 8.537 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.279 ns                ;
; 72.832 ns                               ; 117.18 MHz ( period = 8.534 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.272 ns                ;
; 72.833 ns                               ; 117.19 MHz ( period = 8.533 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.271 ns                ;
; 72.836 ns                               ; 117.23 MHz ( period = 8.530 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[23] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.268 ns                ;
; 72.837 ns                               ; 117.25 MHz ( period = 8.529 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.271 ns                ;
; 72.853 ns                               ; 117.47 MHz ( period = 8.513 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.255 ns                ;
; 72.880 ns                               ; 117.84 MHz ( period = 8.486 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 8.198 ns                ;
; 72.894 ns                               ; 118.04 MHz ( period = 8.472 ns )                    ; I2S_xmit:J_LRAudio|bit_count[1] ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 81.103 ns                 ; 8.209 ns                ;
; 72.938 ns                               ; 118.65 MHz ( period = 8.428 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[0]    ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 8.139 ns                ;
; 72.966 ns                               ; 119.05 MHz ( period = 8.400 ns )                    ; clk_lrclk_gen:lrgen|Brise       ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 83.689 ns                 ; 10.723 ns               ;
; 72.973 ns                               ; 119.15 MHz ( period = 8.393 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.135 ns                ;
; 72.974 ns                               ; 119.16 MHz ( period = 8.392 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.134 ns                ;
; 72.976 ns                               ; 119.19 MHz ( period = 8.390 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.132 ns                ;
; 72.979 ns                               ; 119.23 MHz ( period = 8.387 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.125 ns                ;
; 72.980 ns                               ; 119.25 MHz ( period = 8.386 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.124 ns                ;
; 72.983 ns                               ; 119.29 MHz ( period = 8.383 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[23] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.121 ns                ;
; 72.984 ns                               ; 119.30 MHz ( period = 8.382 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 8.124 ns                ;
; 73.000 ns                               ; 119.53 MHz ( period = 8.366 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 8.104 ns                ;
; 73.006 ns                               ; 119.62 MHz ( period = 8.360 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[2]            ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 8.073 ns                ;
; 73.006 ns                               ; 119.62 MHz ( period = 8.360 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[3]            ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 8.073 ns                ;
; 73.006 ns                               ; 119.62 MHz ( period = 8.360 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[19]           ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 8.073 ns                ;
; 73.006 ns                               ; 119.62 MHz ( period = 8.360 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[4]            ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 8.073 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[21]           ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[22]           ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[7]            ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[9]            ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[25]           ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[12]           ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[30]           ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.019 ns                               ; 119.80 MHz ( period = 8.347 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[31]           ; C5         ; C5       ; 81.366 ns                   ; 81.097 ns                 ; 8.078 ns                ;
; 73.036 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[16]           ; C5         ; C5       ; 81.366 ns                   ; 81.107 ns                 ; 8.071 ns                ;
; 73.036 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[5]            ; C5         ; C5       ; 81.366 ns                   ; 81.107 ns                 ; 8.071 ns                ;
; 73.036 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[6]            ; C5         ; C5       ; 81.366 ns                   ; 81.107 ns                 ; 8.071 ns                ;
; 73.036 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[29]           ; C5         ; C5       ; 81.366 ns                   ; 81.107 ns                 ; 8.071 ns                ;
; 73.036 ns                               ; 120.05 MHz ( period = 8.330 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[31]           ; C5         ; C5       ; 81.366 ns                   ; 81.107 ns                 ; 8.071 ns                ;
; 73.054 ns                               ; 120.31 MHz ( period = 8.312 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[0]  ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 8.047 ns                ;
; 73.065 ns                               ; 120.47 MHz ( period = 8.301 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 8.036 ns                ;
; 73.070 ns                               ; 120.54 MHz ( period = 8.296 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 8.008 ns                ;
; 73.108 ns                               ; 121.09 MHz ( period = 8.258 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 8.011 ns                ;
; 73.111 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.990 ns                ;
; 73.120 ns                               ; 121.27 MHz ( period = 8.246 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 7.988 ns                ;
; 73.121 ns                               ; 121.29 MHz ( period = 8.245 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 7.987 ns                ;
; 73.128 ns                               ; 121.39 MHz ( period = 8.238 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[0]    ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.949 ns                ;
; 73.138 ns                               ; 121.54 MHz ( period = 8.228 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.964 ns                ;
; 73.140 ns                               ; 121.57 MHz ( period = 8.226 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.962 ns                ;
; 73.141 ns                               ; 121.58 MHz ( period = 8.225 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.961 ns                ;
; 73.147 ns                               ; 121.67 MHz ( period = 8.219 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 7.957 ns                ;
; 73.177 ns                               ; 122.12 MHz ( period = 8.189 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.924 ns                ;
; 73.220 ns                               ; 122.76 MHz ( period = 8.146 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.882 ns                ;
; 73.220 ns                               ; 122.76 MHz ( period = 8.146 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.882 ns                ;
; 73.232 ns                               ; 122.94 MHz ( period = 8.134 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.887 ns                ;
; 73.235 ns                               ; 122.99 MHz ( period = 8.131 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.843 ns                ;
; 73.244 ns                               ; 123.12 MHz ( period = 8.122 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.857 ns                ;
; 73.247 ns                               ; 123.17 MHz ( period = 8.119 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.872 ns                ;
; 73.257 ns                               ; 123.32 MHz ( period = 8.109 ns )                    ; I2S_xmit:J_LRAudio|bit_count[0] ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 81.103 ns                 ; 7.846 ns                ;
; 73.277 ns                               ; 123.62 MHz ( period = 8.089 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 7.827 ns                ;
; 73.293 ns                               ; 123.87 MHz ( period = 8.073 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[0]    ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.784 ns                ;
; 73.294 ns                               ; 123.89 MHz ( period = 8.072 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 7.810 ns                ;
; 73.368 ns                               ; 125.03 MHz ( period = 7.998 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.712 ns                ;
; 73.401 ns                               ; 125.55 MHz ( period = 7.965 ns )                    ; I2S_xmit:J_IQPWM|bit_count[2]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.701 ns                ;
; 73.414 ns                               ; 125.75 MHz ( period = 7.952 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[18]           ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.662 ns                ;
; 73.414 ns                               ; 125.75 MHz ( period = 7.952 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[20]           ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.662 ns                ;
; 73.414 ns                               ; 125.75 MHz ( period = 7.952 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[10]           ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.662 ns                ;
; 73.414 ns                               ; 125.75 MHz ( period = 7.952 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[11]           ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.662 ns                ;
; 73.414 ns                               ; 125.75 MHz ( period = 7.952 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[13]           ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.662 ns                ;
; 73.414 ns                               ; 125.75 MHz ( period = 7.952 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[14]           ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.662 ns                ;
; 73.416 ns                               ; 125.79 MHz ( period = 7.950 ns )                    ; I2S_xmit:J_LRAudio|bit_count[2] ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.686 ns                ;
; 73.422 ns                               ; 125.88 MHz ( period = 7.944 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[8]            ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.659 ns                ;
; 73.422 ns                               ; 125.88 MHz ( period = 7.944 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[28]           ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.659 ns                ;
; 73.424 ns                               ; 125.91 MHz ( period = 7.942 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 7.680 ns                ;
; 73.431 ns                               ; 126.02 MHz ( period = 7.935 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[17]           ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.647 ns                ;
; 73.431 ns                               ; 126.02 MHz ( period = 7.935 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[23]           ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.647 ns                ;
; 73.431 ns                               ; 126.02 MHz ( period = 7.935 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[27]           ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.647 ns                ;
; 73.431 ns                               ; 126.02 MHz ( period = 7.935 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[15]           ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.647 ns                ;
; 73.431 ns                               ; 126.02 MHz ( period = 7.935 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[18]           ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.647 ns                ;
; 73.441 ns                               ; 126.18 MHz ( period = 7.925 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.104 ns                 ; 7.663 ns                ;
; 73.457 ns                               ; 126.44 MHz ( period = 7.909 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.644 ns                ;
; 73.474 ns                               ; 126.71 MHz ( period = 7.892 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.627 ns                ;
; 73.485 ns                               ; 126.89 MHz ( period = 7.881 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.595 ns                ;
; 73.487 ns                               ; 126.92 MHz ( period = 7.879 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.594 ns                ;
; 73.491 ns                               ; 126.98 MHz ( period = 7.875 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[15]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.589 ns                ;
; 73.508 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; clk_lrclk_gen:lrgen|Brise       ; I2S_xmit:J_IQPWM|TLV_state~12    ; C5         ; C5       ; 81.366 ns                   ; 83.689 ns                 ; 10.181 ns               ;
; 73.535 ns                               ; 127.70 MHz ( period = 7.831 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.545 ns                ;
; 73.543 ns                               ; 127.83 MHz ( period = 7.823 ns )                    ; I2S_xmit:J_LRAudio|bit_count[1] ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.559 ns                ;
; 73.558 ns                               ; 128.07 MHz ( period = 7.808 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.522 ns                ;
; 73.559 ns                               ; 128.09 MHz ( period = 7.807 ns )                    ; I2S_xmit:J_IQPWM|bit_count[0]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.543 ns                ;
; 73.579 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[0]  ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.522 ns                ;
; 73.590 ns                               ; 128.60 MHz ( period = 7.776 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.511 ns                ;
; 73.599 ns                               ; 128.75 MHz ( period = 7.767 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.520 ns                ;
; 73.602 ns                               ; 128.80 MHz ( period = 7.764 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.479 ns                ;
; 73.620 ns                               ; 129.10 MHz ( period = 7.746 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.481 ns                ;
; 73.633 ns                               ; 129.32 MHz ( period = 7.733 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.486 ns                ;
; 73.636 ns                               ; 129.37 MHz ( period = 7.730 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.465 ns                ;
; 73.663 ns                               ; 129.82 MHz ( period = 7.703 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.439 ns                ;
; 73.665 ns                               ; 129.85 MHz ( period = 7.701 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.437 ns                ;
; 73.666 ns                               ; 129.87 MHz ( period = 7.700 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.436 ns                ;
; 73.675 ns                               ; 130.02 MHz ( period = 7.691 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.405 ns                ;
; 73.677 ns                               ; 130.06 MHz ( period = 7.689 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.404 ns                ;
; 73.681 ns                               ; 130.12 MHz ( period = 7.685 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[15]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.399 ns                ;
; 73.702 ns                               ; 130.48 MHz ( period = 7.664 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.399 ns                ;
; 73.703 ns                               ; 130.50 MHz ( period = 7.663 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[9]  ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.398 ns                ;
; 73.723 ns                               ; 130.84 MHz ( period = 7.643 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.357 ns                ;
; 73.725 ns                               ; 130.87 MHz ( period = 7.641 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.355 ns                ;
; 73.726 ns                               ; 130.89 MHz ( period = 7.640 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[0]  ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.375 ns                ;
; 73.737 ns                               ; 131.08 MHz ( period = 7.629 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.364 ns                ;
; 73.738 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; I2S_xmit:J_IQPWM|bit_count[1]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.364 ns                ;
; 73.738 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[13] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.363 ns                ;
; 73.745 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.357 ns                ;
; 73.745 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.357 ns                ;
; 73.746 ns                               ; 131.23 MHz ( period = 7.620 ns )                    ; I2S_xmit:J_IQPWM|bit_count[2]   ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.356 ns                ;
; 73.757 ns                               ; 131.42 MHz ( period = 7.609 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.362 ns                ;
; 73.758 ns                               ; 131.44 MHz ( period = 7.608 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.083 ns                 ; 7.325 ns                ;
; 73.769 ns                               ; 131.63 MHz ( period = 7.597 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.332 ns                ;
; 73.772 ns                               ; 131.68 MHz ( period = 7.594 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.347 ns                ;
; 73.780 ns                               ; 131.82 MHz ( period = 7.586 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.339 ns                ;
; 73.782 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[24]           ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.295 ns                ;
; 73.782 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[4]            ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.295 ns                ;
; 73.782 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[26]           ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.295 ns                ;
; 73.782 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[11]           ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.295 ns                ;
; 73.782 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[29]           ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.295 ns                ;
; 73.782 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[14]           ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.295 ns                ;
; 73.783 ns                               ; 131.87 MHz ( period = 7.583 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.318 ns                ;
; 73.792 ns                               ; 132.03 MHz ( period = 7.574 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.289 ns                ;
; 73.801 ns                               ; 132.19 MHz ( period = 7.565 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.277 ns                ;
; 73.804 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[3]            ; C5         ; C5       ; 81.366 ns                   ; 81.073 ns                 ; 7.269 ns                ;
; 73.804 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[20]           ; C5         ; C5       ; 81.366 ns                   ; 81.073 ns                 ; 7.269 ns                ;
; 73.804 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[23]           ; C5         ; C5       ; 81.366 ns                   ; 81.073 ns                 ; 7.269 ns                ;
; 73.804 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[8]            ; C5         ; C5       ; 81.366 ns                   ; 81.073 ns                 ; 7.269 ns                ;
; 73.810 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.292 ns                ;
; 73.812 ns                               ; 132.38 MHz ( period = 7.554 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.290 ns                ;
; 73.813 ns                               ; 132.40 MHz ( period = 7.553 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.289 ns                ;
; 73.833 ns                               ; 132.75 MHz ( period = 7.533 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[11]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.245 ns                ;
; 73.840 ns                               ; 132.87 MHz ( period = 7.526 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.240 ns                ;
; 73.842 ns                               ; 132.91 MHz ( period = 7.524 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.239 ns                ;
; 73.846 ns                               ; 132.98 MHz ( period = 7.520 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[15]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.234 ns                ;
; 73.849 ns                               ; 133.03 MHz ( period = 7.517 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.252 ns                ;
; 73.859 ns                               ; 133.21 MHz ( period = 7.507 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.218 ns                ;
; 73.860 ns                               ; 133.23 MHz ( period = 7.506 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[0]            ; C5         ; C5       ; 81.366 ns                   ; 81.075 ns                 ; 7.215 ns                ;
; 73.860 ns                               ; 133.23 MHz ( period = 7.506 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[1]            ; C5         ; C5       ; 81.366 ns                   ; 81.075 ns                 ; 7.215 ns                ;
; 73.860 ns                               ; 133.23 MHz ( period = 7.506 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[26]           ; C5         ; C5       ; 81.366 ns                   ; 81.075 ns                 ; 7.215 ns                ;
; 73.874 ns                               ; 133.48 MHz ( period = 7.492 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[1]            ; C5         ; C5       ; 81.366 ns                   ; 81.071 ns                 ; 7.197 ns                ;
; 73.874 ns                               ; 133.48 MHz ( period = 7.492 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[2]            ; C5         ; C5       ; 81.366 ns                   ; 81.071 ns                 ; 7.197 ns                ;
; 73.874 ns                               ; 133.48 MHz ( period = 7.492 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[5]            ; C5         ; C5       ; 81.366 ns                   ; 81.071 ns                 ; 7.197 ns                ;
; 73.874 ns                               ; 133.48 MHz ( period = 7.492 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[21]           ; C5         ; C5       ; 81.366 ns                   ; 81.071 ns                 ; 7.197 ns                ;
; 73.874 ns                               ; 133.48 MHz ( period = 7.492 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[24]           ; C5         ; C5       ; 81.366 ns                   ; 81.071 ns                 ; 7.197 ns                ;
; 73.874 ns                               ; 133.48 MHz ( period = 7.492 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[13]           ; C5         ; C5       ; 81.366 ns                   ; 81.071 ns                 ; 7.197 ns                ;
; 73.876 ns                               ; 133.51 MHz ( period = 7.490 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.201 ns                ;
; 73.890 ns                               ; 133.76 MHz ( period = 7.476 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.190 ns                ;
; 73.892 ns                               ; 133.80 MHz ( period = 7.474 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.210 ns                ;
; 73.892 ns                               ; 133.80 MHz ( period = 7.474 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.210 ns                ;
; 73.894 ns                               ; 133.83 MHz ( period = 7.472 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.187 ns                ;
; 73.896 ns                               ; 133.87 MHz ( period = 7.470 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[10]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.182 ns                ;
; 73.904 ns                               ; 134.01 MHz ( period = 7.462 ns )                    ; I2S_xmit:J_IQPWM|bit_count[0]   ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.198 ns                ;
; 73.904 ns                               ; 134.01 MHz ( period = 7.462 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.215 ns                ;
; 73.906 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; I2S_xmit:J_LRAudio|bit_count[0] ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.196 ns                ;
; 73.912 ns                               ; 134.16 MHz ( period = 7.454 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.169 ns                ;
; 73.916 ns                               ; 134.23 MHz ( period = 7.450 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.185 ns                ;
; 73.919 ns                               ; 134.28 MHz ( period = 7.447 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[17]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 7.161 ns                ;
; 73.919 ns                               ; 134.28 MHz ( period = 7.447 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 7.200 ns                ;
; 73.948 ns                               ; 134.81 MHz ( period = 7.418 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.083 ns                 ; 7.135 ns                ;
; 73.957 ns                               ; 134.97 MHz ( period = 7.409 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 7.124 ns                ;
; 73.960 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[13]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.118 ns                ;
; 73.982 ns                               ; 135.43 MHz ( period = 7.384 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.119 ns                ;
; 73.988 ns                               ; 135.54 MHz ( period = 7.378 ns )                    ; I2S_xmit:J_IQPWM|bit_count[3]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.114 ns                ;
; 73.991 ns                               ; 135.59 MHz ( period = 7.375 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.087 ns                ;
; 73.999 ns                               ; 135.74 MHz ( period = 7.367 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.102 ns                ;
; 74.000 ns                               ; 135.76 MHz ( period = 7.366 ns )                    ; clk_lrclk_gen:lrgen|Brise       ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 83.660 ns                 ; 9.660 ns                ;
; 74.023 ns                               ; 136.18 MHz ( period = 7.343 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[11]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 7.055 ns                ;
; 74.049 ns                               ; 136.67 MHz ( period = 7.317 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.028 ns                ;
; 74.066 ns                               ; 136.99 MHz ( period = 7.300 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.077 ns                 ; 7.011 ns                ;
; 74.068 ns                               ; 137.02 MHz ( period = 7.298 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[6]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 7.041 ns                ;
; 74.073 ns                               ; 137.12 MHz ( period = 7.293 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[28]   ; C5         ; C5       ; 81.366 ns                   ; 81.083 ns                 ; 7.010 ns                ;
; 74.074 ns                               ; 137.14 MHz ( period = 7.292 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|TLV_state~12    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.028 ns                ;
; 74.083 ns                               ; 137.31 MHz ( period = 7.283 ns )                    ; I2S_xmit:J_IQPWM|bit_count[1]   ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.019 ns                ;
; 74.084 ns                               ; 137.32 MHz ( period = 7.282 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 6.997 ns                ;
; 74.086 ns                               ; 137.36 MHz ( period = 7.280 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[10]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 6.992 ns                ;
; 74.102 ns                               ; 137.67 MHz ( period = 7.264 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.081 ns                 ; 6.979 ns                ;
; 74.109 ns                               ; 137.80 MHz ( period = 7.257 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[17]   ; C5         ; C5       ; 81.366 ns                   ; 81.080 ns                 ; 6.971 ns                ;
; 74.113 ns                               ; 137.87 MHz ( period = 7.253 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.083 ns                 ; 6.970 ns                ;
; 74.124 ns                               ; 138.08 MHz ( period = 7.242 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.119 ns                 ; 6.995 ns                ;
; 74.129 ns                               ; 138.18 MHz ( period = 7.237 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.972 ns                ;
; 74.145 ns                               ; 138.48 MHz ( period = 7.221 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.956 ns                ;
; 74.146 ns                               ; 138.50 MHz ( period = 7.220 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.955 ns                ;
; 74.150 ns                               ; 138.58 MHz ( period = 7.216 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[13]   ; C5         ; C5       ; 81.366 ns                   ; 81.078 ns                 ; 6.928 ns                ;
; 74.151 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[19]           ; C5         ; C5       ; 81.366 ns                   ; 81.070 ns                 ; 6.919 ns                ;
; 74.153 ns                               ; 138.64 MHz ( period = 7.213 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[25]           ; C5         ; C5       ; 81.366 ns                   ; 81.070 ns                 ; 6.917 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 75.702 ns                               ; 176.55 MHz ( period = 5.664 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.402 ns                ;
; 75.702 ns                               ; 176.55 MHz ( period = 5.664 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.402 ns                ;
; 75.702 ns                               ; 176.55 MHz ( period = 5.664 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.402 ns                ;
; 76.029 ns                               ; 187.37 MHz ( period = 5.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.075 ns                ;
; 76.029 ns                               ; 187.37 MHz ( period = 5.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.075 ns                ;
; 76.029 ns                               ; 187.37 MHz ( period = 5.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.075 ns                ;
; 76.180 ns                               ; 192.83 MHz ( period = 5.186 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.924 ns                ;
; 76.180 ns                               ; 192.83 MHz ( period = 5.186 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.924 ns                ;
; 76.180 ns                               ; 192.83 MHz ( period = 5.186 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.924 ns                ;
; 76.328 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.775 ns                ;
; 76.328 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.775 ns                ;
; 76.328 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.775 ns                ;
; 76.328 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.775 ns                ;
; 76.328 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.775 ns                ;
; 76.363 ns                               ; 199.88 MHz ( period = 5.003 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.741 ns                ;
; 76.363 ns                               ; 199.88 MHz ( period = 5.003 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.741 ns                ;
; 76.363 ns                               ; 199.88 MHz ( period = 5.003 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.741 ns                ;
; 76.594 ns                               ; 209.56 MHz ( period = 4.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.510 ns                ;
; 76.594 ns                               ; 209.56 MHz ( period = 4.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.510 ns                ;
; 76.594 ns                               ; 209.56 MHz ( period = 4.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.510 ns                ;
; 76.655 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.448 ns                ;
; 76.655 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.448 ns                ;
; 76.655 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.448 ns                ;
; 76.655 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.448 ns                ;
; 76.655 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.448 ns                ;
; 76.795 ns                               ; 218.77 MHz ( period = 4.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.308 ns                ;
; 76.806 ns                               ; 219.30 MHz ( period = 4.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.297 ns                ;
; 76.806 ns                               ; 219.30 MHz ( period = 4.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.297 ns                ;
; 76.806 ns                               ; 219.30 MHz ( period = 4.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.297 ns                ;
; 76.806 ns                               ; 219.30 MHz ( period = 4.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.297 ns                ;
; 76.806 ns                               ; 219.30 MHz ( period = 4.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.297 ns                ;
; 76.989 ns                               ; 228.47 MHz ( period = 4.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.114 ns                ;
; 76.989 ns                               ; 228.47 MHz ( period = 4.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.114 ns                ;
; 76.989 ns                               ; 228.47 MHz ( period = 4.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.114 ns                ;
; 76.989 ns                               ; 228.47 MHz ( period = 4.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.114 ns                ;
; 76.989 ns                               ; 228.47 MHz ( period = 4.377 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.114 ns                ;
; 77.122 ns                               ; 235.63 MHz ( period = 4.244 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.981 ns                ;
; 77.147 ns                               ; 237.02 MHz ( period = 4.219 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.957 ns                ;
; 77.147 ns                               ; 237.02 MHz ( period = 4.219 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.957 ns                ;
; 77.147 ns                               ; 237.02 MHz ( period = 4.219 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.957 ns                ;
; 77.157 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.946 ns                ;
; 77.161 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.941 ns                ;
; 77.206 ns                               ; 240.38 MHz ( period = 4.160 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.896 ns                ;
; 77.220 ns                               ; 241.20 MHz ( period = 4.146 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.883 ns                ;
; 77.220 ns                               ; 241.20 MHz ( period = 4.146 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.883 ns                ;
; 77.220 ns                               ; 241.20 MHz ( period = 4.146 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.883 ns                ;
; 77.220 ns                               ; 241.20 MHz ( period = 4.146 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.883 ns                ;
; 77.220 ns                               ; 241.20 MHz ( period = 4.146 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.883 ns                ;
; 77.266 ns                               ; 243.90 MHz ( period = 4.100 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.838 ns                ;
; 77.273 ns                               ; 244.32 MHz ( period = 4.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.830 ns                ;
; 77.325 ns                               ; 247.46 MHz ( period = 4.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.779 ns                ;
; 77.325 ns                               ; 247.46 MHz ( period = 4.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.779 ns                ;
; 77.325 ns                               ; 247.46 MHz ( period = 4.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.779 ns                ;
; 77.364 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.738 ns                ;
; 77.379 ns                               ; 250.82 MHz ( period = 3.987 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.723 ns                ;
; 77.382 ns                               ; 251.00 MHz ( period = 3.984 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.721 ns                ;
; 77.401 ns                               ; 252.21 MHz ( period = 3.965 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.701 ns                ;
; 77.456 ns                               ; 255.75 MHz ( period = 3.910 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.647 ns                ;
; 77.478 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.624 ns                ;
; 77.484 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.619 ns                ;
; 77.556 ns                               ; 262.47 MHz ( period = 3.810 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.545 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.524 ns                ;
; 77.593 ns                               ; 265.04 MHz ( period = 3.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.511 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.617 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.486 ns                ;
; 77.635 ns                               ; 268.02 MHz ( period = 3.731 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.468 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.675 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.429 ns                ;
; 77.678 ns                               ; 271.15 MHz ( period = 3.688 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.424 ns                ;
; 77.687 ns                               ; 271.81 MHz ( period = 3.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.416 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.699 ns                               ; 272.70 MHz ( period = 3.667 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.405 ns                ;
; 77.709 ns                               ; 273.45 MHz ( period = 3.657 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.394 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.713 ns                               ; 273.75 MHz ( period = 3.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.391 ns                ;
; 77.714 ns                               ; 273.82 MHz ( period = 3.652 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.388 ns                ;
; 77.716 ns                               ; 273.97 MHz ( period = 3.650 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.386 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.737 ns                               ; 275.56 MHz ( period = 3.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.367 ns                ;
; 77.744 ns                               ; 276.09 MHz ( period = 3.622 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.360 ns                ;
; 77.773 ns                               ; 278.32 MHz ( period = 3.593 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.330 ns                ;
; 77.773 ns                               ; 278.32 MHz ( period = 3.593 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.330 ns                ;
; 77.773 ns                               ; 278.32 MHz ( period = 3.593 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.330 ns                ;
; 77.773 ns                               ; 278.32 MHz ( period = 3.593 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.330 ns                ;
; 77.773 ns                               ; 278.32 MHz ( period = 3.593 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.330 ns                ;
; 77.818 ns                               ; 281.85 MHz ( period = 3.548 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.285 ns                ;
; 77.836 ns                               ; 283.29 MHz ( period = 3.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.266 ns                ;
; 77.839 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.263 ns                ;
; 77.851 ns                               ; 284.50 MHz ( period = 3.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.251 ns                ;
; 77.860 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.243 ns                ;
; 77.872 ns                               ; 286.20 MHz ( period = 3.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.230 ns                ;
; 77.872 ns                               ; 286.20 MHz ( period = 3.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.230 ns                ;
; 77.872 ns                               ; 286.20 MHz ( period = 3.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.230 ns                ;
; 77.872 ns                               ; 286.20 MHz ( period = 3.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.229 ns                ;
; 77.891 ns                               ; 287.77 MHz ( period = 3.475 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.210 ns                ;
; 77.923 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.178 ns                ;
; 77.927 ns                               ; 290.78 MHz ( period = 3.439 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.177 ns                ;
; 77.939 ns                               ; 291.80 MHz ( period = 3.427 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.162 ns                ;
; 77.941 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.161 ns                ;
; 77.951 ns                               ; 292.83 MHz ( period = 3.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.152 ns                ;
; 77.951 ns                               ; 292.83 MHz ( period = 3.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.152 ns                ;
; 77.951 ns                               ; 292.83 MHz ( period = 3.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.152 ns                ;
; 77.951 ns                               ; 292.83 MHz ( period = 3.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.152 ns                ;
; 77.951 ns                               ; 292.83 MHz ( period = 3.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.152 ns                ;
; 77.974 ns                               ; 294.81 MHz ( period = 3.392 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.128 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.105 ns                ;
; 78.012 ns                               ; 298.15 MHz ( period = 3.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.090 ns                ;
; 78.026 ns                               ; 299.40 MHz ( period = 3.340 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.076 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.029 ns                               ; 299.67 MHz ( period = 3.337 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.075 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.032 ns                               ; 299.94 MHz ( period = 3.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.070 ns                ;
; 78.034 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.068 ns                ;
; 78.041 ns                               ; 300.75 MHz ( period = 3.325 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.061 ns                ;
; 78.043 ns                               ; 300.93 MHz ( period = 3.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.060 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.067 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.037 ns                ;
; 78.077 ns                               ; 304.04 MHz ( period = 3.289 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.024 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.083 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.019 ns                ;
; 78.092 ns                               ; 305.44 MHz ( period = 3.274 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.010 ns                ;
; 78.099 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.003 ns                ;
; 78.102 ns                               ; 306.37 MHz ( period = 3.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.000 ns                ;
; 78.114 ns                               ; 307.50 MHz ( period = 3.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.988 ns                ;
; 78.135 ns                               ; 309.50 MHz ( period = 3.231 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.967 ns                ;
; 78.136 ns                               ; 309.60 MHz ( period = 3.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.966 ns                ;
; 78.184 ns                               ; 314.27 MHz ( period = 3.182 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.918 ns                ;
; 78.188 ns                               ; 314.66 MHz ( period = 3.178 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 2.913 ns                ;
; 78.192 ns                               ; 315.06 MHz ( period = 3.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.910 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.196 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.907 ns                ;
; 78.199 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.903 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; NWire_xmit:P_IQPWM|bcnt[0]                          ; NWire_xmit:P_IQPWM|bcnt[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|bcnt[0]                        ; NWire_xmit:M_LRAudio|bcnt[0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[6]                           ; NWire_rcv:SPD|tb_width[6]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[4]                           ; NWire_rcv:SPD|tb_width[4]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[8]                           ; NWire_rcv:SPD|tb_width[8]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[7]                           ; NWire_rcv:SPD|tb_width[7]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[9]                           ; NWire_rcv:SPD|tb_width[9]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state~11                           ; NWire_rcv:SPD|TB_state~11             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state~13                           ; NWire_rcv:SPD|TB_state~13             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[5]                           ; NWire_rcv:SPD|tb_width[5]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|data_cnt[0]                           ; NWire_rcv:SPD|data_cnt[0]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state~13                         ; NWire_rcv:P_MIC|TB_state~13           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state~11                         ; NWire_rcv:P_MIC|TB_state~11           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state~13                          ; NWire_rcv:M_IQ|TB_state~13            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state~11                          ; NWire_rcv:M_IQ|TB_state~11            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|data_cnt[0]                         ; NWire_rcv:P_MIC|data_cnt[0]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state~12                      ; NWire_xmit:P_IQPWM|NW_state~12        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|data_cnt[0]                          ; NWire_rcv:M_IQ|data_cnt[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state~12                    ; NWire_xmit:M_LRAudio|NW_state~12      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|irdy                                 ; NWire_rcv:M_IQ|irdy                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; NWire_rcv:M_IQ|d0                                   ; NWire_rcv:M_IQ|d1                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.734 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[31]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[22]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[22]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[21]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia0                          ; NWire_rcv:SPD|DIFF_CLK.ia1            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[16]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq1                     ; NWire_xmit:P_IQPWM|DIFF_CLK.iq2       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.738 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[28]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.738 ns                                ; NWire_xmit:P_IQPWM|id[5]                            ; NWire_xmit:P_IQPWM|id[4]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.739 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[24]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; NWire_rcv:M_IQ|rdata[41]                            ; NWire_rcv:M_IQ|rdata[40]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.ia1                         ; NWire_rcv:M_IQ|irdy                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[8]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|rdata[9]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:P_MIC|d0                                  ; NWire_rcv:P_MIC|d1                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|rdata[7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[18]                 ; NWire_xmit:P_IQPWM|id[18]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:P_IQPWM|id[13]                           ; NWire_xmit:P_IQPWM|id[12]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|rdata[46]                            ; NWire_rcv:M_IQ|rdata[45]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:SPD|rdata[9]                              ; NWire_rcv:SPD|rdata[8]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|d2                                   ; NWire_rcv:M_IQ|d3                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:P_MIC|rdata[4]                            ; NWire_rcv:P_MIC|rdata[3]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|rdata[5]                             ; NWire_rcv:M_IQ|rdata[4]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|rdata[3]                             ; NWire_rcv:M_IQ|idata[3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|id[12]                           ; NWire_xmit:P_IQPWM|id[11]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[10]                 ; NWire_xmit:P_IQPWM|id[10]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|id[9]                            ; NWire_xmit:P_IQPWM|id[8]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:P_MIC|rdata[13]                           ; NWire_rcv:P_MIC|rdata[12]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][1]                         ; NWire_rcv:M_IQ|DB_LEN[1][1]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:P_MIC|rdata[1]                            ; NWire_rcv:P_MIC|rdata[0]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[16]                            ; NWire_rcv:M_IQ|idata[16]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[33]                            ; NWire_rcv:M_IQ|idata[33]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:P_MIC|rdata[11]                           ; NWire_rcv:P_MIC|rdata[10]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|rdata[26]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[33]                            ; NWire_rcv:M_IQ|rdata[32]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[47]                            ; NWire_rcv:M_IQ|idata[47]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|idata[27]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:P_MIC|rdata[1]                            ; NWire_rcv:P_MIC|idata[1]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[17]                 ; NWire_xmit:P_IQPWM|id[17]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:P_IQPWM|id[3]                            ; NWire_xmit:P_IQPWM|id[2]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[16]                            ; NWire_rcv:M_IQ|rdata[15]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|rdata[2]                            ; NWire_rcv:P_MIC|rdata[1]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|rdata[13]                           ; NWire_rcv:P_MIC|idata[13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|d2                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|id[4]                          ; NWire_xmit:M_LRAudio|id[3]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[47]                            ; NWire_rcv:M_IQ|rdata[46]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[20]                            ; NWire_rcv:M_IQ|idata[20]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:SPD|rdata[12]                             ; NWire_rcv:SPD|rdata[11]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[20]                            ; NWire_rcv:M_IQ|rdata[19]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[19]                            ; NWire_rcv:M_IQ|idata[19]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][3]                        ; NWire_rcv:P_MIC|DB_LEN[2][3]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][3]                        ; NWire_rcv:P_MIC|DB_LEN[3][3]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[1]                             ; NWire_rcv:M_IQ|rdata[0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|rdata[1]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:SPD|rdata[15]                             ; NWire_rcv:SPD|rdata[14]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:P_MIC|tb_cnt[13]                          ; NWire_rcv:P_MIC|tb_cnt[13]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|rdata[30]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][6]                        ; NWire_rcv:P_MIC|DB_LEN[3][6]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[36]                            ; NWire_rcv:M_IQ|idata[36]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|rdata[5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; NWire_rcv:SPD|DB_LEN[0][4]                          ; NWire_rcv:SPD|DB_LEN[1][4]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[8]                             ; NWire_rcv:M_IQ|rdata[7]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_rcv:SPD|DB_LEN[0][0]                          ; NWire_rcv:SPD|DB_LEN[1][0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:P_MIC|DB_LEN[0][2]                        ; NWire_rcv:P_MIC|DB_LEN[1][2]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:P_MIC|DB_LEN[0][4]                        ; NWire_rcv:P_MIC|DB_LEN[1][4]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[29]                            ; NWire_rcv:M_IQ|rdata[28]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|rdata[2]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[29]                            ; NWire_rcv:M_IQ|idata[29]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[44]                            ; NWire_rcv:M_IQ|rdata[43]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[36]                            ; NWire_rcv:M_IQ|rdata[35]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:SPD|rdata[2]                              ; NWire_rcv:SPD|rdata[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_rcv:P_MIC|rdata[10]                           ; NWire_rcv:P_MIC|rdata[9]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:SPD|DB_LEN[0][3]                          ; NWire_rcv:SPD|DB_LEN[1][3]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[18]                            ; NWire_rcv:M_IQ|rdata[17]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[18]                            ; NWire_rcv:M_IQ|idata[18]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|idata[3]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; NWire_rcv:P_MIC|rdata[9]                            ; NWire_rcv:P_MIC|rdata[8]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|d0                                    ; NWire_rcv:SPD|d1                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; NWire_rcv:P_MIC|rdata[15]                           ; NWire_rcv:P_MIC|rdata[14]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:SPD|DB_LEN[1][4]                          ; NWire_rcv:SPD|DB_LEN[2][4]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[39]                            ; NWire_rcv:M_IQ|idata[39]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:P_MIC|DB_LEN[0][13]                       ; NWire_rcv:P_MIC|DB_LEN[1][13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|DB_LEN[0][1]                          ; NWire_rcv:SPD|DB_LEN[1][1]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:M_IQ|rdata[37]                            ; NWire_rcv:M_IQ|rdata[36]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|rdata[24]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; NWire_rcv:M_IQ|rdata[34]                            ; NWire_rcv:M_IQ|idata[34]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][5]                        ; NWire_rcv:P_MIC|DB_LEN[3][5]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.760 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|DB_LEN[0][11]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.761 ns                                ; NWire_rcv:SPD|tb_cnt[2]                             ; NWire_rcv:SPD|DB_LEN[0][2]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][11]                        ; NWire_rcv:M_IQ|DB_LEN[2][11]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; NWire_rcv:P_MIC|rdata[5]                            ; NWire_rcv:P_MIC|rdata[4]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:P_MIC|rdata[7]                            ; NWire_rcv:P_MIC|rdata[6]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|rdata[14]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|idata[15]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.763 ns                                ; NWire_rcv:M_IQ|rdata[34]                            ; NWire_rcv:M_IQ|rdata[33]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; NWire_rcv:SPD|DB_LEN[1][11]                         ; NWire_rcv:SPD|DB_LEN[2][11]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; NWire_xmit:P_IQPWM|data_cnt[4]                      ; NWire_xmit:P_IQPWM|data_cnt[4]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.765 ns                                ; NWire_rcv:M_IQ|DBrise                               ; NWire_rcv:M_IQ|data_cnt[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.766 ns                                ; NWire_rcv:M_IQ|rdata[14]                            ; NWire_rcv:M_IQ|rdata[13]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.770 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][13]                        ; NWire_rcv:M_IQ|DB_LEN[1][13]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.780 ns                                ; NWire_rcv:P_MIC|rdata[14]                           ; NWire_rcv:P_MIC|idata[14]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.782 ns                 ;
; 0.790 ns                                ; NWire_rcv:P_MIC|rdata[14]                           ; NWire_rcv:P_MIC|rdata[13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.793 ns                                ; NWire_rcv:P_MIC|TB_state~12                         ; NWire_rcv:P_MIC|TB_state~13           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.795 ns                 ;
; 0.801 ns                                ; NWire_rcv:P_MIC|TB_state~13                         ; NWire_rcv:P_MIC|data_cnt[2]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.803 ns                 ;
; 0.803 ns                                ; NWire_rcv:P_MIC|TB_state~13                         ; NWire_rcv:P_MIC|data_cnt[1]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.805 ns                 ;
; 0.847 ns                                ; NWire_xmit:P_IQPWM|NW_state~12                      ; NWire_xmit:P_IQPWM|irdy               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.849 ns                 ;
; 0.894 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.896 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.897 ns                                ; NWire_rcv:M_IQ|rdata[43]                            ; NWire_rcv:M_IQ|idata[43]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.898 ns                                ; NWire_rcv:M_IQ|rdata[35]                            ; NWire_rcv:M_IQ|idata[35]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.900 ns                                ; NWire_rcv:P_MIC|tb_width[10]                        ; NWire_rcv:P_MIC|tb_width[10]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.901 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[13]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.901 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|idata[12]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.902 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[27]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.904 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[11]               ; NWire_xmit:M_LRAudio|id[11]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.904 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[29]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.904 ns                                ; NWire_rcv:M_IQ|rdata[17]                            ; NWire_rcv:M_IQ|idata[17]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.905 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.905 ns                                ; NWire_rcv:M_IQ|rdata[24]                            ; NWire_rcv:M_IQ|idata[24]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.906 ns                                ; NWire_rcv:M_IQ|rdata[21]                            ; NWire_rcv:M_IQ|idata[21]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.910 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[1]                       ; NWire_xmit:P_IQPWM|dly_cnt[1]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.910 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[4]                       ; NWire_xmit:P_IQPWM|dly_cnt[4]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.912 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[29]                 ; NWire_xmit:P_IQPWM|id[29]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.914 ns                                ; NWire_rcv:M_IQ|tb_width[9]                          ; NWire_rcv:M_IQ|tb_width[9]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.914 ns                                ; NWire_rcv:M_IQ|tb_width[7]                          ; NWire_rcv:M_IQ|tb_width[7]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.915 ns                                ; NWire_xmit:P_IQPWM|id[15]                           ; NWire_xmit:P_IQPWM|id[14]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.917 ns                                ; NWire_rcv:M_IQ|tb_width[10]                         ; NWire_rcv:M_IQ|tb_width[10]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.918 ns                                ; NWire_rcv:SPD|DB_LEN[0][10]                         ; NWire_rcv:SPD|DB_LEN[1][10]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|id[16]                           ; NWire_xmit:P_IQPWM|id[15]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[5]                       ; NWire_xmit:P_IQPWM|dly_cnt[5]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[7]                       ; NWire_xmit:P_IQPWM|dly_cnt[7]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[9]                       ; NWire_xmit:P_IQPWM|dly_cnt[9]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[21]                      ; NWire_xmit:P_IQPWM|dly_cnt[21]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_rcv:P_MIC|rdata[6]                            ; NWire_rcv:P_MIC|rdata[5]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[15]                      ; NWire_xmit:P_IQPWM|dly_cnt[15]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[17]                      ; NWire_xmit:P_IQPWM|dly_cnt[17]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[20]                      ; NWire_xmit:P_IQPWM|dly_cnt[20]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_rcv:P_MIC|rdata[12]                           ; NWire_rcv:P_MIC|rdata[11]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[23]                      ; NWire_xmit:P_IQPWM|dly_cnt[23]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.921 ns                                ; NWire_rcv:M_IQ|tb_width[3]                          ; NWire_rcv:M_IQ|tb_width[3]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.923 ns                                ; NWire_rcv:P_MIC|tb_width[9]                         ; NWire_rcv:P_MIC|tb_width[9]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.923 ns                                ; NWire_rcv:P_MIC|tb_width[3]                         ; NWire_rcv:P_MIC|tb_width[3]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.924 ns                                ; NWire_rcv:M_IQ|rdata[21]                            ; NWire_rcv:M_IQ|rdata[20]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|rdata[5]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][10]                       ; NWire_rcv:P_MIC|DB_LEN[2][10]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; NWire_rcv:M_IQ|rdata[7]                             ; NWire_rcv:M_IQ|rdata[6]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.925 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][0]                        ; NWire_rcv:P_MIC|DB_LEN[3][0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.927 ns                                ; NWire_rcv:P_MIC|tb_width[7]                         ; NWire_rcv:P_MIC|tb_width[7]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.927 ns                                ; NWire_rcv:P_MIC|tb_width[8]                         ; NWire_rcv:P_MIC|tb_width[8]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.928 ns                                ; NWire_rcv:P_MIC|tb_width[11]                        ; NWire_rcv:P_MIC|tb_width[11]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.937 ns                                ; NWire_rcv:SPD|tb_cnt[9]                             ; NWire_rcv:SPD|DB_LEN[0][9]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.939 ns                 ;
; 0.950 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.953 ns                 ;
; 0.950 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.953 ns                 ;
; 0.957 ns                                ; NWire_rcv:M_IQ|rdata[35]                            ; NWire_rcv:M_IQ|rdata[34]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.960 ns                 ;
; 0.958 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[23]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.960 ns                 ;
; 0.965 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.968 ns                 ;
; 0.969 ns                                ; NWire_rcv:P_MIC|rdata[9]                            ; NWire_rcv:P_MIC|idata[9]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.971 ns                 ;
; 0.970 ns                                ; NWire_rcv:M_IQ|rdata[7]                             ; NWire_rcv:M_IQ|idata[7]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.972 ns                 ;
; 0.971 ns                                ; NWire_rcv:M_IQ|rdata[23]                            ; NWire_rcv:M_IQ|rdata[22]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.974 ns                 ;
; 0.972 ns                                ; NWire_rcv:P_MIC|TB_state~11                         ; NWire_rcv:P_MIC|data_cnt[3]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.974 ns                 ;
; 0.973 ns                                ; NWire_rcv:M_IQ|rdata[23]                            ; NWire_rcv:M_IQ|idata[23]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.976 ns                 ;
; 0.977 ns                                ; NWire_xmit:M_LRAudio|irdy                           ; NWire_xmit:M_LRAudio|iack             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.978 ns                 ;
; 0.978 ns                                ; NWire_rcv:M_IQ|rdata[45]                            ; NWire_rcv:M_IQ|rdata[44]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.980 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                              ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[0]                                                                                      ; NWire_xmit:CCxmit|dly_cnt[0]                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                     ; NWire_xmit:CCxmit|dly_cnt[24]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|bcnt[0]                                                                                         ; NWire_xmit:CCxmit|bcnt[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state~12                                                                                     ; NWire_xmit:CCxmit|NW_state~12                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|iack                                                                                            ; NWire_xmit:CCxmit|iack                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[1]                                                                                        ; led_blinker:BLINK_D4|ld[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[0]                                                                                        ; led_blinker:BLINK_D4|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|bit_sel[0]                                                                                   ; led_blinker:BLINK_D4|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state~7                                                                                  ; led_blinker:BLINK_D4|LED_state~7                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[0]                                                                                   ; led_blinker:BLINK_D1|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                   ; led_blinker:BLINK_D1|bit_sel[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|ld[0]                                                                                        ; led_blinker:BLINK_D1|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~7                                                                                  ; led_blinker:BLINK_D1|LED_state~7                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~6                                                                                  ; led_blinker:BLINK_D1|LED_state~6                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~5                                                                                  ; led_blinker:BLINK_D1|LED_state~5                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[0]                                                                                                       ; IF_count[0]                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[28]                                                                                                      ; IF_count[28]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|count[0]                                                                                          ; sp_rcv_ctrl:SPC|count[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|sp_state                                                                                          ; sp_rcv_ctrl:SPC|sp_state                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RFIFO:RXF|outptr[0]                                                                                               ; RFIFO:RXF|outptr[0]                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cdc_mcp:lra|a_rdy                                                                                                 ; cdc_mcp:lra|a_rdy                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|FIFO_ADR[1]                                                                                        ; async_usb:usb1|FIFO_ADR[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|FIFO_ADR[0]                                                                                        ; async_usb:usb1|FIFO_ADR[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLOE                                                                                               ; async_usb:usb1|SLOE                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state~13                                                                                       ; NWire_rcv:m_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state~11                                                                                       ; NWire_rcv:m_ser|TB_state~11                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state~11                                                                                       ; NWire_rcv:p_ser|TB_state~11                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state~13                                                                                       ; NWire_rcv:p_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|data_cnt[0]                                                                                       ; NWire_rcv:m_ser|data_cnt[0]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_rcv:J_MIC|b_clk_cnt[0]                                                                                        ; I2S_rcv:J_MIC|b_clk_cnt[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|data_cnt[0]                                                                                       ; NWire_rcv:p_ser|data_cnt[0]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                          ; debounce:de_PTT|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                          ; debounce:de_dot|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[0]                                                                                     ; Tx_fifo_ctrl:TXFC|AD_timer[0]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                         ; debounce:de_dash|clean_pb                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|tx_flag                                                                                         ; Tx_fifo_ctrl:TXFC|tx_flag                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                    ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11]              ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]              ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_rcv:J_IQ|b_clk_cnt[0]                                                                                         ; I2S_rcv:J_IQ|b_clk_cnt[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLEN                                                                                               ; async_usb:usb1|SLEN                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RFIFO:RXF|usedw[0]                                                                                                ; RFIFO:RXF|usedw[0]                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[7]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[7]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[4]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[6]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[6]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[5]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[5]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[13]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[13]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[14]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[14]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[12]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[12]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[15]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[15]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[8]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[8]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[9]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[9]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[10]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[10]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[11]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[11]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[0]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[2]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[2]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[3]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[3]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                     ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[1]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_0_dff                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_0_dff   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~12                                                                                                  ; IF_SYNC_state~12                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~13                                                                                                  ; IF_SYNC_state~13                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~11                                                                                                  ; IF_SYNC_state~11                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff                      ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff                      ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|ep_sel                                                                                             ; async_usb:usb1|ep_sel                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.733 ns                                ; debounce:de_dot|pb_history[0]                                                                                     ; debounce:de_dot|pb_history[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[16]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[13]                                                                                  ; NWire_rcv:P_MIC|DIFF_CLK.xd1[13]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[11]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_xmit:CCxmit|id[33]                                                                                          ; NWire_xmit:CCxmit|id[32]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:m_ser|rdata[0]                                                                                          ; NWire_rcv:m_ser|idata[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:p_ser|idata[8]                                                                                          ; Penny_ALC[8]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[2]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[2]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[6]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[10]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[9]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[9]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[8]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[12]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.737 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[37]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; I2S_rcv:J_IQ|lr0                                                                                                  ; I2S_rcv:J_IQ|lr1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                       ; NWire_rcv:M_IQ|DIFF_CLK.xr1                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.739 ns                                ; NWire_rcv:m_ser|d0                                                                                                ; NWire_rcv:m_ser|d1                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[38]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[33]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[33]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; NWire_xmit:CCxmit|id[49]                                                                                          ; NWire_xmit:CCxmit|id[48]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; I2S_rcv:J_MIC|d1                                                                                                  ; I2S_rcv:J_MIC|d2                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[7]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; NWire_xmit:CCxmit|id[51]                                                                                          ; NWire_xmit:CCxmit|id[50]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; I2S_rcv:J_MIC|temp_data[9]                                                                                        ; I2S_rcv:J_MIC|temp_data[10]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[5]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[14]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[52]                                                                                          ; NWire_xmit:CCxmit|id[51]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[39]                                                                                          ; NWire_xmit:CCxmit|id[38]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[36]                                                                                          ; NWire_xmit:CCxmit|id[35]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; I2S_rcv:J_MIC|d0                                                                                                  ; I2S_rcv:J_MIC|d1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:p_ser|data_cnt[0]                                                                                       ; NWire_rcv:p_ser|rcv_flag                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:p_ser|rdata[18]                                                                                         ; NWire_rcv:p_ser|idata[18]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[26]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[13]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[13]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; I2S_rcv:J_IQ|bc0                                                                                                  ; I2S_rcv:J_IQ|bc1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:CCxmit|id[53]                                                                                          ; NWire_xmit:CCxmit|id[52]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; I2S_rcv:J_MIC|temp_data[8]                                                                                        ; I2S_rcv:J_MIC|temp_data[9]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[0]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[3]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xr1                                                                                       ; NWire_rcv:M_IQ|DIFF_CLK.xr2                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; IF_RESET.i0                                                                                                       ; IF_rst                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; IF_frequency[14]                                                                                                  ; NWire_xmit:CCxmit|id[36]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; I2S_rcv:J_MIC|temp_data[10]                                                                                       ; I2S_rcv:J_MIC|temp_data[11]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[39]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[4]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[20]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:p_ser|rdata[19]                                                                                         ; NWire_rcv:p_ser|idata[19]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:p_ser|rdata[10]                                                                                         ; NWire_rcv:p_ser|idata[10]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[0]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; NWire_xmit:CCxmit|id[1]                                                                                           ; NWire_xmit:CCxmit|id[0]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:p_ser|rdata[1]                                                                                          ; NWire_rcv:p_ser|idata[1]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; I2S_rcv:J_MIC|temp_data[6]                                                                                        ; I2S_rcv:J_MIC|temp_data[7]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; I2S_rcv:J_MIC|temp_data[6]                                                                                        ; I2S_rcv:J_MIC|xData[6]                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.748 ns                                ; IF_count[10]                                                                                                      ; cmult_rst                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:m_ser|rdata[7]                                                                                          ; NWire_rcv:m_ser|idata[7]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[31]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; I2S_rcv:J_MIC|temp_data[5]                                                                                        ; I2S_rcv:J_MIC|xData[5]                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[29]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[29]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; I2S_rcv:J_IQ|temp_data[7]                                                                                         ; I2S_rcv:J_IQ|temp_data[8]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; I2S_rcv:J_IQ|temp_data[8]                                                                                         ; I2S_rcv:J_IQ|temp_data[9]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[34]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; I2S_rcv:J_IQ|temp_data[16]                                                                                        ; I2S_rcv:J_IQ|temp_data[17]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; I2S_rcv:J_IQ|temp_data[20]                                                                                        ; I2S_rcv:J_IQ|temp_data[21]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; I2S_rcv:J_IQ|temp_data[22]                                                                                        ; I2S_rcv:J_IQ|temp_data[23]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; I2S_rcv:J_MIC|temp_data[2]                                                                                        ; I2S_rcv:J_MIC|temp_data[3]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:p_ser|rdata[11]                                                                                         ; NWire_rcv:p_ser|idata[11]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; I2S_rcv:J_MIC|temp_data[5]                                                                                        ; I2S_rcv:J_MIC|temp_data[6]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; I2S_rcv:J_IQ|temp_data[17]                                                                                        ; I2S_rcv:J_IQ|temp_data[18]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_rcv:p_ser|rdata[3]                                                                                          ; NWire_rcv:p_ser|idata[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:m_ser|rdata[4]                                                                                          ; NWire_rcv:m_ser|idata[4]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_rcv:m_ser|rdata[5]                                                                                          ; NWire_rcv:m_ser|idata[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; I2S_rcv:J_IQ|temp_data[21]                                                                                        ; I2S_rcv:J_IQ|temp_data[22]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:m_ser|rdata[3]                                                                                          ; NWire_rcv:m_ser|idata[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; I2S_rcv:J_MIC|lr0                                                                                                 ; I2S_rcv:J_MIC|lr1                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; I2S_rcv:J_IQ|temp_data[18]                                                                                        ; I2S_rcv:J_IQ|temp_data[19]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:p_ser|rdata[4]                                                                                          ; NWire_rcv:p_ser|idata[4]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; I2S_rcv:J_MIC|temp_data[4]                                                                                        ; I2S_rcv:J_MIC|temp_data[5]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[9]                                                                                          ; NWire_rcv:p_ser|idata[9]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; NWire_rcv:m_ser|rdata[1]                                                                                          ; NWire_rcv:m_ser|idata[1]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; debounce:de_dash|count[18]                                                                                        ; debounce:de_dash|clean_pb                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                    ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; NWire_rcv:p_ser|resync                                                                                            ; NWire_rcv:p_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; I2S_rcv:J_MIC|temp_data[0]                                                                                        ; I2S_rcv:J_MIC|temp_data[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; NWire_rcv:p_ser|rdata[16]                                                                                         ; NWire_rcv:p_ser|idata[16]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.760 ns                                ; debounce:de_dash|pb_history[2]                                                                                    ; debounce:de_dash|pb_history[3]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.761 ns                                ; I2S_rcv:J_IQ|temp_data[6]                                                                                         ; I2S_rcv:J_IQ|temp_data[7]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; I2S_rcv:J_IQ|temp_data[19]                                                                                        ; I2S_rcv:J_IQ|temp_data[20]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.763 ns                                ; NWire_rcv:p_ser|rdata[7]                                                                                          ; NWire_rcv:p_ser|idata[7]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb|safe_q[4] ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.764 ns                                ; debounce:de_PTT|pb_history[2]                                                                                     ; debounce:de_PTT|pb_history[3]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; debounce:de_dot|pb_history[2]                                                                                     ; debounce:de_dot|pb_history[3]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; NWire_rcv:p_ser|rdata[5]                                                                                          ; NWire_rcv:p_ser|idata[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; NWire_rcv:p_ser|rdata[2]                                                                                          ; NWire_rcv:p_ser|idata[2]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; I2S_rcv:J_IQ|temp_data[4]                                                                                         ; I2S_rcv:J_IQ|temp_data[5]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; Tx_fifo_ctrl:TXFC|AD_state~19                                                                                     ; Tx_fifo_ctrl:TXFC|tx_flag                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.765 ns                                ; I2S_rcv:J_IQ|temp_data[2]                                                                                         ; I2S_rcv:J_IQ|xData[26]                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.766 ns                                ; I2S_rcv:J_IQ|temp_data[2]                                                                                         ; I2S_rcv:J_IQ|temp_data[3]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.766 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.775 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                   ; led_blinker:BLINK_D1|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.777 ns                 ;
; 0.775 ns                                ; cdc_sync:cdc_c22|q1[0]                                                                                            ; cdc_sync:cdc_c22|sigb[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.777 ns                 ;
; 0.776 ns                                ; led_blinker:BLINK_D4|led_cnt[4]                                                                                   ; led_blinker:BLINK_D4|led_cnt[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.780 ns                                ; I2S_rcv:J_MIC|xlrclk                                                                                              ; I2S_rcv:J_MIC|shift_cnt[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.782 ns                 ;
; 0.783 ns                                ; I2S_rcv:J_MIC|xlrclk                                                                                              ; I2S_rcv:J_MIC|shift_cnt[4]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.785 ns                 ;
; 0.790 ns                                ; I2S_rcv:J_MIC|xlrclk                                                                                              ; I2S_rcv:J_MIC|shift_cnt[3]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.790 ns                                ; I2S_rcv:J_MIC|xlrclk                                                                                              ; I2S_rcv:J_MIC|shift_cnt[2]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.791 ns                                ; I2S_rcv:J_MIC|xlrclk                                                                                              ; I2S_rcv:J_MIC|shift_cnt[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.793 ns                 ;
; 0.792 ns                                ; I2S_rcv:J_MIC|b_clk                                                                                               ; I2S_rcv:J_MIC|b_clk_cnt[4]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; 0.795 ns                                ; I2S_rcv:J_IQ|bc1                                                                                                  ; I2S_rcv:J_IQ|b_clk_cnt[9]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.796 ns                                ; led_blinker:BLINK_D1|LED_state~5                                                                                  ; led_blinker:BLINK_D1|bit_sel[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.798 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                               ;                                                                                                      ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'C5'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; I2S_xmit:J_IQPWM|bit_count[1]                       ; I2S_xmit:J_IQPWM|bit_count[1]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_IQPWM|bit_count[0]                       ; I2S_xmit:J_IQPWM|bit_count[0]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_LRAudio|bit_count[0]                     ; I2S_xmit:J_LRAudio|bit_count[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_LRAudio|bit_count[1]                     ; I2S_xmit:J_LRAudio|bit_count[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|BCLK                           ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:lrgen|LRCLK                           ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|LRCLK                          ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.102 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[1]                    ; clk_lrclk_gen:clrgen|Bfall        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.104 ns                 ;
; 1.160 ns                                ; I2S_xmit:J_IQPWM|obit                               ; I2S_xmit:J_IQPWM|outbit           ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; I2S_xmit:J_IQPWM|data[3]                            ; I2S_xmit:J_IQPWM|data[4]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.186 ns                                ; I2S_xmit:J_IQPWM|TLV_state~11                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.191 ns                                ; I2S_xmit:J_IQPWM|last_data[16]                      ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.210 ns                                ; I2S_xmit:J_LRAudio|last_data[18]                    ; I2S_xmit:J_LRAudio|data[2]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.211 ns                 ;
; 1.212 ns                                ; I2S_xmit:J_LRAudio|obit                             ; I2S_xmit:J_LRAudio|outbit         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; I2S_xmit:J_IQPWM|last_data[17]                      ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.218 ns                 ;
; 1.215 ns                                ; I2S_xmit:J_IQPWM|last_data[28]                      ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; I2S_xmit:J_LRAudio|last_data[23]                    ; I2S_xmit:J_LRAudio|data[7]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.216 ns                 ;
; 1.216 ns                                ; C12_RESET.c0                                        ; C12_rst                           ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; I2S_xmit:J_LRAudio|last_data[27]                    ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; I2S_xmit:J_IQPWM|last_data[24]                      ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.224 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[3]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[3]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; I2S_xmit:J_IQPWM|last_data[30]                      ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; I2S_xmit:J_IQPWM|bit_count[0]                       ; I2S_xmit:J_IQPWM|bit_count[1]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.233 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.236 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[0] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.238 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.240 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|Brise         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|Bfall         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.310 ns                                ; C12_rst                                             ; cdc_mcp:dfs|cdc_sync:rdy|q1[0]    ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.312 ns                 ;
; 1.373 ns                                ; clk_lrclk_gen:clrgen|Brise                          ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.375 ns                 ;
; 1.374 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|Brise        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.376 ns                 ;
; 1.374 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|Bfall        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.376 ns                 ;
; 1.375 ns                                ; I2S_xmit:J_IQPWM|data[9]                            ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.377 ns                 ;
; 1.376 ns                                ; I2S_xmit:J_IQPWM|data[13]                           ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.378 ns                 ;
; 1.378 ns                                ; I2S_xmit:J_LRAudio|data[8]                          ; I2S_xmit:J_LRAudio|data[9]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.380 ns                 ;
; 1.381 ns                                ; cdc_sync:cdc_jack|q1[0]                             ; cdc_sync:cdc_jack|sigb[0]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.383 ns                 ;
; 1.383 ns                                ; I2S_xmit:J_LRAudio|data[10]                         ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.385 ns                 ;
; 1.383 ns                                ; cdc_mcp:lra|cdc_sync:rdy|q1[0]                      ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.385 ns                 ;
; 1.384 ns                                ; I2S_xmit:J_LRAudio|data[7]                          ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.386 ns                 ;
; 1.394 ns                                ; I2S_xmit:J_IQPWM|data[7]                            ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.396 ns                 ;
; 1.399 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[1]                    ; clk_lrclk_gen:clrgen|Brise        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.401 ns                 ;
; 1.406 ns                                ; I2S_xmit:J_LRAudio|data[3]                          ; I2S_xmit:J_LRAudio|data[4]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.408 ns                 ;
; 1.414 ns                                ; I2S_xmit:J_LRAudio|data[2]                          ; I2S_xmit:J_LRAudio|data[3]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.416 ns                 ;
; 1.415 ns                                ; I2S_xmit:J_LRAudio|data[4]                          ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.417 ns                 ;
; 1.416 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.418 ns                 ;
; 1.421 ns                                ; I2S_xmit:J_IQPWM|last_data[15]                      ; I2S_xmit:J_IQPWM|data[15]         ; C5         ; C5       ; 0.000 ns                   ; 0.023 ns                   ; 1.444 ns                 ;
; 1.422 ns                                ; I2S_xmit:J_LRAudio|data[15]                         ; I2S_xmit:J_LRAudio|obit           ; C5         ; C5       ; 0.000 ns                   ; 0.022 ns                   ; 1.444 ns                 ;
; 1.423 ns                                ; C12_rst                                             ; cdc_mcp:dfs|b_data[0]             ; C5         ; C5       ; 0.000 ns                   ; -0.004 ns                  ; 1.419 ns                 ;
; 1.423 ns                                ; C12_rst                                             ; cdc_mcp:dfs|b_data[1]             ; C5         ; C5       ; 0.000 ns                   ; -0.004 ns                  ; 1.419 ns                 ;
; 1.424 ns                                ; I2S_xmit:J_IQPWM|data[15]                           ; I2S_xmit:J_IQPWM|obit             ; C5         ; C5       ; 0.000 ns                   ; -0.005 ns                  ; 1.419 ns                 ;
; 1.425 ns                                ; cdc_mcp:dfs|b_data_ack                              ; C12_cgen_rst                      ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.427 ns                 ;
; 1.435 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[7]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.437 ns                 ;
; 1.438 ns                                ; I2S_xmit:J_IQPWM|data[14]                           ; I2S_xmit:J_IQPWM|data[15]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.438 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[4]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.442 ns                                ; I2S_xmit:J_IQPWM|TLV_state~10                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.444 ns                 ;
; 1.444 ns                                ; I2S_xmit:J_LRAudio|data[9]                          ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.446 ns                 ;
; 1.445 ns                                ; I2S_xmit:J_IQPWM|data[1]                            ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.447 ns                 ;
; 1.445 ns                                ; I2S_xmit:J_LRAudio|data[1]                          ; I2S_xmit:J_LRAudio|data[2]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.447 ns                 ;
; 1.447 ns                                ; I2S_xmit:J_IQPWM|data[11]                           ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.449 ns                 ;
; 1.447 ns                                ; I2S_xmit:J_LRAudio|last_data[0]                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.451 ns                 ;
; 1.447 ns                                ; I2S_xmit:J_LRAudio|data[14]                         ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.449 ns                 ;
; 1.447 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[15]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.449 ns                 ;
; 1.457 ns                                ; I2S_xmit:J_LRAudio|last_data[9]                     ; I2S_xmit:J_LRAudio|data[9]        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.461 ns                 ;
; 1.458 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[4]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.462 ns                 ;
; 1.459 ns                                ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]                    ; cdc_mcp:iqp|pulsegen:pls|p1       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.461 ns                 ;
; 1.460 ns                                ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]                    ; cdc_mcp:dfs|b_data_ack            ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.461 ns                                ; cdc_mcp:dfs|cdc_sync:rdy|q1[0]                      ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.463 ns                 ;
; 1.465 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[9]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.467 ns                 ;
; 1.466 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.468 ns                 ;
; 1.466 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[0] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.468 ns                 ;
; 1.468 ns                                ; I2S_xmit:J_LRAudio|data[13]                         ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.470 ns                 ;
; 1.469 ns                                ; I2S_xmit:J_LRAudio|last_data[13]                    ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.473 ns                 ;
; 1.471 ns                                ; I2S_xmit:J_LRAudio|data[12]                         ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.473 ns                 ;
; 1.472 ns                                ; I2S_xmit:J_IQPWM|data[5]                            ; I2S_xmit:J_IQPWM|data[6]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; C12_rst                                             ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.473 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[2]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[2]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.475 ns                                ; I2S_xmit:J_IQPWM|data[8]                            ; I2S_xmit:J_IQPWM|data[9]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.477 ns                 ;
; 1.475 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.477 ns                 ;
; 1.476 ns                                ; I2S_xmit:J_IQPWM|data[4]                            ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.478 ns                 ;
; 1.479 ns                                ; I2S_xmit:J_IQPWM|data[6]                            ; I2S_xmit:J_IQPWM|data[7]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.481 ns                 ;
; 1.481 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.483 ns                 ;
; 1.482 ns                                ; I2S_xmit:J_IQPWM|data[0]                            ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; -0.017 ns                  ; 1.465 ns                 ;
; 1.482 ns                                ; I2S_xmit:J_IQPWM|last_data[8]                       ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.482 ns                                ; I2S_xmit:J_LRAudio|bit_count[0]                     ; I2S_xmit:J_LRAudio|bit_count[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.484 ns                                ; I2S_xmit:J_IQPWM|last_data[12]                      ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.486 ns                 ;
; 1.486 ns                                ; I2S_xmit:J_LRAudio|last_data[3]                     ; I2S_xmit:J_LRAudio|data[3]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.487 ns                 ;
; 1.487 ns                                ; I2S_xmit:J_LRAudio|last_data[12]                    ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; -0.014 ns                  ; 1.473 ns                 ;
; 1.492 ns                                ; I2S_xmit:J_LRAudio|last_data[10]                    ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; -0.014 ns                  ; 1.478 ns                 ;
; 1.501 ns                                ; C12_rst                                             ; cdc_mcp:iqp|pulsegen:pls|p1       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.503 ns                 ;
; 1.503 ns                                ; I2S_xmit:J_IQPWM|data[12]                           ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; 0.020 ns                   ; 1.523 ns                 ;
; 1.508 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.510 ns                                ; C12_rst                                             ; cdc_mcp:lra|cdc_sync:rdy|q1[0]    ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.510 ns                                ; C12_rst                                             ; cdc_mcp:dfs|b_data_ack            ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.512 ns                                ; C12_rst                                             ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.513 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[4]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; 1.515 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.516 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.518 ns                 ;
; 1.516 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.518 ns                 ;
; 1.517 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.517 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.520 ns                 ;
; 1.519 ns                                ; I2S_xmit:J_LRAudio|TLV_state~10                     ; I2S_xmit:J_LRAudio|bit_count[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.520 ns                 ;
; 1.521 ns                                ; I2S_xmit:J_IQPWM|TLV_state~10                       ; I2S_xmit:J_IQPWM|bit_count[0]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.523 ns                 ;
; 1.522 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[14]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.523 ns                                ; I2S_xmit:J_LRAudio|data[11]                         ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.524 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.524 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.525 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[11]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.525 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[13]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.525 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.526 ns                                ; C12_rst                                             ; C12_cgen_rst                      ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.527 ns                                ; I2S_xmit:J_IQPWM|data[2]                            ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.528 ns                                ; I2S_xmit:J_LRAudio|data[5]                          ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.540 ns                                ; I2S_xmit:J_LRAudio|data[0]                          ; I2S_xmit:J_LRAudio|data[1]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.542 ns                 ;
; 1.547 ns                                ; I2S_xmit:J_IQPWM|last_data[27]                      ; I2S_xmit:J_IQPWM|data[11]         ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.552 ns                 ;
; 1.556 ns                                ; I2S_xmit:J_LRAudio|last_data[17]                    ; I2S_xmit:J_LRAudio|data[1]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.565 ns                                ; I2S_xmit:J_LRAudio|last_data[20]                    ; I2S_xmit:J_LRAudio|data[4]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.566 ns                 ;
; 1.600 ns                                ; I2S_xmit:J_LRAudio|last_data[29]                    ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.597 ns                 ;
; 1.600 ns                                ; I2S_xmit:J_LRAudio|last_data[31]                    ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; -0.014 ns                  ; 1.586 ns                 ;
; 1.613 ns                                ; I2S_xmit:J_LRAudio|last_data[22]                    ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.617 ns                 ;
; 1.617 ns                                ; I2S_xmit:J_LRAudio|last_data[30]                    ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.621 ns                 ;
; 1.618 ns                                ; I2S_xmit:J_IQPWM|last_data[20]                      ; I2S_xmit:J_IQPWM|data[4]          ; C5         ; C5       ; 0.000 ns                   ; 0.007 ns                   ; 1.625 ns                 ;
; 1.619 ns                                ; I2S_xmit:J_IQPWM|last_data[22]                      ; I2S_xmit:J_IQPWM|data[6]          ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.623 ns                 ;
; 1.620 ns                                ; I2S_xmit:J_LRAudio|last_data[19]                    ; I2S_xmit:J_LRAudio|data[3]        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.624 ns                 ;
; 1.621 ns                                ; I2S_xmit:J_LRAudio|last_data[26]                    ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.618 ns                 ;
; 1.627 ns                                ; I2S_xmit:J_LRAudio|last_data[25]                    ; I2S_xmit:J_LRAudio|data[9]        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.631 ns                 ;
; 1.629 ns                                ; I2S_xmit:J_LRAudio|last_data[16]                    ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.633 ns                 ;
; 1.642 ns                                ; I2S_xmit:J_IQPWM|last_data[25]                      ; I2S_xmit:J_IQPWM|data[9]          ; C5         ; C5       ; 0.000 ns                   ; -0.017 ns                  ; 1.625 ns                 ;
; 1.644 ns                                ; I2S_xmit:J_IQPWM|last_data[31]                      ; I2S_xmit:J_IQPWM|data[15]         ; C5         ; C5       ; 0.000 ns                   ; -0.006 ns                  ; 1.638 ns                 ;
; 1.654 ns                                ; I2S_xmit:J_LRAudio|last_data[28]                    ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; -0.014 ns                  ; 1.640 ns                 ;
; 1.657 ns                                ; I2S_xmit:J_IQPWM|last_data[29]                      ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; -0.006 ns                  ; 1.651 ns                 ;
; 1.672 ns                                ; I2S_xmit:J_IQPWM|last_data[21]                      ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; -0.024 ns                  ; 1.648 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[3]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.771 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|Bfall         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.774 ns                 ;
; 1.780 ns                                ; I2S_xmit:J_IQPWM|last_data[13]                      ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; 0.025 ns                   ; 1.805 ns                 ;
; 1.788 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.791 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.792 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.792 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.792 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.795 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.797 ns                 ;
; 1.800 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.801 ns                                ; I2S_xmit:J_LRAudio|last_data[6]                     ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.805 ns                 ;
; 1.804 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[1]                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.806 ns                 ;
; 1.824 ns                                ; I2S_xmit:J_LRAudio|last_data[8]                     ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.825 ns                 ;
; 1.830 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.833 ns                 ;
; 1.832 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.834 ns                 ;
; 1.846 ns                                ; I2S_xmit:J_LRAudio|TLV_state~10                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.849 ns                 ;
; 1.851 ns                                ; I2S_xmit:J_LRAudio|last_data[14]                    ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.848 ns                 ;
; 1.872 ns                                ; I2S_xmit:J_IQPWM|last_data[9]                       ; I2S_xmit:J_IQPWM|data[9]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.874 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.878 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.880 ns                 ;
; 1.879 ns                                ; I2S_xmit:J_LRAudio|last_data[4]                     ; I2S_xmit:J_LRAudio|data[4]        ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.876 ns                 ;
; 1.880 ns                                ; I2S_xmit:J_IQPWM|last_data[10]                      ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.007 ns                   ; 1.887 ns                 ;
; 1.886 ns                                ; I2S_xmit:J_IQPWM|last_data[2]                       ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.890 ns                 ;
; 1.890 ns                                ; I2S_xmit:J_LRAudio|last_data[5]                     ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.893 ns                 ;
; 1.896 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.900 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.903 ns                 ;
; 1.904 ns                                ; I2S_xmit:J_LRAudio|last_data[15]                    ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.908 ns                 ;
; 1.916 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.920 ns                 ;
; 1.919 ns                                ; I2S_xmit:J_LRAudio|last_data[11]                    ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.916 ns                 ;
; 1.944 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[9]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.946 ns                 ;
; 1.944 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.946 ns                 ;
; 1.944 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.947 ns                 ;
; 1.945 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[2]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.947 ns                 ;
; 1.952 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[2]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[3]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.954 ns                 ;
; 1.953 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.955 ns                 ;
; 1.958 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.961 ns                 ;
; 1.961 ns                                ; I2S_xmit:J_LRAudio|last_data[7]                     ; I2S_xmit:J_LRAudio|data[7]        ; C5         ; C5       ; 0.000 ns                   ; -0.014 ns                  ; 1.947 ns                 ;
; 1.962 ns                                ; I2S_xmit:J_LRAudio|last_data[24]                    ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.965 ns                 ;
; 1.963 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.963 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.963 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.967 ns                                ; I2S_xmit:J_IQPWM|last_data[19]                      ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.004 ns                   ; 1.971 ns                 ;
; 1.968 ns                                ; I2S_xmit:J_IQPWM|last_data[7]                       ; I2S_xmit:J_IQPWM|data[7]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.970 ns                 ;
; 1.971 ns                                ; I2S_xmit:J_IQPWM|last_data[0]                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.027 ns                   ; 1.998 ns                 ;
; 1.975 ns                                ; I2S_xmit:J_IQPWM|last_data[26]                      ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.008 ns                   ; 1.983 ns                 ;
; 1.982 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.984 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.781 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 1.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.047 ns                 ;
; 1.140 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.143 ns                 ;
; 1.140 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.143 ns                 ;
; 1.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.213 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.214 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.227 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.230 ns                 ;
; 1.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.233 ns                 ;
; 1.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.419 ns                 ;
; 1.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.488 ns                 ;
; 1.489 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.491 ns                 ;
; 1.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.492 ns                 ;
; 1.494 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.497 ns                 ;
; 1.560 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.563 ns                 ;
; 1.561 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.563 ns                 ;
; 1.562 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.565 ns                 ;
; 1.564 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.567 ns                 ;
; 1.564 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.566 ns                 ;
; 1.592 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.595 ns                 ;
; 1.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.596 ns                 ;
; 1.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.596 ns                 ;
; 1.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.597 ns                 ;
; 1.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.601 ns                 ;
; 1.666 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.669 ns                 ;
; 1.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.765 ns                 ;
; 1.854 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.856 ns                 ;
; 1.854 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.856 ns                 ;
; 1.854 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.856 ns                 ;
; 1.854 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.856 ns                 ;
; 1.941 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.943 ns                 ;
; 2.095 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.098 ns                 ;
; 2.133 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.136 ns                 ;
; 2.133 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.136 ns                 ;
; 2.133 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.136 ns                 ;
; 2.133 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.136 ns                 ;
; 2.133 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.136 ns                 ;
; 2.263 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.265 ns                 ;
; 2.273 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.276 ns                 ;
; 2.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.282 ns                 ;
; 2.342 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.344 ns                 ;
; 2.364 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.365 ns                 ;
; 2.373 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.374 ns                 ;
; 2.377 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.378 ns                 ;
; 2.404 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.408 ns                 ;
; 2.419 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.421 ns                 ;
; 2.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.436 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.443 ns                 ;
; 2.440 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.444 ns                 ;
; 2.449 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.450 ns                 ;
; 2.460 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.464 ns                 ;
; 2.494 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.496 ns                 ;
; 2.508 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.510 ns                 ;
; 2.513 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.514 ns                 ;
; 2.537 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.538 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.543 ns                 ;
; 2.567 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.569 ns                 ;
; 2.567 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.569 ns                 ;
; 2.567 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.569 ns                 ;
; 2.567 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.569 ns                 ;
; 2.569 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.572 ns                 ;
; 2.682 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.685 ns                 ;
; 2.711 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.712 ns                 ;
; 2.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.714 ns                 ;
; 2.725 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.727 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.752 ns                 ;
; 2.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.752 ns                 ;
; 2.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.752 ns                 ;
; 2.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.752 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.778 ns                 ;
; 2.778 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.779 ns                 ;
; 2.784 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.786 ns                 ;
; 2.814 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.816 ns                 ;
; 2.826 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.829 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.835 ns                 ;
; 2.834 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.836 ns                 ;
; 2.835 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.837 ns                 ;
; 2.837 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.839 ns                 ;
; 2.850 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.852 ns                 ;
; 2.860 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.863 ns                 ;
; 2.863 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.865 ns                 ;
; 2.900 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.902 ns                 ;
; 2.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.903 ns                 ;
; 2.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.903 ns                 ;
; 2.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.903 ns                 ;
; 2.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.903 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.907 ns                 ;
; 2.908 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.910 ns                 ;
; 2.912 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.913 ns                 ;
; 2.916 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.918 ns                 ;
; 2.964 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.966 ns                 ;
; 2.965 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.967 ns                 ;
; 2.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.988 ns                 ;
; 2.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 3.001 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.008 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.010 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.019 ns                 ;
; 3.023 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.024 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.037 ns                 ;
; 3.057 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.060 ns                 ;
; 3.059 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.061 ns                 ;
; 3.066 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.068 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.070 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.075 ns                 ;
; 3.074 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.076 ns                 ;
; 3.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.090 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.105 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.121 ns                 ;
; 3.126 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.128 ns                 ;
; 3.149 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.152 ns                 ;
; 3.149 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.152 ns                 ;
; 3.149 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.152 ns                 ;
; 3.149 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.152 ns                 ;
; 3.149 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.152 ns                 ;
; 3.152 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.156 ns                 ;
; 3.153 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.157 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.161 ns                 ;
; 3.161 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.162 ns                 ;
; 3.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.177 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.178 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.206 ns                 ;
; 3.209 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.210 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                           ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; N/A   ; None         ; 9.124 ns   ; FLAGC      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 8.645 ns   ; FLAGC      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 8.532 ns   ; FLAGB      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 8.411 ns   ; FLAGC      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 8.053 ns   ; FLAGB      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 7.914 ns   ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A   ; None         ; 7.914 ns   ; FLAGC      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A   ; None         ; 7.912 ns   ; FLAGB      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 7.617 ns   ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A   ; None         ; 7.534 ns   ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A   ; None         ; 7.415 ns   ; FLAGB      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A   ; None         ; 7.221 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 6.948 ns   ; FLAGC      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A   ; None         ; 6.782 ns   ; FLAGA      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 6.775 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 6.773 ns   ; FLAGA      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 6.751 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 6.620 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 6.533 ns   ; FLAGA      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 6.469 ns   ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 6.449 ns   ; FLAGB      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A   ; None         ; 6.377 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 5.987 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 5.957 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 5.914 ns   ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A   ; None         ; 5.900 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 5.899 ns   ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A   ; None         ; 5.893 ns   ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A   ; None         ; 5.892 ns   ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A   ; None         ; 5.830 ns   ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A   ; None         ; 5.816 ns   ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A   ; None         ; 5.801 ns   ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A   ; None         ; 5.693 ns   ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A   ; None         ; 5.604 ns   ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 5.583 ns   ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A   ; None         ; 5.546 ns   ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A   ; None         ; 5.522 ns   ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A   ; None         ; 5.513 ns   ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A   ; None         ; 5.464 ns   ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A   ; None         ; 5.428 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 5.410 ns   ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A   ; None         ; 5.392 ns   ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A   ; None         ; 5.338 ns   ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A   ; None         ; 5.306 ns   ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A   ; None         ; 5.294 ns   ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A   ; None         ; 5.231 ns   ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A   ; None         ; 5.159 ns   ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 5.103 ns   ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 5.067 ns   ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A   ; None         ; 4.926 ns   ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 4.654 ns   ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 4.593 ns   ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 4.563 ns   ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 4.542 ns   ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 4.526 ns   ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 4.277 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
; N/A   ; None         ; 4.221 ns   ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 4.209 ns   ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 4.200 ns   ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 4.055 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A   ; None         ; 3.779 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A   ; None         ; 3.775 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A   ; None         ; 3.768 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A   ; None         ; 3.750 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A   ; None         ; 3.475 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A   ; None         ; 3.471 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A   ; None         ; 3.470 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A   ; None         ; 3.468 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A   ; None         ; 3.460 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A   ; None         ; 1.694 ns   ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                             ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                            ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 15.330 ns  ; led_blinker:BLINK_D1|led_timer[2]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.950 ns  ; led_blinker:BLINK_D1|led_timer[1]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.905 ns  ; led_blinker:BLINK_D4|led_timer[3]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.870 ns  ; led_blinker:BLINK_D4|led_timer[14]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.838 ns  ; led_blinker:BLINK_D1|led_timer[9]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.809 ns  ; led_blinker:BLINK_D1|led_timer[19]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.794 ns  ; led_blinker:BLINK_D1|led_timer[3]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.788 ns  ; led_blinker:BLINK_D4|led_timer[18]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.776 ns  ; led_blinker:BLINK_D4|led_timer[12]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.754 ns  ; led_blinker:BLINK_D4|led_timer[20]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.707 ns  ; led_blinker:BLINK_D4|led_timer[11]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.688 ns  ; led_blinker:BLINK_D4|led_timer[15]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.671 ns  ; led_blinker:BLINK_D1|led_timer[10]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.651 ns  ; led_blinker:BLINK_D4|led_timer[2]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.641 ns  ; led_blinker:BLINK_D1|led_timer[0]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.551 ns  ; led_blinker:BLINK_D1|led_timer[5]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.503 ns  ; led_blinker:BLINK_D1|led_timer[4]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.461 ns  ; led_blinker:BLINK_D4|led_timer[1]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.449 ns  ; led_blinker:BLINK_D1|led_timer[22]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.426 ns  ; led_blinker:BLINK_D4|led_timer[21]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.418 ns  ; led_blinker:BLINK_D4|led_timer[9]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.365 ns  ; led_blinker:BLINK_D1|led_timer[7]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.362 ns  ; led_blinker:BLINK_D4|led_timer[7]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.320 ns  ; led_blinker:BLINK_D4|led_timer[4]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.320 ns  ; led_blinker:BLINK_D1|led_timer[12]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.286 ns  ; led_blinker:BLINK_D4|led_timer[0]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.275 ns  ; led_blinker:BLINK_D1|led_timer[18]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.265 ns  ; led_blinker:BLINK_D4|led_timer[16]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.247 ns  ; led_blinker:BLINK_D1|led_timer[11]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.237 ns  ; led_blinker:BLINK_D4|led_timer[10]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.236 ns  ; led_blinker:BLINK_D4|led_timer[17]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.178 ns  ; led_blinker:BLINK_D4|led_timer[5]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.172 ns  ; led_blinker:BLINK_D1|led_timer[6]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.115 ns  ; led_blinker:BLINK_D4|led_timer[13]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.054 ns  ; led_blinker:BLINK_D1|led_timer[20]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.013 ns  ; led_blinker:BLINK_D1|led_timer[8]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.984 ns  ; led_blinker:BLINK_D4|led_timer[6]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.947 ns  ; led_blinker:BLINK_D1|led_timer[23]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.862 ns  ; led_blinker:BLINK_D1|led_timer[21]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.664 ns  ; led_blinker:BLINK_D1|led_timer[13]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.658 ns  ; led_blinker:BLINK_D1|led_timer[16]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.552 ns  ; led_blinker:BLINK_D1|led_timer[15]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.529 ns  ; led_blinker:BLINK_D1|led_timer[17]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.495 ns  ; led_blinker:BLINK_D4|led_timer[19]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.424 ns  ; led_blinker:BLINK_D1|LED_state~6                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.365 ns  ; led_blinker:BLINK_D1|led_timer[14]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.330 ns  ; led_blinker:BLINK_D1|led_timer[25]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.246 ns  ; led_blinker:BLINK_D4|led_timer[8]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.071 ns  ; led_blinker:BLINK_D1|led_timer[24]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.041 ns  ; led_blinker:BLINK_D4|led_timer[23]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.950 ns  ; led_blinker:BLINK_D1|LED_state~5                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 12.854 ns  ; I2S_xmit:J_LRAudio|outbit                                                                                                                       ; C4           ; C5         ;
; N/A   ; None         ; 12.824 ns  ; I2S_xmit:J_IQPWM|outbit                                                                                                                         ; C12          ; C5         ;
; N/A   ; None         ; 12.785 ns  ; led_blinker:BLINK_D4|led_timer[22]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.736 ns  ; IF_conf[1]                                                                                                                                      ; C48_clk      ; IF_clk     ;
; N/A   ; None         ; 12.605 ns  ; led_blinker:BLINK_D4|led_cnt[3]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.493 ns  ; clk_lrclk_gen:lrgen|LRCLK                                                                                                                       ; C7           ; C5         ;
; N/A   ; None         ; 12.266 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[15] ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 12.261 ns  ; led_blinker:BLINK_D4|led_cnt[4]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.243 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[3]  ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 12.226 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                              ; SPI_SO       ; SPI_SCK    ;
; N/A   ; None         ; 12.197 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[12] ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 12.177 ns  ; led_blinker:BLINK_D4|led_timer[25]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.986 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[11] ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 11.984 ns  ; led_blinker:BLINK_D4|LED_state~6                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.800 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[7]  ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 11.714 ns  ; led_blinker:BLINK_D1|led_cnt[3]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 11.675 ns  ; led_blinker:BLINK_D4|led_timer[24]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.640 ns  ; led_blinker:BLINK_D4|LED_state~5                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.589 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[11] ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 11.577 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[13] ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 11.474 ns  ; led_blinker:BLINK_D4|led_cnt[2]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.459 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[5]  ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 11.381 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[0]  ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 11.356 ns  ; led_blinker:BLINK_D1|led_cnt[2]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 11.344 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[4]  ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 11.263 ns  ; NWire_xmit:CCxmit|NW_state~11                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 11.241 ns  ; led_blinker:BLINK_D1|led_cnt[4]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 11.197 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                         ; SPI_SO       ; SPI_SCK    ;
; N/A   ; None         ; 11.185 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[10] ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 11.132 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[10] ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 11.101 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[9]  ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 11.094 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[1]  ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 11.053 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[8]  ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 10.978 ns  ; NWire_xmit:CCxmit|NW_state~12                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 10.883 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                         ; CC           ; IF_clk     ;
; N/A   ; None         ; 10.870 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[14] ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 10.845 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 10.805 ns  ; NWire_xmit:CCxmit|NW_state~13                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 10.788 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 10.774 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[9]  ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.771 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[8]  ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 10.769 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 10.768 ns  ; IF_DFS0                                                                                                                                         ; C13          ; IF_clk     ;
; N/A   ; None         ; 10.765 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 10.717 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[13] ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 10.690 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[12] ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 10.651 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[2]  ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 10.643 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[6]  ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 10.630 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[4]  ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 10.612 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 10.609 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[15] ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 10.550 ns  ; IF_DFS1                                                                                                                                         ; C14          ; IF_clk     ;
; N/A   ; None         ; 10.522 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 10.500 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 10.469 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 10.464 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.427 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[0]  ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 10.424 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.342 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 10.234 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[5]  ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 10.223 ns  ; led_blinker:BLINK_D1|led_code[0]                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 10.220 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 10.195 ns  ; clk_lrclk_gen:clrgen|LRCLK                                                                                                                      ; C9           ; C5         ;
; N/A   ; None         ; 10.179 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0]                                                                                    ; GPIO_OUT[0]  ; SPI_SCK    ;
; N/A   ; None         ; 10.153 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 10.140 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 10.129 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 10.075 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[14] ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 10.059 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[2]  ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 10.056 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 10.044 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4]                                                                                    ; GPIO_OUT[4]  ; SPI_SCK    ;
; N/A   ; None         ; 10.020 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 9.988 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 9.934 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1]                                                                                    ; GPIO_OUT[1]  ; SPI_SCK    ;
; N/A   ; None         ; 9.925 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2]                                                                                    ; GPIO_OUT[2]  ; SPI_SCK    ;
; N/A   ; None         ; 9.917 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[1]  ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 9.915 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[7]  ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 9.899 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[3]  ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 9.896 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 9.896 ns   ; clk_lrclk_gen:clrgen|BCLK                                                                                                                       ; C8           ; C5         ;
; N/A   ; None         ; 9.880 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 9.875 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 9.867 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 9.830 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[6]  ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 9.715 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 9.667 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3]                                                                                    ; GPIO_OUT[3]  ; SPI_SCK    ;
; N/A   ; None         ; 9.650 ns   ; led_blinker:BLINK_D4|led_code[0]                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 9.615 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 9.610 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 9.591 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 9.588 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 9.576 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6]                                                                                    ; GPIO_OUT[6]  ; SPI_SCK    ;
; N/A   ; None         ; 9.563 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 9.536 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5]                                                                                    ; GPIO_OUT[5]  ; SPI_SCK    ;
; N/A   ; None         ; 9.360 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 9.327 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 9.303 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 9.275 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 9.191 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7]                                                                                    ; GPIO_OUT[15] ; SPI_SCK    ;
; N/A   ; None         ; 9.177 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6]                                                                                    ; GPIO_OUT[14] ; SPI_SCK    ;
; N/A   ; None         ; 9.173 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7]                                                                                    ; GPIO_OUT[7]  ; SPI_SCK    ;
; N/A   ; None         ; 9.167 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0]                                                                                    ; GPIO_OUT[8]  ; SPI_SCK    ;
; N/A   ; None         ; 8.823 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1]                                                                                    ; GPIO_OUT[9]  ; SPI_SCK    ;
; N/A   ; None         ; 8.822 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3]                                                                                    ; GPIO_OUT[11] ; SPI_SCK    ;
; N/A   ; None         ; 8.810 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2]                                                                                    ; GPIO_OUT[10] ; SPI_SCK    ;
; N/A   ; None         ; 8.806 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5]                                                                                    ; GPIO_OUT[13] ; SPI_SCK    ;
; N/A   ; None         ; 8.804 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4]                                                                                    ; GPIO_OUT[12] ; SPI_SCK    ;
; N/A   ; None         ; 8.757 ns   ; IF_count[28]                                                                                                                                    ; AK_reset     ; IF_clk     ;
; N/A   ; None         ; 8.719 ns   ; sp_rcv_ctrl:SPC|trigger                                                                                                                         ; C21          ; IF_clk     ;
; N/A   ; None         ; 8.462 ns   ; IF_Rx_ctrl_0[0]                                                                                                                                 ; DEBUG_LED2   ; IF_clk     ;
; N/A   ; None         ; 8.450 ns   ; async_usb:usb1|FIFO_ADR[1]                                                                                                                      ; FIFO_ADR[1]  ; IF_clk     ;
; N/A   ; None         ; 8.437 ns   ; async_usb:usb1|SLWR                                                                                                                             ; SLWR         ; IF_clk     ;
; N/A   ; None         ; 8.296 ns   ; NWire_xmit:M_LRAudio|NW_state~11                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.132 ns   ; async_usb:usb1|SLRD                                                                                                                             ; SLRD         ; IF_clk     ;
; N/A   ; None         ; 8.074 ns   ; NWire_xmit:M_LRAudio|NW_state~12                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.042 ns   ; async_usb:usb1|SLOE                                                                                                                             ; SLOE         ; IF_clk     ;
; N/A   ; None         ; 8.040 ns   ; async_usb:usb1|FIFO_ADR[0]                                                                                                                      ; FIFO_ADR[0]  ; IF_clk     ;
; N/A   ; None         ; 8.026 ns   ; NWire_xmit:P_IQPWM|id[0]                                                                                                                        ; C19          ; IF_clk     ;
; N/A   ; None         ; 7.971 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                      ; C24          ; IF_clk     ;
; N/A   ; None         ; 7.904 ns   ; NWire_xmit:M_LRAudio|NW_state~13                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 7.705 ns   ; NWire_xmit:P_IQPWM|NW_state~13                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 7.636 ns   ; IF_conf[1]                                                                                                                                      ; DEBUG_LED1   ; IF_clk     ;
; N/A   ; None         ; 7.605 ns   ; NWire_xmit:P_IQPWM|NW_state~11                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 7.155 ns   ; NWire_xmit:P_IQPWM|NW_state~12                                                                                                                  ; C19          ; IF_clk     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 11.339 ns       ; SDOBACK ; FX2_PE1 ;
; N/A   ; None              ; 8.043 ns        ; IF_clk  ; C48_clk ;
; N/A   ; None              ; 7.598 ns        ; C5      ; C6      ;
+-------+-------------------+-----------------+---------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                             ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                           ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; N/A           ; None        ; -1.428 ns ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
; N/A           ; None        ; -3.194 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A           ; None        ; -3.202 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A           ; None        ; -3.204 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A           ; None        ; -3.205 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A           ; None        ; -3.209 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A           ; None        ; -3.484 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A           ; None        ; -3.502 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A           ; None        ; -3.509 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A           ; None        ; -3.513 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A           ; None        ; -3.789 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A           ; None        ; -3.934 ns ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -3.943 ns ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -3.955 ns ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -4.011 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
; N/A           ; None        ; -4.260 ns ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -4.276 ns ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -4.297 ns ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -4.327 ns ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A           ; None        ; -4.388 ns ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -4.436 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -4.660 ns ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -4.801 ns ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A           ; None        ; -4.837 ns ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -4.888 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -4.893 ns ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -4.965 ns ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A           ; None        ; -5.028 ns ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A           ; None        ; -5.040 ns ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A           ; None        ; -5.072 ns ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A           ; None        ; -5.093 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -5.095 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A           ; None        ; -5.097 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -5.126 ns ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A           ; None        ; -5.144 ns ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A           ; None        ; -5.151 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -5.162 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -5.198 ns ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A           ; None        ; -5.247 ns ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A           ; None        ; -5.256 ns ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A           ; None        ; -5.280 ns ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A           ; None        ; -5.317 ns ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A           ; None        ; -5.338 ns ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -5.427 ns ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A           ; None        ; -5.441 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -5.447 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -5.535 ns ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A           ; None        ; -5.550 ns ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A           ; None        ; -5.564 ns ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A           ; None        ; -5.626 ns ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A           ; None        ; -5.627 ns ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A           ; None        ; -5.633 ns ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A           ; None        ; -5.648 ns ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A           ; None        ; -6.183 ns ; FLAGB      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A           ; None        ; -6.203 ns ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -6.267 ns ; FLAGA      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -6.507 ns ; FLAGA      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A           ; None        ; -6.516 ns ; FLAGA      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -6.682 ns ; FLAGC      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A           ; None        ; -7.149 ns ; FLAGB      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A           ; None        ; -7.268 ns ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A           ; None        ; -7.351 ns ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A           ; None        ; -7.646 ns ; FLAGB      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -7.648 ns ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A           ; None        ; -7.648 ns ; FLAGC      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A           ; None        ; -7.787 ns ; FLAGB      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -8.145 ns ; FLAGC      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -8.266 ns ; FLAGB      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A           ; None        ; -8.379 ns ; FLAGC      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -8.858 ns ; FLAGC      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Aug 02 14:25:51 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: ClockLock PLL "clkmult3:cm3|altpll:altpll_component|_clk0" input frequency requirement of 144.01 MHz overrides default required fmax of 96.01 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_lrclk_gen:clrgen|BCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 952 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:SPD|tb_width[4]" and destination register "NWire_rcv:SPD|resync"
    Info: Fmax is 166.89 MHz (period= 5.992 ns)
    Info: + Largest register to register requirement is 6.678 ns
        Info: + Setup relationship between source and destination is 6.944 ns
            Info: + Latch edge is 4.546 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.498 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.498 ns; Loc. = LCFF_X25_Y15_N29; Fanout = 3; REG Node = 'NWire_rcv:SPD|resync'
                Info: Total cell delay = 0.666 ns ( 26.66 % )
                Info: Total interconnect delay = 1.832 ns ( 73.34 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.500 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.500 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 10; REG Node = 'NWire_rcv:SPD|tb_width[4]'
                Info: Total cell delay = 0.666 ns ( 26.64 % )
                Info: Total interconnect delay = 1.834 ns ( 73.36 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.726 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 10; REG Node = 'NWire_rcv:SPD|tb_width[4]'
        Info: 2: + IC(1.523 ns) + CELL(0.615 ns) = 2.138 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'NWire_rcv:SPD|Add8~6'
        Info: 3: + IC(0.393 ns) + CELL(0.614 ns) = 3.145 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 1; COMB Node = 'NWire_rcv:SPD|Equal2~7_RESYN8_BDD9'
        Info: 4: + IC(0.662 ns) + CELL(0.589 ns) = 4.396 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 1; COMB Node = 'NWire_rcv:SPD|Equal2~7_RESYN12_BDD13'
        Info: 5: + IC(0.608 ns) + CELL(0.614 ns) = 5.618 ns; Loc. = LCCOMB_X25_Y15_N28; Fanout = 1; COMB Node = 'NWire_rcv:SPD|Equal2~7'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.726 ns; Loc. = LCFF_X25_Y15_N29; Fanout = 3; REG Node = 'NWire_rcv:SPD|resync'
        Info: Total cell delay = 2.540 ns ( 44.36 % )
        Info: Total interconnect delay = 3.186 ns ( 55.64 % )
Info: Slack time is 517 ps for clock "IF_clk" between source register "NWire_rcv:SPD|idata[7]" and destination register "NWire_rcv:SPD|DIFF_CLK.xd0[7]"
    Info: + Largest register to register requirement is 2.467 ns
        Info: + Setup relationship between source and destination is 2.398 ns
            Info: + Latch edge is 6.944 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 4.546 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.333 ns
            Info: + Shortest clock path from clock "IF_clk" to destination register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X18_Y14_N3; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd0[7]'
                Info: Total cell delay = 1.796 ns ( 63.51 % )
                Info: Total interconnect delay = 1.032 ns ( 36.49 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.495 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.495 ns; Loc. = LCFF_X22_Y15_N19; Fanout = 1; REG Node = 'NWire_rcv:SPD|idata[7]'
                Info: Total cell delay = 0.666 ns ( 26.69 % )
                Info: Total interconnect delay = 1.829 ns ( 73.31 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 1.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N19; Fanout = 1; REG Node = 'NWire_rcv:SPD|idata[7]'
        Info: 2: + IC(1.490 ns) + CELL(0.460 ns) = 1.950 ns; Loc. = LCFF_X18_Y14_N3; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd0[7]'
        Info: Total cell delay = 0.460 ns ( 23.59 % )
        Info: Total interconnect delay = 1.490 ns ( 76.41 % )
Info: Slack time is 72.181 ns for clock "C5" between source register "I2S_xmit:J_LRAudio|TLV_state~11" and destination register "I2S_xmit:J_LRAudio|last_data[29]"
    Info: Fmax is 108.87 MHz (period= 9.185 ns)
    Info: + Largest register to register requirement is 81.108 ns
        Info: + Setup relationship between source and destination is 81.366 ns
            Info: + Latch edge is 81.366 ns
                Info: Clock period of Destination clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.006 ns
            Info: + Shortest clock path from clock "C5" to destination register is 6.997 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.877 ns) + CELL(0.666 ns) = 6.997 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio|last_data[29]'
                Info: Total cell delay = 2.621 ns ( 37.46 % )
                Info: Total interconnect delay = 4.376 ns ( 62.54 % )
            Info: - Longest clock path from clock "C5" to source register is 6.991 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 6.991 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio|TLV_state~11'
                Info: Total cell delay = 2.621 ns ( 37.49 % )
                Info: Total interconnect delay = 4.370 ns ( 62.51 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio|TLV_state~11'
        Info: 2: + IC(0.807 ns) + CELL(0.534 ns) = 1.341 ns; Loc. = LCCOMB_X23_Y9_N22; Fanout = 34; COMB Node = 'I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1'
        Info: 3: + IC(2.332 ns) + CELL(0.624 ns) = 4.297 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio|last_data~69'
        Info: 4: + IC(4.170 ns) + CELL(0.460 ns) = 8.927 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio|last_data[29]'
        Info: Total cell delay = 1.618 ns ( 18.12 % )
        Info: Total interconnect delay = 7.309 ns ( 81.88 % )
Info: Slack time is 75.702 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]"
    Info: Fmax is 176.55 MHz (period= 5.664 ns)
    Info: + Largest register to register requirement is 81.104 ns
        Info: + Setup relationship between source and destination is 81.366 ns
            Info: + Latch edge is 81.366 ns
                Info: Clock period of Destination clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 4.331 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
                Info: Total cell delay = 1.661 ns ( 38.35 % )
                Info: Total interconnect delay = 2.670 ns ( 61.65 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.329 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
                Info: Total cell delay = 1.661 ns ( 38.37 % )
                Info: Total interconnect delay = 2.668 ns ( 61.63 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
        Info: 2: + IC(0.767 ns) + CELL(0.534 ns) = 1.301 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0'
        Info: 3: + IC(0.377 ns) + CELL(0.589 ns) = 2.267 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 3; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0'
        Info: 4: + IC(0.722 ns) + CELL(0.624 ns) = 3.613 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1'
        Info: 5: + IC(0.967 ns) + CELL(0.822 ns) = 5.402 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
        Info: Total cell delay = 2.569 ns ( 47.56 % )
        Info: Total interconnect delay = 2.833 ns ( 52.44 % )
Info: Minimum slack time is 499 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_xmit:P_IQPWM|bcnt[0]" and destination register "NWire_xmit:P_IQPWM|bcnt[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM|bcnt[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X29_Y16_N10; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM|bcnt~35'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM|bcnt[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.398 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.510 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.510 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM|bcnt[0]'
                Info: Total cell delay = 0.666 ns ( 26.53 % )
                Info: Total interconnect delay = 1.844 ns ( 73.47 % )
            Info: - Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.510 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.510 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM|bcnt[0]'
                Info: Total cell delay = 0.666 ns ( 26.53 % )
                Info: Total interconnect delay = 1.844 ns ( 73.47 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IF_clk" between source register "NWire_xmit:CCxmit|dly_cnt[0]" and destination register "NWire_xmit:CCxmit|dly_cnt[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit|dly_cnt[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X5_Y6_N20; Fanout = 1; COMB Node = 'NWire_xmit:CCxmit|dly_cnt~75'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit|dly_cnt[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IF_clk" to destination register is 2.841 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit|dly_cnt[0]'
                Info: Total cell delay = 1.796 ns ( 63.22 % )
                Info: Total interconnect delay = 1.045 ns ( 36.78 % )
            Info: - Shortest clock path from clock "IF_clk" to source register is 2.841 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit|dly_cnt[0]'
                Info: Total cell delay = 1.796 ns ( 63.22 % )
                Info: Total interconnect delay = 1.045 ns ( 36.78 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "C5" between source register "I2S_xmit:J_IQPWM|bit_count[1]" and destination register "I2S_xmit:J_IQPWM|bit_count[1]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y8_N26; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM|bit_count~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[1]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "C5" to destination register is 7.020 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.020 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[1]'
                Info: Total cell delay = 2.621 ns ( 37.34 % )
                Info: Total interconnect delay = 4.399 ns ( 62.66 % )
            Info: - Shortest clock path from clock "C5" to source register is 7.020 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.020 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[1]'
                Info: Total cell delay = 2.621 ns ( 37.34 % )
                Info: Total interconnect delay = 4.399 ns ( 62.66 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y1_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 4.330 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 38.36 % )
                Info: Total interconnect delay = 2.669 ns ( 61.64 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 4.330 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 38.36 % )
                Info: Total interconnect delay = 2.669 ns ( 61.64 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "async_usb:usb1|FX_state~27" (data pin = "FLAGC", clock pin = "IF_clk") is 9.124 ns
    Info: + Longest pin to register delay is 11.999 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FLAGC'
        Info: 2: + IC(6.628 ns) + CELL(0.615 ns) = 8.248 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'async_usb:usb1|to_pc_rdy~1'
        Info: 3: + IC(0.388 ns) + CELL(0.589 ns) = 9.225 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 1; COMB Node = 'async_usb:usb1|Selector2~0'
        Info: 4: + IC(0.358 ns) + CELL(0.544 ns) = 10.127 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 2; COMB Node = 'async_usb:usb1|FX_state~45'
        Info: 5: + IC(1.113 ns) + CELL(0.651 ns) = 11.891 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 1; COMB Node = 'async_usb:usb1|FX_state~46'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.999 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 15; REG Node = 'async_usb:usb1|FX_state~27'
        Info: Total cell delay = 3.512 ns ( 29.27 % )
        Info: Total interconnect delay = 8.487 ns ( 70.73 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IF_clk" to destination register is 2.835 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 15; REG Node = 'async_usb:usb1|FX_state~27'
        Info: Total cell delay = 1.796 ns ( 63.35 % )
        Info: Total interconnect delay = 1.039 ns ( 36.65 % )
Info: tco from clock "IF_clk" to destination pin "DEBUG_LED0" through register "led_blinker:BLINK_D1|led_timer[2]" is 15.330 ns
    Info: + Longest clock path from clock "IF_clk" to source register is 2.830 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.830 ns; Loc. = LCFF_X10_Y8_N11; Fanout = 3; REG Node = 'led_blinker:BLINK_D1|led_timer[2]'
        Info: Total cell delay = 1.796 ns ( 63.46 % )
        Info: Total interconnect delay = 1.034 ns ( 36.54 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.196 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N11; Fanout = 3; REG Node = 'led_blinker:BLINK_D1|led_timer[2]'
        Info: 2: + IC(1.112 ns) + CELL(0.534 ns) = 1.646 ns; Loc. = LCCOMB_X9_Y8_N0; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1|Equal0~1'
        Info: 3: + IC(0.676 ns) + CELL(0.370 ns) = 2.692 ns; Loc. = LCCOMB_X9_Y8_N26; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1|LessThan2~0'
        Info: 4: + IC(1.104 ns) + CELL(0.650 ns) = 4.446 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|LessThan2~4'
        Info: 5: + IC(0.680 ns) + CELL(0.370 ns) = 5.496 ns; Loc. = LCCOMB_X8_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|LessThan2~5'
        Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 6.062 ns; Loc. = LCCOMB_X8_Y7_N2; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|LessThan2~6'
        Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 6.630 ns; Loc. = LCCOMB_X8_Y7_N0; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|led_off~22'
        Info: 8: + IC(2.440 ns) + CELL(3.126 ns) = 12.196 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 5.462 ns ( 44.79 % )
        Info: Total interconnect delay = 6.734 ns ( 55.21 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.339 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.248 ns) + CELL(3.076 ns) = 11.339 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 36.08 % )
    Info: Total interconnect delay = 7.248 ns ( 63.92 % )
Info: th for register "I2S_rcv:J_IQ|bc0" (data pin = "C5", clock pin = "IF_clk") is -1.428 ns
    Info: + Longest clock path from clock "IF_clk" to destination register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 1; REG Node = 'I2S_rcv:J_IQ|bc0'
        Info: Total cell delay = 1.796 ns ( 63.06 % )
        Info: Total interconnect delay = 1.052 ns ( 36.94 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.582 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
        Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
        Info: 3: + IC(1.428 ns) + CELL(0.206 ns) = 4.474 ns; Loc. = LCCOMB_X15_Y7_N30; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ|bc0~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.582 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 1; REG Node = 'I2S_rcv:J_IQ|bc0'
        Info: Total cell delay = 1.299 ns ( 28.35 % )
        Info: Total interconnect delay = 3.283 ns ( 71.65 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Sun Aug 02 14:26:00 2009
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


