onerror {resume}
radix define HTRANS_states {
    "2'b00" "IDLE",
    "2'b01" "BUSY",
    "2'b10" "NONSEQ",
    "2'b11" "SEQ",
    -default hexadecimal
}
radix define HBURST_states {
    "3'b000" "SINGLE",
    "3'b001" "INCR",
    "3'b010" "WRAP4",
    "3'b011" "INCR4",
    "3'b100" "WRAP8",
    "3'b101" "INCR8",
    "3'b110" "WRAP16",
    "3'b111" "INCR16",
    -default hexadecimal
}
radix define HSIZE_states {
    "3'b000" "BYTE",
    "3'b001" "HALFWORD",
    "3'b010" "WORD",
    "3'b011" "DOUBLE",
    "3'b100" "4WORD",
    "3'b101" "8WORD",
    "3'b110" "16WORD",
    "3'b111" "32WORD",
    -default hexadecimal
}
radix define HPROT0_states {
    "1'b0" "OPCODE FETCH",
    "1'b1" "DATA ACCESS",
    -default hexadecimal
}
radix define HPROT1_states {
    "1'b0" "USER ACCESS",
    "1'b1" "PRIVILEGED ACCESS",
    -default hexadecimal
}
radix define HPROT2_states {
    "1'b0" "NOT BUFFERABLE",
    "1'b1" "BUFFERABLE",
    -default hexadecimal
}
radix define HPROT3_states {
    "1'b0" "NOT CACHEABLE",
    "1'b1" "CACHEABLE",
    -default hexadecimal
}
radix define HRESP_states {
    "2'b00" "OKAY",
    "2'b01" "ERROR",
    "2'b10" "RETRY",
    "2'b11" "SPLIT",
    -default hexadecimal
}
quietly WaveActivateNextPane {} 0
add wave -noupdate -label clk /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/clk
add wave -noupdate -label rstn /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rstn
add wave -noupdate -label holdn /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/holdn
add wave -noupdate -divider chkp
add wave -noupdate -label recovdone_pin /testbench/cpu/l3/cpu(0)/u0/leon3x0/recovdone_pin
add wave -noupdate -label recov_pin /testbench/cpu/l3/cpu(0)/u0/leon3x0/recov_pin
add wave -noupdate -label chkp_pin /testbench/cpu/l3/cpu(0)/u0/leon3x0/chkp_pin
add wave -noupdate -divider iu
add wave -noupdate -label r -radix hexadecimal /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/r
add wave -noupdate -label rin -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f.pc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f.branch -radix hexadecimal}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.inst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cwp -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.awp -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.aw -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.paw -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.stwin -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cwpmax -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.set -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.mexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cnt -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pv -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.annul -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.inull -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.step -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.divrdy -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pcheld -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexen -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexpos -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexbuf -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexcnt -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexpl -radix hexadecimal}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.a -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.e -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.m -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.x -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.w -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f {-height 16 -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f.pc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f.branch -radix hexadecimal}}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f.pc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.f.branch {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d {-height 16 -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.inst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cwp -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.awp -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.aw -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.paw -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.stwin -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cwpmax -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.set -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.mexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cnt -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pv -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.annul -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.inull -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.step -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.divrdy -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pcheld -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexen -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexpos -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexbuf -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexcnt -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexpl -radix hexadecimal}}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.inst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cwp {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.awp {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.aw {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.paw {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.stwin {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cwpmax {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.set {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.mexc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.cnt {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pv {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.annul {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.inull {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.step {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.divrdy {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.pcheld {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexen {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexpos {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexbuf {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexcnt {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.d.rexpl {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.a {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.e {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.m {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.x {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin.w {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/rin
add wave -noupdate -divider icache
add wave -noupdate -label ici -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.rpc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.fpc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.dpc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.rbranch -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.fbranch -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.inull -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.su -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.flush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.fline -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.nobpmiss -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.rpc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.fpc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.dpc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.rbranch {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.fbranch {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.inull {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.su {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.flush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.fline {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici.nobpmiss {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ici
add wave -noupdate -label ico -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.data -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.set -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.mexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.hold -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.flush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.diagrdy -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.diagdata -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.mds -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.cfg -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.idle -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.cstat -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.bpmiss -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.eocl -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.data {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.set {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.mexc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.hold {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.flush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.diagrdy {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.diagdata {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.mds {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.cfg {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.idle {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.cstat {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.bpmiss {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico.eocl {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/ico
add wave -noupdate -label mcii -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.address -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.burst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.req -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.su -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.flush -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.address {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.burst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.req {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.su {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii.flush {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcii
add wave -noupdate -label mcio -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.data -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.ready -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.grant -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.retry -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.mexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.cache -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.data {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.ready {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.grant {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.retry {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.mexc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio.cache {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/mcio
add wave -noupdate -label r -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.req -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.burst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.holdn -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.overrun -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.underrun -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.istate -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.waddress -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.vaddress -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.valid -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.hit -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.su -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.flush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.flush2 -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.faddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.diagrdy -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.rndcnt -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.lrr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.setrepl -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.diagset -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.lock -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflushr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflushaddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflushtyp -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.cache -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.trans_op -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.cmiss -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.bpmiss -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.eocl -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.req {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.burst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.holdn {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.overrun {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.underrun {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.istate {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.waddress {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.vaddress {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.valid {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.hit {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.su {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.flush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.flush2 {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.faddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.diagrdy {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.rndcnt {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.lrr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.setrepl {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.diagset {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.lock {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflushr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflushaddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.pflushtyp {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.cache {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.trans_op {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.cmiss {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.bpmiss {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r.eocl {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/icache0/r
add wave -noupdate -divider dcache
add wave -noupdate -label dci -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.asi -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.maddress -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.eaddress -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.edata -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.size -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.enaddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.eenaddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.nullify -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.lock -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.read -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.write -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.flush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.flushl -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.dsuen -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.msu -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.esu -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.intack -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.mmucacheclr -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.asi {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.maddress {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.eaddress {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.edata {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.size {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.enaddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.eenaddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.nullify {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.lock {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.read {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.write {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.flush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.flushl {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.dsuen {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.msu {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.esu {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.intack {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci.mmucacheclr {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dci
add wave -noupdate -label dco -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.data -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.set -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.mexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.hold -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.mds -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.werr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.icdiag -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.cache -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.idle -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.hit -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.cstat -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.wbhold -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.data {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.set {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.mexc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.hold {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.mds {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.werr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.icdiag {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.cache {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.idle {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.hit {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.cstat {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco.wbhold {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/dco
add wave -noupdate -label mcdi -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.address -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.data -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.asi -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.size -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.burst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.read -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.req -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.lock -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.cache -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.address {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.data {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.asi {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.size {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.burst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.read {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.req {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.lock {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi.cache {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdi
add wave -noupdate -label mcdo -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.data -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.ready -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.grant -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.retry -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.mexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.werr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.cache -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.ba -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.bg -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.data {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.ready {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.grant {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.retry {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.mexc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.werr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.cache {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.ba {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo.bg {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/mcdo
add wave -noupdate -label r -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.read -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.size -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.req -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.burst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.rburst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.holdn -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.nomds -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.stpend -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.xaddress -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.paddress -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.faddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.efaddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dstate -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.hit -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.valid -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flush2 -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.fflush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.mexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.bmexc -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.wb -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.asi -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.icenable -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.rndcnt -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.setrepl -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.lrr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dsuset -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.lock -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.lramrd -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.ilramen -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cctrl -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cctrlwr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flushl2 -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.tadj -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dadj -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.sadj -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.mmctrl1 -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.mmctrl1wr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflushr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflushaddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflushtyp -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.vaddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.ready -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.wbinit -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cache -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dlock -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.su -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.trans_op -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flush_op -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.diag_op -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.reqst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.set -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.noflush -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cmiss -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.read {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.size {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.req {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.burst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.rburst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.holdn {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.nomds {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.stpend {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.xaddress {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.paddress {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.faddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.efaddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dstate {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.hit {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.valid {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flush2 {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.fflush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.mexc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.bmexc {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.wb {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.asi {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.icenable {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.rndcnt {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.setrepl {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.lrr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dsuset {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.lock {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.lramrd {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.ilramen {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cctrl {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cctrlwr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flushl2 {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.tadj {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dadj {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.sadj {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.mmctrl1 {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.mmctrl1wr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflushr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflushaddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.pflushtyp {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.vaddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.ready {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.wbinit {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cache {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.dlock {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.su {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.trans_op {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.flush_op {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.diag_op {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.reqst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.set {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.noflush {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r.cmiss {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/dcache0/r
add wave -noupdate -divider acache
add wave -noupdate -label ahbi -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(0) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(2) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(3) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(4) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(5) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(6) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(7) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(8) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(9) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(10) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(11) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(12) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(13) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(14) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(15) -radix hexadecimal}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hready -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp -radix HRESP_states -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp(0) -radix hexadecimal}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hrdata -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hirq -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testen -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testrst -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.scanen -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testoen -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testin -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant {-height 16 -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(0) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(2) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(3) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(4) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(5) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(6) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(7) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(8) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(9) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(10) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(11) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(12) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(13) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(14) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(15) -radix hexadecimal}}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(0) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(1) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(2) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(3) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(4) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(5) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(6) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(7) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(8) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(9) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(10) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(11) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(12) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(13) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(14) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hgrant(15) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hready {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp {-height 16 -radix HRESP_states -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp(0) -radix hexadecimal}} -expand} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp(1) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hresp(0) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hrdata {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.hirq {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testen {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testrst {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.scanen {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testoen {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi.testin {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbi
add wave -noupdate -label ahbo -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hbusreq -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hlock -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans -radix HTRANS_states -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans(0) -radix hexadecimal}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.haddr -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hwrite -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hsize -radix HSIZE_states} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst -radix HBURST_states -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(2) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(0) -radix hexadecimal}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(3) -radix HPROT3_states} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(2) -radix HPROT2_states} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(1) -radix HPROT1_states} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(0) -radix HPROT0_states}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hwdata -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hirq -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(0) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(2) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(3) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(4) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(5) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(6) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(7) -radix hexadecimal}}} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hindex -radix hexadecimal}} -subitemconfig {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hbusreq {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hlock {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans {-height 16 -radix HTRANS_states -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans(0) -radix hexadecimal}}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans(1) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.htrans(0) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.haddr {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hwrite {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hsize {-height 16 -radix HSIZE_states} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst {-height 16 -radix HBURST_states -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(2) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(0) -radix hexadecimal}}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(2) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(1) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hburst(0) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot {-height 16 -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(3) -radix HPROT3_states} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(2) -radix HPROT2_states} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(1) -radix HPROT1_states} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(0) -radix HPROT0_states}} -expand} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(3) {-height 16 -radix HPROT3_states} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(2) {-height 16 -radix HPROT2_states} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(1) {-height 16 -radix HPROT1_states} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hprot(0) {-height 16 -radix HPROT0_states} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hwdata {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hirq {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig {-height 16 -radix hexadecimal -childformat {{/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(0) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(1) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(2) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(3) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(4) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(5) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(6) -radix hexadecimal} {/testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(7) -radix hexadecimal}}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(0) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(1) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(2) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(3) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(4) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(5) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(6) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hconfig(7) {-height 16 -radix hexadecimal} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo.hindex {-height 16 -radix hexadecimal}} /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo
add wave -noupdate -label ahbo_hwrite /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/c0mmu/a0/ahbo_hwrite
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {468540000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 190
configure wave -valuecolwidth 142
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {162659840 ps}
