Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/GavAI/GPS_rcv_final/CPLD_data_packer_v2/CPLD_data_packer/xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.69 secs
 
--> Parameter xsthdpdir set to C:/GavAI/GPS_rcv_final/CPLD_data_packer_v2/CPLD_data_packer/xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.69 secs
 
--> Reading design: data_packer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "data_packer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "data_packer"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : data_packer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : data_packer.lso
Keep Hierarchy                     : YES
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/GavAI/GPS_rcv_final/CPLD_data_packer_v2/CPLD_data_packer/data_packer.vhd" in Library work.
Entity <data_packer> compiled.
Entity <data_packer> (Architecture <synth>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <data_packer> in library <work> (architecture <synth>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <data_packer> in library <work> (Architecture <synth>).
WARNING:Xst:819 - "C:/GavAI/GPS_rcv_final/CPLD_data_packer_v2/CPLD_data_packer/data_packer.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <delay_line_reg>, <data_out_reg>
Entity <data_packer> analyzed. Unit <data_packer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <data_packer>.
    Related source file is "C:/GavAI/GPS_rcv_final/CPLD_data_packer_v2/CPLD_data_packer/data_packer.vhd".
WARNING:Xst:647 - Input <ref_clk_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <di<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FLAGA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FLAGB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FLAGC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AntFlag_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LD_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IFCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <err_out> is never assigned.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | rcv1                                           |
    | Recovery State     | rcv1                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <data_out_reg>.
    Found 14-bit register for signal <delay_line_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <data_packer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 14-bit register                                       : 1
 16-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg> on signal <state_reg[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 rcv1  | 000
 rcv2  | 001
 rcv3  | 010
 rcv4  | 011
 rcv5  | 100
 rcv6  | 101
 rcv7  | 110
 rcv8  | 111
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <data_packer> ...
  implementation constraint: INIT=r	 : delay_line_reg_13
  implementation constraint: INIT=r	 : data_out_reg_15
  implementation constraint: INIT=r	 : state_reg_FFd1
  implementation constraint: INIT=r	 : state_reg_FFd2
  implementation constraint: INIT=r	 : state_reg_FFd3
  implementation constraint: INIT=r	 : data_out_reg_0
  implementation constraint: INIT=r	 : data_out_reg_1
  implementation constraint: INIT=r	 : data_out_reg_2
  implementation constraint: INIT=r	 : data_out_reg_3
  implementation constraint: INIT=r	 : data_out_reg_4
  implementation constraint: INIT=r	 : data_out_reg_5
  implementation constraint: INIT=r	 : data_out_reg_6
  implementation constraint: INIT=r	 : data_out_reg_7
  implementation constraint: INIT=r	 : data_out_reg_8
  implementation constraint: INIT=r	 : data_out_reg_9
  implementation constraint: INIT=r	 : data_out_reg_10
  implementation constraint: INIT=r	 : data_out_reg_11
  implementation constraint: INIT=r	 : data_out_reg_12
  implementation constraint: INIT=r	 : data_out_reg_13
  implementation constraint: INIT=r	 : data_out_reg_14
  implementation constraint: INIT=r	 : delay_line_reg_0
  implementation constraint: INIT=r	 : delay_line_reg_1
  implementation constraint: INIT=r	 : delay_line_reg_2
  implementation constraint: INIT=r	 : delay_line_reg_3
  implementation constraint: INIT=r	 : delay_line_reg_4
  implementation constraint: INIT=r	 : delay_line_reg_5
  implementation constraint: INIT=r	 : delay_line_reg_6
  implementation constraint: INIT=r	 : delay_line_reg_7
  implementation constraint: INIT=r	 : delay_line_reg_8
  implementation constraint: INIT=r	 : delay_line_reg_9
  implementation constraint: INIT=r	 : delay_line_reg_10
  implementation constraint: INIT=r	 : delay_line_reg_11
  implementation constraint: INIT=r	 : delay_line_reg_12

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : data_packer.ngr
Top Level Output File Name         : data_packer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 188
#      AND2                        : 90
#      AND3                        : 2
#      GND                         : 1
#      INV                         : 50
#      OR2                         : 42
#      OR3                         : 2
#      XOR2                        : 1
# FlipFlops/Latches                : 33
#      FD                          : 17
#      FDCE                        : 16
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 22
=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.39 secs
 
--> 

Total memory usage is 104680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

