r Adc0::intFlag() 11010010011110011100110100110011
r Adc0::value() 80cf83af895c76a38092b1a5c74394416b04ad38b3b7496c263b261dc14c264594ea2f218b5c71518836e789fd94f46749cc3b268df20fe9acfdeed73af40
r ExInt0::intFlag() 01111000111100010100011010001110
r ExInt1::intFlag() 10111010101100110001111111110000
r PortB::Pin0::input() 10010100000011110111000111000011
r PortB::Pin0::mode() 12310200212331013001312030021101
r PortB::Pin0::output() 01100100101110001000101010010000
r PortB::Pin1::input() 10110111111011010111001100111011
r PortB::Pin1::mode() 21013012211002133112233102331332
r PortB::Pin1::output() 10001001100001011001111001110111
r PortB::Pin2::input() 00011010110010000110100001101000
r PortB::Pin2::mode() 33113210310231110001231222103211
r PortB::Pin2::output() 11001100100110000000110111001100
r PortB::Pin3::input() 10100100111010101001010001111100
r PortB::Pin3::mode() 12121131301003100321301323110200
r PortB::Pin3::output() 01010010100001000110100111000100
r PortB::Pin4::input() 01101011001110110110001011100111
r PortB::Pin4::mode() 02302222022002302030211031113200
r PortB::Pin4::output() 01101111011001101010100010001100
r PortB::Pin5::input() 10010011011111100111101001011110
r PortB::Pin5::mode() 20231302012102223113133313331332
r PortB::Pin5::output() 10110101001001111001011101110111
r PortB::Pin6::input() 01110010001110101001100010100101
r PortB::Pin6::mode() 01033001103120223112313012003303
r PortB::Pin6::output() 00011000001010111001101001001101
r PortB::Pin7::input() 11000011110010110111111100110001
r PortB::Pin7::mode() 33022020003012303130000231020221
r PortB::Pin7::output() 11011010001001101010000110010110
r PortB::input() abd05a6714bf6b28eae7a70ff23f99348b7b7ebe488b283513ddeaa2e7833d3
r PortB::output() a69d31e8d6359832f10f1545baf062f3898625f2663ac9d6e22a354fea262
r PortC::Pin0::input() 10010101011010111110101100001011
r PortC::Pin0::mode() 13222010132221331301320030333333
r PortC::Pin0::output() 01111000011110110100110010111111
r PortC::Pin1::input() 11011000101001001001001101010110
r PortC::Pin1::mode() 32232300303213103210303312230331
r PortC::Pin1::output() 11111100101101001100101101110110
r PortC::Pin2::input() 00001101001001010000101011011110
r PortC::Pin2::mode() 32230211121110330231301322020111
r PortC::Pin2::output() 11110100010000110110100111010000
r PortC::Pin3::input() 11101011110101000001000010101001
r PortC::Pin3::mode() 22333003332322232120021310203002
r PortC::Pin3::output() 11111001111111111010010100101001
r PortC::Pin4::input() 01110011111011000101011011011010
r PortC::Pin4::mode() 32223332213233132220203331003300
r PortC::Pin4::output() 11111111101111011110101110001100
r PortC::Pin5::input() 00100010111010111001101010111010
r PortC::Pin5::mode() 12333333132001202300112303120200
r PortC::Pin5::output() 01111111011000101100001101010100
r PortC::Pin6::input() 00001111111100011011111001110101
r PortC::Pin6::mode() 11110100022023113302003221101311
r PortC::Pin6::output() 00000000011011001101001110000100
r PortC::input() 8b9ab8134e45f8dd7a797748319e21e5e311c17ae5d0f783bcd6e8763d46b7c9
r PortC::output() 9e3f3f3fbbb6b0b81a6dfb9bd9da2d1d7af79cc09789f27e5526ba799f38389
r PortD::Pin0::input() 00100000101001010000101000010111
r PortD::Pin0::mode() 23232010020312320313103002003313
r PortD::Pin0::output() 11111000010101110101001001001101
r PortD::Pin1::input() 01000110010010011010011101011111
r PortD::Pin1::mode() 20110233111030202333013212213231
r PortD::Pin1::output() 10000111000010101111001101101110
r PortD::Pin2::input() 00001111101010110101110111101111
r PortD::Pin2::mode() 32102230013333201112021313201210
r PortD::Pin2::output() 11001110001111100001010101100100
r PortD::Pin3::input() 11101000000000110011111000101110
r PortD::Pin3::mode() 31212302302013203132320233232303
r PortD::Pin3::output() 10101101101001101011110111111101
r PortD::Pin4::input() 00000110000011111110111011110011
r PortD::Pin4::mode() 22300030210000001320103232100130
r PortD::Pin4::output() 11100010100000000110001111000010
r PortD::Pin5::input() 01010111001001100100101101000001
r PortD::Pin5::mode() 03120012001202330133212212322111
r PortD::Pin5::output() 01010001000101110011101101111000
r PortD::Pin6::input() 00001011111101001011010111100111
r PortD::Pin6::mode() 21323011302231302130221112101100
r PortD::Pin6::output() 10111000101110101010110001000000
r PortD::Pin7::input() 10111001100001001011011001010101
r PortD::Pin7::mode() 23321220202203030230223232321220
r PortD::Pin7::output() 11110110101101010110111111110110
r PortD::input() 882a89a0cc3676e4c542654016f13c1fd234dacc3ddebb6654f65c93ecf5ff7
r PortD::output() dfb5d9e14d8e962ad81cce546ad6fa14a93fa2fe8ccb3be98ffaea82b8f929
r Timer0::counter() be720a97566eb2a6cc15f7cdabd31f745d51f18e27cf97bb9219369496465f
r Timer0::intFlag() 11001100001110110100100111100010
r Timer1::Input::intEnabled() 10010011000010110001100010001001
r Timer1::Input::intFlag() 00111010100101101001010101000100
r Timer1::Input::value() d2e8f677acc53629797b9b7de0d55c60799cd62e7dbe24325ddd21059498d572875e0bd5cf5f3f45eea8ae7d59c399863701e005d279ff8ea144ae8f4abbdda
r Timer1::OutputA::intEnabled() 01011000111000101001100000101110
r Timer1::OutputA::intFlag() 10001111000101100111000010111100
r Timer1::OutputA::value() 3bd61cc52ed8d88f2ef0ac0c34c781065de0cbce71de62911aaa76248263f75beec6a9b2906ab6c1aa0685dfbb9a15de3f3734c256b24ce44d888fddd7c9da30
r Timer1::OutputB::intEnabled() 11010110101000010000110010110101
r Timer1::OutputB::intFlag() 01010101111111010111001000000101
r Timer1::OutputB::value() 5989de03bb078bf73aa620eef24a5332236e9fadbd94417b7c254e132061ff1fdc98427f52ec13ba24e7d3c389ddfa5faca1c220577e02939987d8f1b45648
r Timer1::counter() ddf7794ea49c46f8386a32849309b3e4b663db36fda582e8ee5439ea8fa8ac3d813e2f62497815ee85efbd859a950be271bc447dfe7c73dc662d5089216195a
r Timer1::intFlag() 11000110011110000000011101000111
r Timer2::OutputA::intEnabled() 11110111010001100101101100011000
r Timer2::OutputA::intFlag() 11110001000001101000011110010010
r Timer2::OutputA::value() 5af595ac966abf8bcee6a117c979a3438edc7d66f4132cbcf7d4a1add0aa3ed0
r Timer2::counter() 564c1794956446b5f1ed3bffe5b8f98eb7f4fb57bfbfcbd8e95f78df0cb
r Timer2::intFlag() 01111000100011111100010111011010
r Usart0::dataOverRun() 00011101010000001010110000111101
r Usart0::frameError() 11001000010000111111110101100111
r Usart0::parityError() 01111100001101111101100110111100
r Usart0::pop() b932c5e2c256834561f18d189bb9b559988a4c41573736757cc52bfe2357c
r Usart0::pop9() 1b932c5e210c2516834561f18d1891bb19b155991881a41c4101571373671571cc1521bf1e21357c
w Adc0::channel(Adc0::Channel::adc0) 27:ff:f0:
w Adc0::channel(Adc0::Channel::adc1) 27:00:01:27:ff:f1:
w Adc0::channel(Adc0::Channel::adc2) 27:00:02:27:ff:f2:
w Adc0::channel(Adc0::Channel::adc3) 27:00:03:27:ff:f3:
w Adc0::channel(Adc0::Channel::adc4) 27:00:04:27:ff:f4:
w Adc0::channel(Adc0::Channel::adc5) 27:00:05:27:ff:f5:
w Adc0::channel(Adc0::Channel::adc6) 27:00:06:27:ff:f6:
w Adc0::channel(Adc0::Channel::adc7) 27:00:07:27:ff:f7:
w Adc0::channel(Adc0::Channel::gnd) 27:00:0f:
w Adc0::channel(Adc0::Channel::vbg) 27:00:0e:27:ff:fe:
w Adc0::enable(false) 26:ff:7f:
w Adc0::enable(true) 26:00:80:
w Adc0::intEnable(false) 26:ff:f7:
w Adc0::intEnable(true) 26:00:08:
w Adc0::intFlag()
w Adc0::intFlagClear() 26:00:10:
w Adc0::leftAdjust(false) 27:ff:df:
w Adc0::leftAdjust(true) 27:00:20:
w Adc0::prescaler(Adc0::Prescaler::div128) 26:00:07:
w Adc0::prescaler(Adc0::Prescaler::div16) 26:00:04:26:ff:fc:
w Adc0::prescaler(Adc0::Prescaler::div2) 26:ff:f8:
w Adc0::prescaler(Adc0::Prescaler::div32) 26:00:05:26:ff:fd:
w Adc0::prescaler(Adc0::Prescaler::div4) 26:00:02:26:ff:fa:
w Adc0::prescaler(Adc0::Prescaler::div64) 26:00:06:26:ff:fe:
w Adc0::prescaler(Adc0::Prescaler::div8) 26:00:03:26:ff:fb:
w Adc0::reference(Adc0::Reference::aref) 27:ff:3f:
w Adc0::reference(Adc0::Reference::avcc) 27:00:40:27:ff:7f:
w Adc0::reference(Adc0::Reference::internal) 27:00:c0:
w Adc0::start() 26:00:40:
w Adc0::trigger(Adc0::Trigger::freeRunning) 26:00:20:
w Adc0::trigger(Adc0::Trigger::singleConversion) 26:ff:df:
w Adc0::value()
w ExInt0::intEnable(false) 5b:ff:bf:
w ExInt0::intEnable(true) 5b:00:40:
w ExInt0::intFlag()
w ExInt0::intFlagClear() 5a:00:40:
w ExInt0::trigger(ExInt0::Trigger::change) 55:00:01:55:ff:fd:
w ExInt0::trigger(ExInt0::Trigger::falling) 55:00:02:55:ff:fe:
w ExInt0::trigger(ExInt0::Trigger::low) 55:ff:fc:
w ExInt0::trigger(ExInt0::Trigger::rising) 55:00:03:
w ExInt1::intEnable(false) 5b:ff:7f:
w ExInt1::intEnable(true) 5b:00:80:
w ExInt1::intFlag()
w ExInt1::intFlagClear() 5a:00:80:
w ExInt1::trigger(ExInt1::Trigger::change) 55:00:04:55:ff:f7:
w ExInt1::trigger(ExInt1::Trigger::falling) 55:00:08:55:ff:fb:
w ExInt1::trigger(ExInt1::Trigger::low) 55:ff:f3:
w ExInt1::trigger(ExInt1::Trigger::rising) 55:00:0c:
w PortB::Pin0::input()
w PortB::Pin0::mode()
w PortB::Pin0::mode(Pin::Mode::input) 37:ff:fe:38:ff:fe:
w PortB::Pin0::mode(Pin::Mode::inputPullup) 38:00:01:37:ff:fe:
w PortB::Pin0::mode(Pin::Mode::output) 37:00:01:38:ff:fe:
w PortB::Pin0::output()
w PortB::Pin0::output(Pin::Value::high) 38:00:01:
w PortB::Pin0::output(Pin::Value::low) 38:ff:fe:
w PortB::Pin0::toggle() 36:00:01:
w PortB::Pin1::input()
w PortB::Pin1::mode()
w PortB::Pin1::mode(Pin::Mode::input) 37:ff:fd:38:ff:fd:
w PortB::Pin1::mode(Pin::Mode::inputPullup) 38:00:02:37:ff:fd:
w PortB::Pin1::mode(Pin::Mode::output) 37:00:02:38:ff:fd:
w PortB::Pin1::output()
w PortB::Pin1::output(Pin::Value::high) 38:00:02:
w PortB::Pin1::output(Pin::Value::low) 38:ff:fd:
w PortB::Pin1::toggle() 36:00:02:
w PortB::Pin2::input()
w PortB::Pin2::mode()
w PortB::Pin2::mode(Pin::Mode::input) 37:ff:fb:38:ff:fb:
w PortB::Pin2::mode(Pin::Mode::inputPullup) 38:00:04:37:ff:fb:
w PortB::Pin2::mode(Pin::Mode::output) 37:00:04:38:ff:fb:
w PortB::Pin2::output()
w PortB::Pin2::output(Pin::Value::high) 38:00:04:
w PortB::Pin2::output(Pin::Value::low) 38:ff:fb:
w PortB::Pin2::toggle() 36:00:04:
w PortB::Pin3::input()
w PortB::Pin3::mode()
w PortB::Pin3::mode(Pin::Mode::input) 37:ff:f7:38:ff:f7:
w PortB::Pin3::mode(Pin::Mode::inputPullup) 38:00:08:37:ff:f7:
w PortB::Pin3::mode(Pin::Mode::output) 37:00:08:38:ff:f7:
w PortB::Pin3::output()
w PortB::Pin3::output(Pin::Value::high) 38:00:08:
w PortB::Pin3::output(Pin::Value::low) 38:ff:f7:
w PortB::Pin3::toggle() 36:00:08:
w PortB::Pin4::input()
w PortB::Pin4::mode()
w PortB::Pin4::mode(Pin::Mode::input) 37:ff:ef:38:ff:ef:
w PortB::Pin4::mode(Pin::Mode::inputPullup) 38:00:10:37:ff:ef:
w PortB::Pin4::mode(Pin::Mode::output) 37:00:10:38:ff:ef:
w PortB::Pin4::output()
w PortB::Pin4::output(Pin::Value::high) 38:00:10:
w PortB::Pin4::output(Pin::Value::low) 38:ff:ef:
w PortB::Pin4::toggle() 36:00:10:
w PortB::Pin5::input()
w PortB::Pin5::mode()
w PortB::Pin5::mode(Pin::Mode::input) 37:ff:df:38:ff:df:
w PortB::Pin5::mode(Pin::Mode::inputPullup) 38:00:20:37:ff:df:
w PortB::Pin5::mode(Pin::Mode::output) 37:00:20:38:ff:df:
w PortB::Pin5::output()
w PortB::Pin5::output(Pin::Value::high) 38:00:20:
w PortB::Pin5::output(Pin::Value::low) 38:ff:df:
w PortB::Pin5::toggle() 36:00:20:
w PortB::Pin6::input()
w PortB::Pin6::mode()
w PortB::Pin6::mode(Pin::Mode::input) 37:ff:bf:38:ff:bf:
w PortB::Pin6::mode(Pin::Mode::inputPullup) 38:00:40:37:ff:bf:
w PortB::Pin6::mode(Pin::Mode::output) 37:00:40:38:ff:bf:
w PortB::Pin6::output()
w PortB::Pin6::output(Pin::Value::high) 38:00:40:
w PortB::Pin6::output(Pin::Value::low) 38:ff:bf:
w PortB::Pin6::toggle() 36:00:40:
w PortB::Pin7::input()
w PortB::Pin7::mode()
w PortB::Pin7::mode(Pin::Mode::input) 37:ff:7f:38:ff:7f:
w PortB::Pin7::mode(Pin::Mode::inputPullup) 38:00:80:37:ff:7f:
w PortB::Pin7::mode(Pin::Mode::output) 37:00:80:38:ff:7f:
w PortB::Pin7::output()
w PortB::Pin7::output(Pin::Value::high) 38:00:80:
w PortB::Pin7::output(Pin::Value::low) 38:ff:7f:
w PortB::Pin7::toggle() 36:00:80:
w PortB::input()
w PortB::mode(Pin::Mode::input) 37:ff:00:38:ff:00:
w PortB::mode(Pin::Mode::inputPullup) 38:00:ff:37:ff:00:
w PortB::mode(Pin::Mode::output) 37:00:ff:38:ff:00:
w PortB::output()
w PortB::output(0x12) 38:00:12:38:ff:12:
w PortB::toggle(0x12) 36:00:12:36:ff:12:
w PortC::Pin0::input()
w PortC::Pin0::mode()
w PortC::Pin0::mode(Pin::Mode::input) 34:ff:fe:35:ff:fe:
w PortC::Pin0::mode(Pin::Mode::inputPullup) 35:00:01:34:ff:fe:
w PortC::Pin0::mode(Pin::Mode::output) 34:00:01:35:ff:fe:
w PortC::Pin0::output()
w PortC::Pin0::output(Pin::Value::high) 35:00:01:
w PortC::Pin0::output(Pin::Value::low) 35:ff:fe:
w PortC::Pin0::toggle() 33:00:01:
w PortC::Pin1::input()
w PortC::Pin1::mode()
w PortC::Pin1::mode(Pin::Mode::input) 34:ff:fd:35:ff:fd:
w PortC::Pin1::mode(Pin::Mode::inputPullup) 35:00:02:34:ff:fd:
w PortC::Pin1::mode(Pin::Mode::output) 34:00:02:35:ff:fd:
w PortC::Pin1::output()
w PortC::Pin1::output(Pin::Value::high) 35:00:02:
w PortC::Pin1::output(Pin::Value::low) 35:ff:fd:
w PortC::Pin1::toggle() 33:00:02:
w PortC::Pin2::input()
w PortC::Pin2::mode()
w PortC::Pin2::mode(Pin::Mode::input) 34:ff:fb:35:ff:fb:
w PortC::Pin2::mode(Pin::Mode::inputPullup) 35:00:04:34:ff:fb:
w PortC::Pin2::mode(Pin::Mode::output) 34:00:04:35:ff:fb:
w PortC::Pin2::output()
w PortC::Pin2::output(Pin::Value::high) 35:00:04:
w PortC::Pin2::output(Pin::Value::low) 35:ff:fb:
w PortC::Pin2::toggle() 33:00:04:
w PortC::Pin3::input()
w PortC::Pin3::mode()
w PortC::Pin3::mode(Pin::Mode::input) 34:ff:f7:35:ff:f7:
w PortC::Pin3::mode(Pin::Mode::inputPullup) 35:00:08:34:ff:f7:
w PortC::Pin3::mode(Pin::Mode::output) 34:00:08:35:ff:f7:
w PortC::Pin3::output()
w PortC::Pin3::output(Pin::Value::high) 35:00:08:
w PortC::Pin3::output(Pin::Value::low) 35:ff:f7:
w PortC::Pin3::toggle() 33:00:08:
w PortC::Pin4::input()
w PortC::Pin4::mode()
w PortC::Pin4::mode(Pin::Mode::input) 34:ff:ef:35:ff:ef:
w PortC::Pin4::mode(Pin::Mode::inputPullup) 35:00:10:34:ff:ef:
w PortC::Pin4::mode(Pin::Mode::output) 34:00:10:35:ff:ef:
w PortC::Pin4::output()
w PortC::Pin4::output(Pin::Value::high) 35:00:10:
w PortC::Pin4::output(Pin::Value::low) 35:ff:ef:
w PortC::Pin4::toggle() 33:00:10:
w PortC::Pin5::input()
w PortC::Pin5::mode()
w PortC::Pin5::mode(Pin::Mode::input) 34:ff:df:35:ff:df:
w PortC::Pin5::mode(Pin::Mode::inputPullup) 35:00:20:34:ff:df:
w PortC::Pin5::mode(Pin::Mode::output) 34:00:20:35:ff:df:
w PortC::Pin5::output()
w PortC::Pin5::output(Pin::Value::high) 35:00:20:
w PortC::Pin5::output(Pin::Value::low) 35:ff:df:
w PortC::Pin5::toggle() 33:00:20:
w PortC::Pin6::input()
w PortC::Pin6::mode()
w PortC::Pin6::mode(Pin::Mode::input) 34:ff:bf:35:ff:bf:
w PortC::Pin6::mode(Pin::Mode::inputPullup) 35:00:40:34:ff:bf:
w PortC::Pin6::mode(Pin::Mode::output) 34:00:40:35:ff:bf:
w PortC::Pin6::output()
w PortC::Pin6::output(Pin::Value::high) 35:00:40:
w PortC::Pin6::output(Pin::Value::low) 35:ff:bf:
w PortC::Pin6::toggle() 33:00:40:
w PortC::input()
w PortC::mode(Pin::Mode::input) 34:ff:80:35:ff:80:
w PortC::mode(Pin::Mode::inputPullup) 35:00:7f:34:ff:80:
w PortC::mode(Pin::Mode::output) 34:00:7f:35:ff:80:
w PortC::output()
w PortC::output(0x12) 35:00:12:35:ff:12:
w PortC::toggle(0x12) 33:00:12:33:ff:12:
w PortD::Pin0::input()
w PortD::Pin0::mode()
w PortD::Pin0::mode(Pin::Mode::input) 31:ff:fe:32:ff:fe:
w PortD::Pin0::mode(Pin::Mode::inputPullup) 32:00:01:31:ff:fe:
w PortD::Pin0::mode(Pin::Mode::output) 31:00:01:32:ff:fe:
w PortD::Pin0::output()
w PortD::Pin0::output(Pin::Value::high) 32:00:01:
w PortD::Pin0::output(Pin::Value::low) 32:ff:fe:
w PortD::Pin0::toggle() 30:00:01:
w PortD::Pin1::input()
w PortD::Pin1::mode()
w PortD::Pin1::mode(Pin::Mode::input) 31:ff:fd:32:ff:fd:
w PortD::Pin1::mode(Pin::Mode::inputPullup) 32:00:02:31:ff:fd:
w PortD::Pin1::mode(Pin::Mode::output) 31:00:02:32:ff:fd:
w PortD::Pin1::output()
w PortD::Pin1::output(Pin::Value::high) 32:00:02:
w PortD::Pin1::output(Pin::Value::low) 32:ff:fd:
w PortD::Pin1::toggle() 30:00:02:
w PortD::Pin2::input()
w PortD::Pin2::mode()
w PortD::Pin2::mode(Pin::Mode::input) 31:ff:fb:32:ff:fb:
w PortD::Pin2::mode(Pin::Mode::inputPullup) 32:00:04:31:ff:fb:
w PortD::Pin2::mode(Pin::Mode::output) 31:00:04:32:ff:fb:
w PortD::Pin2::output()
w PortD::Pin2::output(Pin::Value::high) 32:00:04:
w PortD::Pin2::output(Pin::Value::low) 32:ff:fb:
w PortD::Pin2::toggle() 30:00:04:
w PortD::Pin3::input()
w PortD::Pin3::mode()
w PortD::Pin3::mode(Pin::Mode::input) 31:ff:f7:32:ff:f7:
w PortD::Pin3::mode(Pin::Mode::inputPullup) 32:00:08:31:ff:f7:
w PortD::Pin3::mode(Pin::Mode::output) 31:00:08:32:ff:f7:
w PortD::Pin3::output()
w PortD::Pin3::output(Pin::Value::high) 32:00:08:
w PortD::Pin3::output(Pin::Value::low) 32:ff:f7:
w PortD::Pin3::toggle() 30:00:08:
w PortD::Pin4::input()
w PortD::Pin4::mode()
w PortD::Pin4::mode(Pin::Mode::input) 31:ff:ef:32:ff:ef:
w PortD::Pin4::mode(Pin::Mode::inputPullup) 32:00:10:31:ff:ef:
w PortD::Pin4::mode(Pin::Mode::output) 31:00:10:32:ff:ef:
w PortD::Pin4::output()
w PortD::Pin4::output(Pin::Value::high) 32:00:10:
w PortD::Pin4::output(Pin::Value::low) 32:ff:ef:
w PortD::Pin4::toggle() 30:00:10:
w PortD::Pin5::input()
w PortD::Pin5::mode()
w PortD::Pin5::mode(Pin::Mode::input) 31:ff:df:32:ff:df:
w PortD::Pin5::mode(Pin::Mode::inputPullup) 32:00:20:31:ff:df:
w PortD::Pin5::mode(Pin::Mode::output) 31:00:20:32:ff:df:
w PortD::Pin5::output()
w PortD::Pin5::output(Pin::Value::high) 32:00:20:
w PortD::Pin5::output(Pin::Value::low) 32:ff:df:
w PortD::Pin5::toggle() 30:00:20:
w PortD::Pin6::input()
w PortD::Pin6::mode()
w PortD::Pin6::mode(Pin::Mode::input) 31:ff:bf:32:ff:bf:
w PortD::Pin6::mode(Pin::Mode::inputPullup) 32:00:40:31:ff:bf:
w PortD::Pin6::mode(Pin::Mode::output) 31:00:40:32:ff:bf:
w PortD::Pin6::output()
w PortD::Pin6::output(Pin::Value::high) 32:00:40:
w PortD::Pin6::output(Pin::Value::low) 32:ff:bf:
w PortD::Pin6::toggle() 30:00:40:
w PortD::Pin7::input()
w PortD::Pin7::mode()
w PortD::Pin7::mode(Pin::Mode::input) 31:ff:7f:32:ff:7f:
w PortD::Pin7::mode(Pin::Mode::inputPullup) 32:00:80:31:ff:7f:
w PortD::Pin7::mode(Pin::Mode::output) 31:00:80:32:ff:7f:
w PortD::Pin7::output()
w PortD::Pin7::output(Pin::Value::high) 32:00:80:
w PortD::Pin7::output(Pin::Value::low) 32:ff:7f:
w PortD::Pin7::toggle() 30:00:80:
w PortD::input()
w PortD::mode(Pin::Mode::input) 31:ff:00:32:ff:00:
w PortD::mode(Pin::Mode::inputPullup) 32:00:ff:31:ff:00:
w PortD::mode(Pin::Mode::output) 31:00:ff:32:ff:00:
w PortD::output()
w PortD::output(0x12) 32:00:12:32:ff:12:
w PortD::toggle(0x12) 30:00:12:30:ff:12:
w Timer0::clock(Timer0::Clock::div1) 53:00:01:53:ff:f9:
w Timer0::clock(Timer0::Clock::div1024) 53:00:05:53:ff:fd:
w Timer0::clock(Timer0::Clock::div256) 53:00:04:53:ff:fc:
w Timer0::clock(Timer0::Clock::div64) 53:00:03:53:ff:fb:
w Timer0::clock(Timer0::Clock::div8) 53:00:02:53:ff:fa:
w Timer0::clock(Timer0::Clock::extFalling) 53:00:06:53:ff:fe:
w Timer0::clock(Timer0::Clock::extRising) 53:00:07:
w Timer0::clock(Timer0::Clock::none) 53:ff:f8:
w Timer0::counter()
w Timer0::counter(0x12) 52:00:12:52:ff:12:
w Timer0::intEnable(false) 59:ff:fe:
w Timer0::intEnable(true) 59:00:01:
w Timer0::intFlag()
w Timer0::intFlagClear() 58:00:01:
w Timer1::Input::edge(Timer1::Input::Edge::falling) 4e:ff:bf:
w Timer1::Input::edge(Timer1::Input::Edge::rising) 4e:00:40:
w Timer1::Input::intEnable(false) 59:ff:df:
w Timer1::Input::intEnable(true) 59:00:20:
w Timer1::Input::intEnabled()
w Timer1::Input::intFlag()
w Timer1::Input::intFlagClear() 58:00:20:
w Timer1::Input::value()
w Timer1::Input::value(0x12) 46:00:12:46:ff:12:47:ff:00:
w Timer1::OutputA::intEnable(false) 59:ff:ef:
w Timer1::OutputA::intEnable(true) 59:00:10:
w Timer1::OutputA::intEnabled()
w Timer1::OutputA::intFlag()
w Timer1::OutputA::intFlagClear() 58:00:10:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::clear) 4f:00:80:4f:ff:bf:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::disconnected) 4f:ff:3f:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::set) 4f:00:c0:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::toggle) 4f:00:40:4f:ff:7f:
w Timer1::OutputA::value()
w Timer1::OutputA::value(0x12) 4a:00:12:4a:ff:12:4b:ff:00:
w Timer1::OutputB::intEnable(false) 59:ff:f7:
w Timer1::OutputB::intEnable(true) 59:00:08:
w Timer1::OutputB::intEnabled()
w Timer1::OutputB::intFlag()
w Timer1::OutputB::intFlagClear() 58:00:08:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::clear) 4f:00:20:4f:ff:ef:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::disconnected) 4f:ff:cf:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::set) 4f:00:30:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::toggle) 4f:00:10:4f:ff:df:
w Timer1::OutputB::value()
w Timer1::OutputB::value(0x12) 48:00:12:48:ff:12:49:ff:00:
w Timer1::clock(Timer1::Clock::div1) 4e:00:01:4e:ff:f9:
w Timer1::clock(Timer1::Clock::div1024) 4e:00:05:4e:ff:fd:
w Timer1::clock(Timer1::Clock::div256) 4e:00:04:4e:ff:fc:
w Timer1::clock(Timer1::Clock::div64) 4e:00:03:4e:ff:fb:
w Timer1::clock(Timer1::Clock::div8) 4e:00:02:4e:ff:fa:
w Timer1::clock(Timer1::Clock::extFalling) 4e:00:06:4e:ff:fe:
w Timer1::clock(Timer1::Clock::extRising) 4e:00:07:
w Timer1::clock(Timer1::Clock::none) 4e:ff:f8:
w Timer1::counter()
w Timer1::counter(0x12) 4c:00:12:4c:ff:12:4d:ff:00:
w Timer1::intEnable(false) 59:ff:fb:
w Timer1::intEnable(true) 59:00:04:
w Timer1::intFlag()
w Timer1::intFlagClear() 58:00:04:
w Timer1::waveform(Timer1::Waveform::ctcOcra) 4e:00:08:4e:ff:ef:4f:ff:fc:
w Timer1::waveform(Timer1::Waveform::fastPwm) 4e:00:18:4f:00:02:4f:ff:fe:
w Timer1::waveform(Timer1::Waveform::fastPwmOcra) 4e:00:18:4f:00:03:
w Timer1::waveform(Timer1::Waveform::normal) 4e:ff:e7:4f:ff:fc:
w Timer1::waveform(Timer1::Waveform::pwm) 4e:00:10:4f:00:02:4e:ff:f7:4f:ff:fe:
w Timer1::waveform(Timer1::Waveform::pwmOcra) 4e:00:10:4f:00:03:4e:ff:f7:
w Timer2::OutputA::intEnable(false) 59:ff:7f:
w Timer2::OutputA::intEnable(true) 59:00:80:
w Timer2::OutputA::intEnabled()
w Timer2::OutputA::intFlag()
w Timer2::OutputA::intFlagClear() 58:00:80:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::clear) 45:00:20:45:ff:ef:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::disconnected) 45:ff:cf:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::set) 45:00:30:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::toggle) 45:00:10:45:ff:df:
w Timer2::OutputA::value()
w Timer2::OutputA::value(0x12) 43:00:12:43:ff:12:
w Timer2::clock(Timer2::Clock::div1) 45:00:01:45:ff:f9:
w Timer2::clock(Timer2::Clock::div1024) 45:00:07:
w Timer2::clock(Timer2::Clock::div128) 45:00:05:45:ff:fd:
w Timer2::clock(Timer2::Clock::div256) 45:00:06:45:ff:fe:
w Timer2::clock(Timer2::Clock::div32) 45:00:03:45:ff:fb:
w Timer2::clock(Timer2::Clock::div64) 45:00:04:45:ff:fc:
w Timer2::clock(Timer2::Clock::div8) 45:00:02:45:ff:fa:
w Timer2::clock(Timer2::Clock::none) 45:ff:f8:
w Timer2::counter()
w Timer2::counter(0x12) 44:00:12:44:ff:12:
w Timer2::intEnable(false) 59:ff:bf:
w Timer2::intEnable(true) 59:00:40:
w Timer2::intFlag()
w Timer2::intFlagClear() 58:00:40:
w Timer2::waveform(Timer2::Waveform::ctcOcra) 45:00:20:45:ff:bf:
w Timer2::waveform(Timer2::Waveform::fastPwm) 45:00:60:
w Timer2::waveform(Timer2::Waveform::normal) 45:ff:9f:
w Timer2::waveform(Timer2::Waveform::pwm) 45:00:40:45:ff:df:
w Usart0::baud(0x1234) 29:00:34:40:00:02:29:ff:34:40:ff:02:
w Usart0::characterSize(Usart0::CharacterSize::size5) 40:00:80:2a:ff:fb:40:ff:f9:
w Usart0::characterSize(Usart0::CharacterSize::size6) 40:00:82:2a:ff:fb:40:ff:fb:
w Usart0::characterSize(Usart0::CharacterSize::size7) 40:00:84:2a:ff:fb:40:ff:fd:
w Usart0::characterSize(Usart0::CharacterSize::size8) 40:00:86:2a:ff:fb:
w Usart0::characterSize(Usart0::CharacterSize::size9) 2a:00:04:40:00:86:
w Usart0::dataOverRun()
w Usart0::dataOverRunClear() 2b:ff:f7:
w Usart0::dataRegisterEmptyIntEnable(false) 2a:ff:df:
w Usart0::dataRegisterEmptyIntEnable(true) 2a:00:20:
w Usart0::frameError()
w Usart0::frameErrorClear() 2b:ff:ef:
w Usart0::mode(Usart0::Mode::asynchronous) 40:00:80:40:ff:bf:
w Usart0::mode(Usart0::Mode::synchronous) 40:00:c0:
w Usart0::multiprocessorCummunicationMode(false) 2b:ff:fe:
w Usart0::multiprocessorCummunicationMode(true) 2b:00:01:
w Usart0::parity(Usart0::Parity::disabled) 40:00:80:40:ff:cf:
w Usart0::parity(Usart0::Parity::even) 40:00:a0:40:ff:ef:
w Usart0::parity(Usart0::Parity::odd) 40:00:b0:
w Usart0::parityError()
w Usart0::parityErrorClear() 2b:ff:fb:
w Usart0::polarity(Usart0::Polarity::txFallingRxRising) 40:00:81:
w Usart0::polarity(Usart0::Polarity::txRisingRxFalling) 40:00:80:40:ff:fe:
w Usart0::pop()
w Usart0::pop9()
w Usart0::push(0x12) 2c:00:12:2c:ff:12:
w Usart0::push9(0x1234) 2c:00:34:2a:ff:fe:2c:ff:34:
w Usart0::receiverEnable(false) 2a:ff:ef:
w Usart0::receiverEnable(true) 2a:00:10:
w Usart0::rxCompleteIntEnable(false) 2a:ff:7f:
w Usart0::rxCompleteIntEnable(true) 2a:00:80:
w Usart0::stopBits(Usart0::StopBits::bits1) 40:00:80:40:ff:f7:
w Usart0::stopBits(Usart0::StopBits::bits2) 40:00:88:
w Usart0::transmitterEnable(false) 2a:ff:f7:
w Usart0::transmitterEnable(true) 2a:00:08:
w Usart0::txCompleteIntEnable(false) 2a:ff:bf:
w Usart0::txCompleteIntEnable(true) 2a:00:40:
w Usart0::use2X(false) 2b:ff:fd:
w Usart0::use2X(true) 2b:00:02:
