<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/crccu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_6b2c1e3aae921ca15ccf6ff784661eea.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">crccu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2crccu_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef _SAMG55_CRCCU_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define _SAMG55_CRCCU_COMPONENT_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a8f739f8b4dffd90fe456180b6fa2da2c">   57</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_crccu.xhtml#a8f739f8b4dffd90fe456180b6fa2da2c">CRCCU_DSCR</a>;    </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#ae1c9491f3ea2e625370397b3fef28529">   58</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[1];</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a3e84c6ce2eaf70b58687a4ff97dd5ce9">   59</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a3e84c6ce2eaf70b58687a4ff97dd5ce9">CRCCU_DMA_EN</a>;  </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a265d9168fe40e88a890dd5c1d6670439">   60</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a265d9168fe40e88a890dd5c1d6670439">CRCCU_DMA_DIS</a>; </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#af6e3a95f5f24e79c26c13532d4c3e70f">   61</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_crccu.xhtml#af6e3a95f5f24e79c26c13532d4c3e70f">CRCCU_DMA_SR</a>;  </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#abfb1810bcdaf3e19834027ff590653c1">   62</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_crccu.xhtml#abfb1810bcdaf3e19834027ff590653c1">CRCCU_DMA_IER</a>; </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a9bbd14c973775873dfdb3be1538bb45b">   63</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a9bbd14c973775873dfdb3be1538bb45b">CRCCU_DMA_IDR</a>; </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a8730bcfd828f33ab96552142522f090c">   64</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a8730bcfd828f33ab96552142522f090c">CRCCU_DMA_IMR</a>; </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a645eac122e3e080c3ba27b115248e95a">   65</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a645eac122e3e080c3ba27b115248e95a">CRCCU_DMA_ISR</a>; </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a740ce0397a2bf85a77ae194b084101ab">   66</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[4];</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#abeca4c5e456cb6de5359202b64249b87">   67</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_crccu.xhtml#abeca4c5e456cb6de5359202b64249b87">CRCCU_CR</a>;      </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a4c4888d54f39c8003cbbc43016598faa">   68</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_crccu.xhtml#a4c4888d54f39c8003cbbc43016598faa">CRCCU_MR</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a290aa471373ae8207f7307621cdafbb6">   69</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a290aa471373ae8207f7307621cdafbb6">CRCCU_SR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#aa7e6cb30363734c9b4c834dbc6fbee99">   70</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_crccu.xhtml#aa7e6cb30363734c9b4c834dbc6fbee99">CRCCU_IER</a>;     </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a7cefd048550811116cfa3144f30ec6f0">   71</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a7cefd048550811116cfa3144f30ec6f0">CRCCU_IDR</a>;     </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#a391eeef7a97a561a44e9f242d3a7feb2">   72</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_crccu.xhtml#a391eeef7a97a561a44e9f242d3a7feb2">CRCCU_IMR</a>;     </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_crccu.xhtml#af6b67dec63576767097ebd5e2d4778ce">   73</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_crccu.xhtml#af6b67dec63576767097ebd5e2d4778ce">CRCCU_ISR</a>;     </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;} <a class="code" href="struct_crccu.xhtml">Crccu</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* -------- CRCCU_DSCR : (CRCCU Offset: 0x000) CRCCU Descriptor Base Register -------- */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gab6db5745160dbc7acdd457b31b3aeac5">   77</a></span>&#160;<span class="preprocessor">#define CRCCU_DSCR_DSCR_Pos 9</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gac10e6e0d0c08d9186901ec9b7634e3fe">   78</a></span>&#160;<span class="preprocessor">#define CRCCU_DSCR_DSCR_Msk (0x7fffffu &lt;&lt; CRCCU_DSCR_DSCR_Pos) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga1f65f2a70cf660c3a866720dde991b2b">   79</a></span>&#160;<span class="preprocessor">#define CRCCU_DSCR_DSCR(value) ((CRCCU_DSCR_DSCR_Msk &amp; ((value) &lt;&lt; CRCCU_DSCR_DSCR_Pos)))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* -------- CRCCU_DMA_EN : (CRCCU Offset: 0x008) CRCCU DMA Enable Register -------- */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga6f5ca125cf5182bfcabd5c1468a0cda5">   81</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_EN_DMAEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_DIS : (CRCCU Offset: 0x00C) CRCCU DMA Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga3d5d492026c8f3d8e299b1d8031c7994">   83</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_DIS_DMADIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_SR : (CRCCU Offset: 0x010) CRCCU DMA Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga1d1e4779443bf65136f2d77d5dadcba1">   85</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_SR_DMASR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_IER : (CRCCU Offset: 0x014) CRCCU DMA Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gaa274d56499a414e8064f025145f17cf2">   87</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_IER_DMAIER (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_IDR : (CRCCU Offset: 0x018) CRCCU DMA Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga4bd8be1565277c599a970eec2ae474a1">   89</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_IDR_DMAIDR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_IMR : (CRCCU Offset: 0x001C) CRCCU DMA Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga1c7abc67d48f4205308be2fcd8cde09c">   91</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_IMR_DMAIMR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_ISR : (CRCCU Offset: 0x020) CRCCU DMA Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga01eb1268db496e3559a8f7d37d364d8d">   93</a></span>&#160;<span class="preprocessor">#define CRCCU_DMA_ISR_DMAISR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_CR : (CRCCU Offset: 0x034) CRCCU Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga1b82a081291ae58646278eacbb2418a3">   95</a></span>&#160;<span class="preprocessor">#define CRCCU_CR_RESET (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_MR : (CRCCU Offset: 0x038) CRCCU Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga17651df18a893339dd6ea71c4d43dc4a">   97</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_ENABLE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gaa65a71013c14ad001c51549df55c713a">   98</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_COMPARE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gaf4a2c904917f6243343d5f24e3f69e7d">   99</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_PTYPE_Pos 2</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gab6d03d09b0a2c2eae131964cb17c06df">  100</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_PTYPE_Msk (0x3u &lt;&lt; CRCCU_MR_PTYPE_Pos) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gafb1d1ce53803b7a5ff91dd7e75003297">  101</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_PTYPE_CCITT8023 (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga0c8af71bc5ecf89d1a1178c0939593d1">  102</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_PTYPE_CASTAGNOLI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga418f13a2fb1bccb0f1097e7d9996e083">  103</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_PTYPE_CCITT16 (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gadf14445a674403bd73ede8fd3e8492fc">  104</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_DIVIDER_Pos 4</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga2e2e3eecd35cb1baafd03275a64a293c">  105</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_DIVIDER_Msk (0xfu &lt;&lt; CRCCU_MR_DIVIDER_Pos) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga2820664653fd9930c4d0955186330930">  106</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_DIVIDER(value) ((CRCCU_MR_DIVIDER_Msk &amp; ((value) &lt;&lt; CRCCU_MR_DIVIDER_Pos)))</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga31dafb8c569ec0ab2f0e5c8841db5945">  107</a></span>&#160;<span class="preprocessor">#define CRCCU_MR_BITORDER (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga71322237ebcd11094f75b295bb76c11a">  108</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_BITORDER_MSBFIRST (0x0u &lt;&lt; 17) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gaffd1d1ac3d1a6a2f98c244e1c6edea6b">  109</a></span>&#160;<span class="preprocessor">#define   CRCCU_MR_BITORDER_LSBFIRST (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_SR : (CRCCU Offset: 0x03C) CRCCU Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga0837145ed6733d8383d73fe38b33986f">  111</a></span>&#160;<span class="preprocessor">#define CRCCU_SR_CRC_Pos 0</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gacad690634af077a49f3d8ae77a532805">  112</a></span>&#160;<span class="preprocessor">#define CRCCU_SR_CRC_Msk (0xffffffffu &lt;&lt; CRCCU_SR_CRC_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_IER : (CRCCU Offset: 0x040) CRCCU Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga71f01f9fe8c897c07b01cc7f2a08afd0">  114</a></span>&#160;<span class="preprocessor">#define CRCCU_IER_ERRIER (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_IDR : (CRCCU Offset: 0x044) CRCCU Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#ga25766b094028d97fa884077f1da9a35a">  116</a></span>&#160;<span class="preprocessor">#define CRCCU_IDR_ERRIDR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_IMR : (CRCCU Offset: 0x048) CRCCU Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gadf9d0d58b66767692f48308e4d7d8014">  118</a></span>&#160;<span class="preprocessor">#define CRCCU_IMR_ERRIMR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CRCCU_ISR : (CRCCU Offset: 0x004C) CRCCU Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___c_r_c_c_u.xhtml#gab4a0b17c9a663c94cfe150b4b30c8e84">  120</a></span>&#160;<span class="preprocessor">#define CRCCU_ISR_ERRISR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_CRCCU_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="core__cm4_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="struct_crccu_xhtml_a8730bcfd828f33ab96552142522f090c"><div class="ttname"><a href="struct_crccu.xhtml#a8730bcfd828f33ab96552142522f090c">Crccu::CRCCU_DMA_IMR</a></div><div class="ttdeci">__I uint32_t CRCCU_DMA_IMR</div><div class="ttdoc">(Crccu Offset: 0x001C) CRCCU DMA Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> crccu.h:64</div></div>
<div class="ttc" id="struct_crccu_xhtml_a290aa471373ae8207f7307621cdafbb6"><div class="ttname"><a href="struct_crccu.xhtml#a290aa471373ae8207f7307621cdafbb6">Crccu::CRCCU_SR</a></div><div class="ttdeci">__I uint32_t CRCCU_SR</div><div class="ttdoc">(Crccu Offset: 0x03C) CRCCU Status Register </div><div class="ttdef"><b>Definition:</b> crccu.h:69</div></div>
<div class="ttc" id="struct_crccu_xhtml_abfb1810bcdaf3e19834027ff590653c1"><div class="ttname"><a href="struct_crccu.xhtml#abfb1810bcdaf3e19834027ff590653c1">Crccu::CRCCU_DMA_IER</a></div><div class="ttdeci">__O uint32_t CRCCU_DMA_IER</div><div class="ttdoc">(Crccu Offset: 0x014) CRCCU DMA Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> crccu.h:62</div></div>
<div class="ttc" id="struct_crccu_xhtml_af6b67dec63576767097ebd5e2d4778ce"><div class="ttname"><a href="struct_crccu.xhtml#af6b67dec63576767097ebd5e2d4778ce">Crccu::CRCCU_ISR</a></div><div class="ttdeci">__I uint32_t CRCCU_ISR</div><div class="ttdoc">(Crccu Offset: 0x004C) CRCCU Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> crccu.h:73</div></div>
<div class="ttc" id="struct_crccu_xhtml_af6e3a95f5f24e79c26c13532d4c3e70f"><div class="ttname"><a href="struct_crccu.xhtml#af6e3a95f5f24e79c26c13532d4c3e70f">Crccu::CRCCU_DMA_SR</a></div><div class="ttdeci">__I uint32_t CRCCU_DMA_SR</div><div class="ttdoc">(Crccu Offset: 0x010) CRCCU DMA Status Register </div><div class="ttdef"><b>Definition:</b> crccu.h:61</div></div>
<div class="ttc" id="struct_crccu_xhtml_aa7e6cb30363734c9b4c834dbc6fbee99"><div class="ttname"><a href="struct_crccu.xhtml#aa7e6cb30363734c9b4c834dbc6fbee99">Crccu::CRCCU_IER</a></div><div class="ttdeci">__O uint32_t CRCCU_IER</div><div class="ttdoc">(Crccu Offset: 0x040) CRCCU Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> crccu.h:70</div></div>
<div class="ttc" id="struct_crccu_xhtml_a391eeef7a97a561a44e9f242d3a7feb2"><div class="ttname"><a href="struct_crccu.xhtml#a391eeef7a97a561a44e9f242d3a7feb2">Crccu::CRCCU_IMR</a></div><div class="ttdeci">__I uint32_t CRCCU_IMR</div><div class="ttdoc">(Crccu Offset: 0x048) CRCCU Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> crccu.h:72</div></div>
<div class="ttc" id="struct_crccu_xhtml_a9bbd14c973775873dfdb3be1538bb45b"><div class="ttname"><a href="struct_crccu.xhtml#a9bbd14c973775873dfdb3be1538bb45b">Crccu::CRCCU_DMA_IDR</a></div><div class="ttdeci">__O uint32_t CRCCU_DMA_IDR</div><div class="ttdoc">(Crccu Offset: 0x018) CRCCU DMA Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> crccu.h:63</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="struct_crccu_xhtml"><div class="ttname"><a href="struct_crccu.xhtml">Crccu</a></div><div class="ttdoc">Crccu hardware registers. </div><div class="ttdef"><b>Definition:</b> crccu.h:56</div></div>
<div class="ttc" id="struct_crccu_xhtml_a265d9168fe40e88a890dd5c1d6670439"><div class="ttname"><a href="struct_crccu.xhtml#a265d9168fe40e88a890dd5c1d6670439">Crccu::CRCCU_DMA_DIS</a></div><div class="ttdeci">__O uint32_t CRCCU_DMA_DIS</div><div class="ttdoc">(Crccu Offset: 0x00C) CRCCU DMA Disable Register </div><div class="ttdef"><b>Definition:</b> crccu.h:60</div></div>
<div class="ttc" id="struct_crccu_xhtml_abeca4c5e456cb6de5359202b64249b87"><div class="ttname"><a href="struct_crccu.xhtml#abeca4c5e456cb6de5359202b64249b87">Crccu::CRCCU_CR</a></div><div class="ttdeci">__O uint32_t CRCCU_CR</div><div class="ttdoc">(Crccu Offset: 0x034) CRCCU Control Register </div><div class="ttdef"><b>Definition:</b> crccu.h:67</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:246</div></div>
<div class="ttc" id="struct_crccu_xhtml_a4c4888d54f39c8003cbbc43016598faa"><div class="ttname"><a href="struct_crccu.xhtml#a4c4888d54f39c8003cbbc43016598faa">Crccu::CRCCU_MR</a></div><div class="ttdeci">__IO uint32_t CRCCU_MR</div><div class="ttdoc">(Crccu Offset: 0x038) CRCCU Mode Register </div><div class="ttdef"><b>Definition:</b> crccu.h:68</div></div>
<div class="ttc" id="struct_crccu_xhtml_a7cefd048550811116cfa3144f30ec6f0"><div class="ttname"><a href="struct_crccu.xhtml#a7cefd048550811116cfa3144f30ec6f0">Crccu::CRCCU_IDR</a></div><div class="ttdeci">__O uint32_t CRCCU_IDR</div><div class="ttdoc">(Crccu Offset: 0x044) CRCCU Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> crccu.h:71</div></div>
<div class="ttc" id="struct_crccu_xhtml_a3e84c6ce2eaf70b58687a4ff97dd5ce9"><div class="ttname"><a href="struct_crccu.xhtml#a3e84c6ce2eaf70b58687a4ff97dd5ce9">Crccu::CRCCU_DMA_EN</a></div><div class="ttdeci">__O uint32_t CRCCU_DMA_EN</div><div class="ttdoc">(Crccu Offset: 0x008) CRCCU DMA Enable Register </div><div class="ttdef"><b>Definition:</b> crccu.h:59</div></div>
<div class="ttc" id="struct_crccu_xhtml_a8f739f8b4dffd90fe456180b6fa2da2c"><div class="ttname"><a href="struct_crccu.xhtml#a8f739f8b4dffd90fe456180b6fa2da2c">Crccu::CRCCU_DSCR</a></div><div class="ttdeci">__IO uint32_t CRCCU_DSCR</div><div class="ttdoc">(Crccu Offset: 0x000) CRCCU Descriptor Base Register </div><div class="ttdef"><b>Definition:</b> crccu.h:57</div></div>
<div class="ttc" id="struct_crccu_xhtml_a645eac122e3e080c3ba27b115248e95a"><div class="ttname"><a href="struct_crccu.xhtml#a645eac122e3e080c3ba27b115248e95a">Crccu::CRCCU_DMA_ISR</a></div><div class="ttdeci">__I uint32_t CRCCU_DMA_ISR</div><div class="ttdoc">(Crccu Offset: 0x020) CRCCU DMA Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> crccu.h:65</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
