
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.247099                       # Number of seconds simulated
sim_ticks                                247098721500                       # Number of ticks simulated
final_tick                               247098721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233976                       # Simulator instruction rate (inst/s)
host_op_rate                                   454285                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              192717046                       # Simulator tick rate (ticks/s)
host_mem_usage                                2317768                       # Number of bytes of host memory used
host_seconds                                  1282.18                       # Real time elapsed on the host
sim_insts                                   300000004                       # Number of instructions simulated
sim_ops                                     582477227                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst              64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst        25216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     11918720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_1.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_1.data      7066432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19013056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_1.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     10594560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10594560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst                1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst          394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       186230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_1.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_1.data       110413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        165540                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             165540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst                259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst       102048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     48234649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_1.inst        10619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_1.data     28597606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76945182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst           259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       102048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_1.inst        10619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           112927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42875819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42875819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42875819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst               259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       102048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     48234649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_1.inst        10619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_1.data     28597606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119821000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      297078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165540                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19012544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10592896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19012992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10594560                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           92                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10248                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  247098501000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  278788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.033055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.868774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.688120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59617     41.89%     41.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39858     28.01%     69.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15944     11.20%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11839      8.32%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6521      4.58%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3341      2.35%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2991      2.10%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          951      0.67%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1248      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.996984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.106669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1317.236387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         9283     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.827876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.805382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1445     15.56%     15.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.02%     15.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6742     72.62%     88.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              904      9.74%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              185      1.99%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9284                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3319125250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8889206500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1485355000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11172.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29922.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        76.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   202619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117654                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     534130.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                539647920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                294450750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1159665000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              536582880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          16139151600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          98198886645                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          62118768000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           178987152795                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            724.360160                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 102688073000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8251100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  136159312000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                536215680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                292578000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1157457600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              535947840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          16139151600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          97631525745                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          62616453000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           178909329465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            724.045210                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 103514849000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8251100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  135331209500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  283                       # Number of system calls
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           2                       # Number of instructions committed
system.cpu.committedOps                             2                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     2                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            2                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   5                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_cc_register_reads                    1                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          2                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          2                       # Class of executed instruction
system.cpu.dcache.tags.replacements            422503                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.736519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            93289819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.535487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         363169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   387.414244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus_1.data   124.322274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.756668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus_1.data     0.242817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         187926141                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        187926141                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     19547867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::switch_cpus_1.data     33815408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        53363275                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     13748816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus_1.data     26177727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39926543                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     33296683                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::switch_cpus_1.data     59993135                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         93289818                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     33296683                       # number of overall hits
system.cpu.dcache.overall_hits::switch_cpus_1.data     59993135                       # number of overall hits
system.cpu.dcache.overall_hits::total        93289818                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        58933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::switch_cpus_1.data       135578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        194511                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       168996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus_1.data        98238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       267234                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       227929                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::switch_cpus_1.data       233816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         461745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       227929                       # number of overall misses
system.cpu.dcache.overall_misses::switch_cpus_1.data       233816                       # number of overall misses
system.cpu.dcache.overall_misses::total        461745                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2204219000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::switch_cpus_1.data   3141694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5345913500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  13483382500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus_1.data   7642054000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21125436500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  15687601500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus_1.data  10783748500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26471350000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  15687601500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus_1.data  10783748500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26471350000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     19606800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::switch_cpus_1.data     33950986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     53557786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     13917812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus_1.data     26275965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40193777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     33524612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::switch_cpus_1.data     60226951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     93751563                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     33524612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus_1.data     60226951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     93751563                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus_1.data     0.003993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003632                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus_1.data     0.003739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006649                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::switch_cpus_1.data     0.003882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::switch_cpus_1.data     0.003882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004925                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 37402.117659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus_1.data 23172.598062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27483.862095                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 79785.216810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus_1.data 77791.221320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79052.203312                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 68826.702614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus_1.data 46120.661118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57328.936967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 68826.702614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus_1.data 46120.661118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57328.936967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.730769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       382450                       # number of writebacks
system.cpu.dcache.writebacks::total            382450                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus_1.data        38729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38729                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus_1.data        38729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus_1.data        38729                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38729                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        58933                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus_1.data        96849                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       155782                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       168996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus_1.data        98238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       267234                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       227929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus_1.data       195087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       423016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       227929                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus_1.data       195087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423016                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2145286000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus_1.data   2674781000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4820067000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13314386500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus_1.data   7543816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20858202500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  15459672500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus_1.data  10218597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25678269500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  15459672500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus_1.data  10218597000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25678269500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus_1.data     0.002853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus_1.data     0.003739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus_1.data     0.003239                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus_1.data     0.003239                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004512                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36402.117659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_1.data 27618.054910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30941.103593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 78785.216810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_1.data 76791.221320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78052.203312                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 67826.702614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus_1.data 52379.692137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60702.832753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 67826.702614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus_1.data 52379.692137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60702.832753                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                60                       # number of replacements
system.cpu.icache.tags.tagsinuse           362.642742                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           172049038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          388372.546275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.000108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   352.492441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus_1.inst    10.150194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.688462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus_1.inst     0.019825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708287                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         688198396                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        688198396                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::switch_cpus.inst    137691965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::switch_cpus_1.inst     34357072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       172049038                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst             1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::switch_cpus.inst    137691965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::switch_cpus_1.inst     34357072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        172049038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::switch_cpus.inst    137691965                       # number of overall hits
system.cpu.icache.overall_hits::switch_cpus_1.inst     34357072                       # number of overall hits
system.cpu.icache.overall_hits::total       172049038                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::switch_cpus.inst          400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::switch_cpus_1.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           450                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::switch_cpus.inst          400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::switch_cpus_1.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            450                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::switch_cpus.inst          400                       # number of overall misses
system.cpu.icache.overall_misses::switch_cpus_1.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           450                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     31172000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::switch_cpus_1.inst      4025000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35197000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     31172000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus_1.inst      4025000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35197000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     31172000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus_1.inst      4025000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35197000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    137692365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::switch_cpus_1.inst     34357121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    172049488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::switch_cpus.inst    137692365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::switch_cpus_1.inst     34357121                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    172049488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    137692365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus_1.inst     34357121                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    172049488                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.500000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.500000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        77930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus_1.inst 82142.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78215.555556                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        77930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus_1.inst 82142.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78215.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        77930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus_1.inst 82142.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78215.555556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           60                       # number of writebacks
system.cpu.icache.writebacks::total                60                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus_1.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus_1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus_1.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          400                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::switch_cpus_1.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          400                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus_1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          400                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus_1.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     30772000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus_1.inst      3652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     30772000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus_1.inst      3652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     30772000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus_1.inst      3652500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34424500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        76930                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_1.inst 84941.860465                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77707.674944                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        76930                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus_1.inst 84941.860465                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77707.674944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        76930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus_1.inst 84941.860465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77707.674944                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    166012                       # number of replacements
system.l2.tags.tagsinuse                 111878.708657                       # Cycle average of tags in use
system.l2.tags.total_refs                      281758                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.949230                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    97820.906002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.284905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   112.106355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 12203.676275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_1.inst     9.762484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_1.data  1731.972636                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.746314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.093107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_1.inst     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_1.data     0.013214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.853567                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        130816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       110811                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14098094                       # Number of tag accesses
system.l2.tags.data_accesses                 14098094                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       382450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382450                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           60                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               60                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus_1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_1.data         6109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10326                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data        37482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_1.data        78564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            116046                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         41699                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_1.data        84673                       # number of demand (read+write) hits
system.l2.demand_hits::total                   126379                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            6                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        41699                       # number of overall hits
system.l2.overall_hits::switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus_1.data        84673                       # number of overall hits
system.l2.overall_hits::total                  126379                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       164779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_1.data        92128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              256907                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst             1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_1.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              436                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        21451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_1.data        18285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           39736                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.inst          394                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       186230                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_1.data       110413                       # number of demand (read+write) misses
system.l2.demand_misses::total                 297079                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::switch_cpus.inst          394                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       186230                       # number of overall misses
system.l2.overall_misses::switch_cpus_1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus_1.data       110413                       # number of overall misses
system.l2.overall_misses::total                297079                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  13016614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_1.data   7331793500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20348407500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     30107500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_1.inst      3575000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33682500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   1663325500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_1.data   1695384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3358710000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     30107500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  14679939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_1.inst      3575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_1.data   9027178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23740800000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     30107500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  14679939500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_1.inst      3575000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_1.data   9027178000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23740800000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       382450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           60                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           60                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       168996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_1.data        98237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            267233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_1.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data        58933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_1.data        96849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        155782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.inst          400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       227929                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_1.data       195086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               423458                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       227929                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_1.data       195086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              423458                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.975047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_1.data     0.937814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961360                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.985000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_1.inst     0.976190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984199                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.363990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_1.data     0.188799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.255074                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.985000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.817053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_1.data     0.565971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701555                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.985000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.817053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_1.data     0.565971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701555                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78994.374283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_1.data 79582.683875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79205.344736                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 76414.974619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_1.inst 87195.121951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77253.440367                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 77540.697403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_1.data 92719.961717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84525.619086                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 76414.974619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 78826.931751                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_1.inst 87195.121951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_1.data 81758.289332                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79914.096924                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 76414.974619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 78826.931751                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_1.inst 87195.121951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_1.data 81758.289332                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79914.096924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               165540                       # number of writebacks
system.l2.writebacks::total                    165540                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       164779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_1.data        92128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         256907                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_1.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          435                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        21451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_1.data        18285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        39736                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       186230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_1.data       110413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            297078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       186230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_1.data       110413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           297078                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  11368824000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_1.data   6410513500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17779337500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     26167500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_1.inst      3165000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29332500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   1448815500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_1.data   1512534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2961350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     26167500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  12817639500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_1.inst      3165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_1.data   7923048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20770020000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     26167500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  12817639500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_1.inst      3165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_1.data   7923048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20770020000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.975047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_1.data     0.937814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.985000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_1.inst     0.976190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.363990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_1.data     0.188799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.255074                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.985000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.817053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_1.data     0.565971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.701552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.985000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.817053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_1.data     0.565971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.701552                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 68994.374283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_1.data 69582.683875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69205.344736                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 66414.974619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_1.inst 77195.121951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67431.034483                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 67540.697403                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_1.data 82719.961717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74525.619086                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 66414.974619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 68826.931751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_1.inst 77195.121951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_1.data 71758.289332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69914.365924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 66414.974619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 68826.931751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_1.inst 77195.121951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_1.data 71758.289332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69914.365924                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              40172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165540                       # Transaction distribution
system.membus.trans_dist::CleanEvict               92                       # Transaction distribution
system.membus.trans_dist::ReadExReq            256907                       # Transaction distribution
system.membus.trans_dist::ReadExResp           256907                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       759790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       759790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 759790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29607616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29607616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29607616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            462711                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  462711    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              462711                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1165717500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1585518000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.numCycles                373405495                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.committedInsts           100000001                       # Number of instructions committed
system.switch_cpus.committedOps             193533361                       # Number of ops (including micro ops) committed
system.switch_cpus.num_int_alu_accesses     191514887                       # Number of integer alu accesses
system.switch_cpus.num_fp_alu_accesses        1760266                       # Number of float alu accesses
system.switch_cpus.num_func_calls             1912387                       # number of times a function call or return occured
system.switch_cpus.num_conditional_control_insts     20331678                       # number of instructions that are conditional controls
system.switch_cpus.num_int_insts            191514887                       # number of integer instructions
system.switch_cpus.num_fp_insts               1760266                       # number of float instructions
system.switch_cpus.num_int_register_reads    358811842                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    153160898                       # number of times the integer registers were written
system.switch_cpus.num_fp_register_reads      2656614                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes      1483048                       # number of times the floating registers were written
system.switch_cpus.num_cc_register_reads    130225954                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     66882077                       # number of times the CC registers were written
system.switch_cpus.num_mem_refs              33514712                       # number of memory refs
system.switch_cpus.num_load_insts            19596903                       # Number of load instructions
system.switch_cpus.num_store_insts           13917809                       # Number of store instructions
system.switch_cpus.num_idle_cycles           0.755580                       # Number of idle cycles
system.switch_cpus.num_busy_cycles       373405494.244420                       # Number of busy cycles
system.switch_cpus.not_idle_fraction         1.000000                       # Percentage of non-idle cycles
system.switch_cpus.idle_fraction             0.000000                       # Percentage of idle cycles
system.switch_cpus.Branches                  24752096                       # Number of branches fetched
system.switch_cpus.op_class::No_OpClass        864249      0.45%      0.45% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         157181342     81.22%     81.66% # Class of executed instruction
system.switch_cpus.op_class::IntMult           593159      0.31%     81.97% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                21      0.00%     81.97% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         1379878      0.71%     82.68% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus.op_class::MemRead         19596903     10.13%     92.81% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        13917809      7.19%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          193533361                       # Class of executed instruction
system.switch_cpus_1.branchPred.lookups      56978352                       # Number of BP lookups
system.switch_cpus_1.branchPred.condPredicted     56978352                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.condIncorrect      1056336                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.BTBLookups     23476356                       # Number of BTB lookups
system.switch_cpus_1.branchPred.BTBHits      19833721                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    84.483814                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.usedRAS       2050641                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPred.RASInCorrect          142                       # Number of incorrect RAS predictions.
system.switch_cpus_1.numCycles              120791947                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.fetch.icacheStallCycles     35009070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.Insts            228324177                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.Branches          56978352                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.predictedBranches     21884362                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.Cycles            84724225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.SquashCycles       2115232                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               17                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          758                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.CacheLines        34357121                       # Number of cache lines fetched
system.switch_cpus_1.fetch.IcacheSquashes       269625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.rateDist::samples    120791809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.673056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.519804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       49777728     41.21%     41.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        1951950      1.62%     42.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        5287603      4.38%     47.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        5309902      4.40%     51.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4001431      3.31%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        6988277      5.79%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5521592      4.57%     65.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4485088      3.71%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       37468238     31.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    120791809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.branchRate        0.471707                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.rate              1.890227                       # Number of inst fetches per cycle
system.switch_cpus_1.decode.IdleCycles       32157963                       # Number of cycles decode is idle
system.switch_cpus_1.decode.BlockedCycles     20904651                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.RunCycles        62821575                       # Number of cycles decode is running
system.switch_cpus_1.decode.UnblockCycles      3849995                       # Number of cycles decode is unblocking
system.switch_cpus_1.decode.SquashCycles      1057616                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DecodedInsts    434937903                       # Number of instructions handled by decode
system.switch_cpus_1.rename.SquashCycles      1057616                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.IdleCycles       34184647                       # Number of cycles rename is idle
system.switch_cpus_1.rename.BlockCycles       5928022                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.serializeStallCycles        10244                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RunCycles        64567126                       # Number of cycles rename is running
system.switch_cpus_1.rename.UnblockCycles     15044146                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RenamedInsts    428900020                       # Number of instructions processed by rename
system.switch_cpus_1.rename.ROBFullEvents        18032                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.IQFullEvents       645544                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.SQFullEvents     13969414                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.RenamedOperands    496023929                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RenameLookups   1084437331                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.int_rename_lookups    607913926                       # Number of integer rename lookups
system.switch_cpus_1.rename.fp_rename_lookups      5480435                       # Number of floating rename lookups
system.switch_cpus_1.rename.CommittedMaps    447110800                       # Number of HB maps that are committed
system.switch_cpus_1.rename.UndoneMaps       48913057                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.serializingInsts          180                       # count of serializing insts renamed
system.switch_cpus_1.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.skidInsts        17478299                       # count of insts added to the skid buffer
system.switch_cpus_1.memDep0.insertedLoads     43489435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28176064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.conflictingLoads      1001554                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       716240                       # Number of conflicting stores.
system.switch_cpus_1.iq.iqInstsAdded        419869969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqNonSpecInstsAdded          897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqInstsIssued       412589043                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsIssued       470888                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     30926961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedOperandsExamined     34126771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          717                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.issued_per_cycle::samples    120791809                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.415704                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.468424                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     22836239     18.91%     18.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     11102428      9.19%     28.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     12742668     10.55%     38.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     15600806     12.92%     51.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     13982221     11.58%     63.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     13654245     11.30%     74.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     15823410     13.10%     87.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     10340044      8.56%     96.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4709748      3.90%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    120791809                       # Number of insts issued each cycle
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       9277125     97.03%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            2      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     97.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       283039      2.96%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite          438      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2042475      0.50%      0.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    336286786     81.51%     82.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1267198      0.31%     82.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     82.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd      2716101      0.66%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     42809221     10.38%     93.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     27467262      6.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    412589043                       # Type of FU issued
system.switch_cpus_1.iq.rate                 3.415700                       # Inst issue rate
system.switch_cpus_1.iq.fu_busy_cnt           9560604                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.023172                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.int_inst_queue_reads    948880421                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_writes    446910632                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    404856864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      7120961                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_writes      3888529                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      3525134                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.int_alu_accesses    416546693                       # Number of integer alu accesses
system.switch_cpus_1.iq.fp_alu_accesses       3560479                       # Number of floating point alu accesses
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8537730                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      3812448                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         4788                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         1341                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.squashedStores      1900098                       # Number of stores squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewSquashCycles      1057616                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewBlockCycles       4673845                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewUnblockCycles       251543                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.iewDispatchedInsts    419870866                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewDispSquashedInsts          103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispLoadInsts     43489435                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispStoreInsts     28176064                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewIQFullEvents        25868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewLSQFullEvents       216095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.memOrderViolationEvents         1341                       # Number of memory order violations
system.switch_cpus_1.iew.predictedTakenIncorrect       184306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.predictedNotTakenIncorrect      1425990                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.branchMispredicts      1610296                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewExecutedInsts    409612641                       # Number of executed instructions
system.switch_cpus_1.iew.iewExecLoadInsts     42455292                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2976397                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_refs           69575347                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_branches       52616451                       # Number of branches executed
system.switch_cpus_1.iew.exec_stores         27120055                       # Number of stores executed
system.switch_cpus_1.iew.exec_rate           3.391059                       # Inst execution rate
system.switch_cpus_1.iew.wb_sent            409076099                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.wb_count           408381998                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_producers       294052188                       # num instructions producing a value
system.switch_cpus_1.iew.wb_consumers       448366656                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.wb_rate             3.380871                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_fanout           0.655830                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.commit.commitSquashedInsts     30926997                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.commitNonSpecStalls          180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.branchMispredicts      1056396                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.committed_per_cycle::samples    116506714                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.338382                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.966939                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     25359451     21.77%     21.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     16437444     14.11%     35.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14069757     12.08%     47.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     18670577     16.03%     63.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6411630      5.50%     69.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4057891      3.48%     72.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3472214      2.98%     75.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2636084      2.26%     78.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     25391666     21.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    116506714                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committedInsts    200000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    388943864                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.refs             65952949                       # Number of memory references committed
system.switch_cpus_1.commit.loads            39676984                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.branches         50425459                       # Number of branches committed
system.switch_cpus_1.commit.fp_insts          3438963                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.int_insts       385013353                       # Number of committed integer instructions.
system.switch_cpus_1.commit.function_calls      1843718                       # Number of function calls committed.
system.switch_cpus_1.commit.op_class_0::No_OpClass      1769940      0.46%      0.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    317363059     81.60%     82.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1196428      0.31%     82.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     82.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      2661488      0.68%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     39676984     10.20%     93.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     26275965      6.76%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    388943864                       # Class of committed instruction
system.switch_cpus_1.commit.bw_lim_events     25391666                       # number cycles where commit BW limit reached
system.switch_cpus_1.rob.rob_reads          510985909                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         844031547                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.idleCycles                   138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.committedInsts         200000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           388943864                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.603960                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.603960                       # CPI: Total CPI of All Threads
system.switch_cpus_1.ipc                     1.655740                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.655740                       # IPC: Total IPC of All Threads
system.switch_cpus_1.int_regfile_reads      578977426                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     325714083                       # number of integer regfile writes
system.switch_cpus_1.fp_regfile_reads         5256975                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        2911659                       # number of floating regfile writes
system.switch_cpus_1.cc_regfile_reads       274135503                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      144556703                       # number of cc regfile writes
system.switch_cpus_1.misc_regfile_reads     172880884                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests       846023                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       422565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            385                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            156226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       547990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           60                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40380                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           267233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          267233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           444                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       155782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1268390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1269337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     51549760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               51581952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          166013                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           589472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000904                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 588939     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    533      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             589472                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          805521000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            664500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         634523000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
