#type; I2S_PCM; I2S/PCM Controller

#base; I2S0 0x01C22000
#base; I2S1 0x01C22400
#base; I2S2 0x01C22800; HDMI

#irq; I2S_PCM0 45
#irq; I2S_PCM1 46
#irq; I2S_PCM2 47

#regdef; I2S/PCM_CTL; 0x0000; I2S/PCM Control Register
#regdef; I2S/PCM_FMT0; 0x0004; I2S/PCM Format Register 0
#regdef; I2S/PCM_FMT1; 0x0008; I2S/PCM Format Register 1
#regdef; I2S/PCM_ISTA; 0x000C; I2S/PCM Interrupt Status Register
#regdef; I2S/PCM_RXFIFO; 0x0010; I2S/PCM RX FIFO Register
#regdef; I2S/PCM_FCTL; 0x0014; I2S/PCM FIFO Control Register
#regdef; I2S/PCM_FSTA; 0x0018; I2S/PCM FIFO Status Register
#regdef; I2S/PCM_INT; 0x001C; I2S/PCM DMA & Interrupt Control Register
#regdef; I2S/PCM_TXFIFO; 0x0020; I2S/PCM TX FIFO Register
#regdef; I2S/PCM_CLKD; 0x0024; I2S/PCM Clock Divide Register
#regdef; I2S/PCM_TXCNT; 0x0028; I2S/PCM TX Sample Counter Register
#regdef; I2S/PCM_RXCNT; 0x002C; I2S/PCM RX Sample Counter Register
#regdef; I2S/PCM_CHCFG; 0x0030; I2S/PCM Channel Configuration register
#regdef; I2S/PCM_TX0CHSEL; 0x0034; I2S/PCM TX0 Channel Configuration register I2S/PCM_TXnCHSEL
#regdef; I2S/PCM_TX1CHSEL; 0x0038; I2S/PCM TX1 Channel Select Register I2S/PCM_TXnCHSEL
#regdef; I2S/PCM_TX2CHSEL; 0x003C; I2S/PCM TX2 Channel Select Register I2S/PCM_TXnCHSEL
#regdef; I2S/PCM_TX3CHSEL; 0x0040; I2S/PCM TX3 Channel Select Register I2S/PCM_TXnCHSEL
#regdef; I2S/PCM_TX0CHMAP; 0x0044; I2S/PCM TX0 Channel Mapping Register I2S/PCM_TXnCHMAP
#regdef; I2S/PCM_TX1CHMAP; 0x0048; I2S/PCM TX1 Channel Mapping Register I2S/PCM_TXnCHMAP
#regdef; I2S/PCM_TX2CHMAP; 0x004C; I2S/PCM TX2 Channel Mapping Register I2S/PCM_TXnCHMAP
#regdef; I2S/PCM_TX3CHMAP; 0x0050; I2S/PCM TX3 Channel Mapping Register I2S/PCM_TXnCHMAP
#regdef; I2S/PCM_RXCHSEL; 0x0054; I2S/PCM RX Channel Select register
#regdef; I2S/PCM_RXCHMAP; 0x0058; I2S/PCM RX Channel Mapping Register

#typeend;
