

================================================================
== Vitis HLS Report for 'updateHidden'
================================================================
* Date:           Wed May 14 09:49:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.565 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_7_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_7_val" [../src/forward_fw.cpp:93]   --->   Operation 5 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_6_val" [../src/forward_fw.cpp:93]   --->   Operation 6 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_5_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_5_val" [../src/forward_fw.cpp:93]   --->   Operation 7 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_4_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_4_val" [../src/forward_fw.cpp:93]   --->   Operation 8 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_3_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_3_val" [../src/forward_fw.cpp:93]   --->   Operation 9 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_2_val" [../src/forward_fw.cpp:93]   --->   Operation 10 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_1_val" [../src/forward_fw.cpp:93]   --->   Operation 11 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_0_val" [../src/forward_fw.cpp:93]   --->   Operation 12 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_8 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3" [../src/forward_fw.cpp:93]   --->   Operation 13 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_9 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7" [../src/forward_fw.cpp:93]   --->   Operation 14 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.11ns)   --->   "%delta = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_8, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_9" [../src/forward_fw.cpp:93]   --->   Operation 15 'sub' 'delta' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln95_1 = sext i8 %delta" [../src/forward_fw.cpp:95]   --->   Operation 16 'sext' 'sext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln95_2 = sext i8 %input_0_val_read" [../src/forward_fw.cpp:95]   --->   Operation 17 'sext' 'sext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln95 = mul i12 %sext_ln95_1, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 18 'mul' 'mul_ln95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln95_3 = sext i8 %input_1_val_read" [../src/forward_fw.cpp:95]   --->   Operation 19 'sext' 'sext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [3/3] (1.45ns) (grouped into DSP with root node w_new_32)   --->   "%mul_ln95_1 = mul i12 %sext_ln95_1, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 20 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln95_4 = sext i8 %input_2_val_read" [../src/forward_fw.cpp:95]   --->   Operation 21 'sext' 'sext_ln95_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [3/3] (1.45ns) (grouped into DSP with root node w_new_33)   --->   "%mul_ln95_2 = mul i12 %sext_ln95_1, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 22 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln95_5 = sext i8 %input_3_val_read" [../src/forward_fw.cpp:95]   --->   Operation 23 'sext' 'sext_ln95_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [3/3] (1.45ns) (grouped into DSP with root node w_new_34)   --->   "%mul_ln95_3 = mul i12 %sext_ln95_1, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 24 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln95_6 = sext i8 %input_4_val_read" [../src/forward_fw.cpp:95]   --->   Operation 25 'sext' 'sext_ln95_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [3/3] (1.45ns) (grouped into DSP with root node w_new_35)   --->   "%mul_ln95_4 = mul i12 %sext_ln95_1, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 26 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln95_7 = sext i8 %input_5_val_read" [../src/forward_fw.cpp:95]   --->   Operation 27 'sext' 'sext_ln95_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (1.45ns) (grouped into DSP with root node w_new_36)   --->   "%mul_ln95_5 = mul i12 %sext_ln95_1, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 28 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln95_8 = sext i8 %input_6_val_read" [../src/forward_fw.cpp:95]   --->   Operation 29 'sext' 'sext_ln95_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (1.45ns) (grouped into DSP with root node w_new_37)   --->   "%mul_ln95_6 = mul i12 %sext_ln95_1, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 30 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln95_9 = sext i8 %input_7_val_read" [../src/forward_fw.cpp:95]   --->   Operation 31 'sext' 'sext_ln95_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (1.45ns) (grouped into DSP with root node w_new_38)   --->   "%mul_ln95_7 = mul i12 %sext_ln95_1, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 32 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_10 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2" [../src/forward_fw.cpp:93]   --->   Operation 33 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_11 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1" [../src/forward_fw.cpp:93]   --->   Operation 34 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_12 = load i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed" [../src/forward_fw.cpp:93]   --->   Operation 35 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_13 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6" [../src/forward_fw.cpp:93]   --->   Operation 36 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.11ns)   --->   "%delta_4 = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_10, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_13" [../src/forward_fw.cpp:93]   --->   Operation 37 'sub' 'delta_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln95_10 = sext i8 %delta_4" [../src/forward_fw.cpp:95]   --->   Operation 38 'sext' 'sext_ln95_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [3/3] (1.45ns) (grouped into DSP with root node w_new_39)   --->   "%mul_ln95_8 = mul i12 %sext_ln95_10, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 39 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [3/3] (1.45ns) (grouped into DSP with root node w_new_40)   --->   "%mul_ln95_9 = mul i12 %sext_ln95_10, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 40 'mul' 'mul_ln95_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [3/3] (1.45ns) (grouped into DSP with root node w_new_41)   --->   "%mul_ln95_10 = mul i12 %sext_ln95_10, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 41 'mul' 'mul_ln95_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [3/3] (1.45ns) (grouped into DSP with root node w_new_42)   --->   "%mul_ln95_11 = mul i12 %sext_ln95_10, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 42 'mul' 'mul_ln95_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [3/3] (1.45ns) (grouped into DSP with root node w_new_43)   --->   "%mul_ln95_12 = mul i12 %sext_ln95_10, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 43 'mul' 'mul_ln95_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [3/3] (1.45ns) (grouped into DSP with root node w_new_44)   --->   "%mul_ln95_13 = mul i12 %sext_ln95_10, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 44 'mul' 'mul_ln95_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [3/3] (1.45ns) (grouped into DSP with root node w_new_45)   --->   "%mul_ln95_14 = mul i12 %sext_ln95_10, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 45 'mul' 'mul_ln95_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [3/3] (1.45ns) (grouped into DSP with root node w_new_46)   --->   "%mul_ln95_15 = mul i12 %sext_ln95_10, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 46 'mul' 'mul_ln95_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_14 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5" [../src/forward_fw.cpp:93]   --->   Operation 47 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.11ns)   --->   "%delta_5 = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_11, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_14" [../src/forward_fw.cpp:93]   --->   Operation 48 'sub' 'delta_5' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln95_11 = sext i8 %delta_5" [../src/forward_fw.cpp:95]   --->   Operation 49 'sext' 'sext_ln95_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [3/3] (1.45ns) (grouped into DSP with root node w_new_47)   --->   "%mul_ln95_16 = mul i12 %sext_ln95_11, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 50 'mul' 'mul_ln95_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [3/3] (1.45ns) (grouped into DSP with root node w_new_48)   --->   "%mul_ln95_17 = mul i12 %sext_ln95_11, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 51 'mul' 'mul_ln95_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [3/3] (1.45ns) (grouped into DSP with root node w_new_49)   --->   "%mul_ln95_18 = mul i12 %sext_ln95_11, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 52 'mul' 'mul_ln95_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [3/3] (1.45ns) (grouped into DSP with root node w_new_50)   --->   "%mul_ln95_19 = mul i12 %sext_ln95_11, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 53 'mul' 'mul_ln95_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [3/3] (1.45ns) (grouped into DSP with root node w_new_51)   --->   "%mul_ln95_20 = mul i12 %sext_ln95_11, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 54 'mul' 'mul_ln95_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [3/3] (1.45ns) (grouped into DSP with root node w_new_52)   --->   "%mul_ln95_21 = mul i12 %sext_ln95_11, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 55 'mul' 'mul_ln95_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [3/3] (1.45ns) (grouped into DSP with root node w_new_53)   --->   "%mul_ln95_22 = mul i12 %sext_ln95_11, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 56 'mul' 'mul_ln95_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [3/3] (1.45ns) (grouped into DSP with root node w_new_54)   --->   "%mul_ln95_23 = mul i12 %sext_ln95_11, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 57 'mul' 'mul_ln95_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_15 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4" [../src/forward_fw.cpp:93]   --->   Operation 58 'load' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.11ns)   --->   "%delta_3 = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_12, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_15" [../src/forward_fw.cpp:93]   --->   Operation 59 'sub' 'delta_3' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln95_12 = sext i8 %delta_3" [../src/forward_fw.cpp:95]   --->   Operation 60 'sext' 'sext_ln95_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [3/3] (1.45ns) (grouped into DSP with root node w_new_55)   --->   "%mul_ln95_24 = mul i12 %sext_ln95_12, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 61 'mul' 'mul_ln95_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [3/3] (1.45ns) (grouped into DSP with root node w_new_56)   --->   "%mul_ln95_25 = mul i12 %sext_ln95_12, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 62 'mul' 'mul_ln95_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [3/3] (1.45ns) (grouped into DSP with root node w_new_57)   --->   "%mul_ln95_26 = mul i12 %sext_ln95_12, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 63 'mul' 'mul_ln95_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [3/3] (1.45ns) (grouped into DSP with root node w_new_58)   --->   "%mul_ln95_27 = mul i12 %sext_ln95_12, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 64 'mul' 'mul_ln95_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [3/3] (1.45ns) (grouped into DSP with root node w_new_59)   --->   "%mul_ln95_28 = mul i12 %sext_ln95_12, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 65 'mul' 'mul_ln95_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [3/3] (1.45ns) (grouped into DSP with root node w_new_60)   --->   "%mul_ln95_29 = mul i12 %sext_ln95_12, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 66 'mul' 'mul_ln95_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [3/3] (1.45ns) (grouped into DSP with root node w_new_61)   --->   "%mul_ln95_30 = mul i12 %sext_ln95_12, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 67 'mul' 'mul_ln95_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [3/3] (1.45ns) (grouped into DSP with root node w_new_62)   --->   "%mul_ln95_31 = mul i12 %sext_ln95_12, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 68 'mul' 'mul_ln95_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 69 [2/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln95 = mul i12 %sext_ln95_1, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 69 'mul' 'mul_ln95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [2/3] (1.45ns) (grouped into DSP with root node w_new_32)   --->   "%mul_ln95_1 = mul i12 %sext_ln95_1, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 70 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [2/3] (1.45ns) (grouped into DSP with root node w_new_33)   --->   "%mul_ln95_2 = mul i12 %sext_ln95_1, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 71 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [2/3] (1.45ns) (grouped into DSP with root node w_new_34)   --->   "%mul_ln95_3 = mul i12 %sext_ln95_1, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 72 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [2/3] (1.45ns) (grouped into DSP with root node w_new_35)   --->   "%mul_ln95_4 = mul i12 %sext_ln95_1, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 73 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [2/3] (1.45ns) (grouped into DSP with root node w_new_36)   --->   "%mul_ln95_5 = mul i12 %sext_ln95_1, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 74 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (1.45ns) (grouped into DSP with root node w_new_37)   --->   "%mul_ln95_6 = mul i12 %sext_ln95_1, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 75 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [2/3] (1.45ns) (grouped into DSP with root node w_new_38)   --->   "%mul_ln95_7 = mul i12 %sext_ln95_1, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 76 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [2/3] (1.45ns) (grouped into DSP with root node w_new_39)   --->   "%mul_ln95_8 = mul i12 %sext_ln95_10, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 77 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [2/3] (1.45ns) (grouped into DSP with root node w_new_40)   --->   "%mul_ln95_9 = mul i12 %sext_ln95_10, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 78 'mul' 'mul_ln95_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [2/3] (1.45ns) (grouped into DSP with root node w_new_41)   --->   "%mul_ln95_10 = mul i12 %sext_ln95_10, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 79 'mul' 'mul_ln95_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [2/3] (1.45ns) (grouped into DSP with root node w_new_42)   --->   "%mul_ln95_11 = mul i12 %sext_ln95_10, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 80 'mul' 'mul_ln95_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [2/3] (1.45ns) (grouped into DSP with root node w_new_43)   --->   "%mul_ln95_12 = mul i12 %sext_ln95_10, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 81 'mul' 'mul_ln95_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [2/3] (1.45ns) (grouped into DSP with root node w_new_44)   --->   "%mul_ln95_13 = mul i12 %sext_ln95_10, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 82 'mul' 'mul_ln95_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [2/3] (1.45ns) (grouped into DSP with root node w_new_45)   --->   "%mul_ln95_14 = mul i12 %sext_ln95_10, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 83 'mul' 'mul_ln95_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [2/3] (1.45ns) (grouped into DSP with root node w_new_46)   --->   "%mul_ln95_15 = mul i12 %sext_ln95_10, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 84 'mul' 'mul_ln95_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [2/3] (1.45ns) (grouped into DSP with root node w_new_47)   --->   "%mul_ln95_16 = mul i12 %sext_ln95_11, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 85 'mul' 'mul_ln95_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [2/3] (1.45ns) (grouped into DSP with root node w_new_48)   --->   "%mul_ln95_17 = mul i12 %sext_ln95_11, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 86 'mul' 'mul_ln95_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [2/3] (1.45ns) (grouped into DSP with root node w_new_49)   --->   "%mul_ln95_18 = mul i12 %sext_ln95_11, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 87 'mul' 'mul_ln95_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [2/3] (1.45ns) (grouped into DSP with root node w_new_50)   --->   "%mul_ln95_19 = mul i12 %sext_ln95_11, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 88 'mul' 'mul_ln95_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [2/3] (1.45ns) (grouped into DSP with root node w_new_51)   --->   "%mul_ln95_20 = mul i12 %sext_ln95_11, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 89 'mul' 'mul_ln95_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [2/3] (1.45ns) (grouped into DSP with root node w_new_52)   --->   "%mul_ln95_21 = mul i12 %sext_ln95_11, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 90 'mul' 'mul_ln95_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [2/3] (1.45ns) (grouped into DSP with root node w_new_53)   --->   "%mul_ln95_22 = mul i12 %sext_ln95_11, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 91 'mul' 'mul_ln95_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [2/3] (1.45ns) (grouped into DSP with root node w_new_54)   --->   "%mul_ln95_23 = mul i12 %sext_ln95_11, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 92 'mul' 'mul_ln95_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [2/3] (1.45ns) (grouped into DSP with root node w_new_55)   --->   "%mul_ln95_24 = mul i12 %sext_ln95_12, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 93 'mul' 'mul_ln95_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [2/3] (1.45ns) (grouped into DSP with root node w_new_56)   --->   "%mul_ln95_25 = mul i12 %sext_ln95_12, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 94 'mul' 'mul_ln95_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [2/3] (1.45ns) (grouped into DSP with root node w_new_57)   --->   "%mul_ln95_26 = mul i12 %sext_ln95_12, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 95 'mul' 'mul_ln95_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [2/3] (1.45ns) (grouped into DSP with root node w_new_58)   --->   "%mul_ln95_27 = mul i12 %sext_ln95_12, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 96 'mul' 'mul_ln95_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [2/3] (1.45ns) (grouped into DSP with root node w_new_59)   --->   "%mul_ln95_28 = mul i12 %sext_ln95_12, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 97 'mul' 'mul_ln95_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [2/3] (1.45ns) (grouped into DSP with root node w_new_60)   --->   "%mul_ln95_29 = mul i12 %sext_ln95_12, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 98 'mul' 'mul_ln95_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [2/3] (1.45ns) (grouped into DSP with root node w_new_61)   --->   "%mul_ln95_30 = mul i12 %sext_ln95_12, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 99 'mul' 'mul_ln95_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [2/3] (1.45ns) (grouped into DSP with root node w_new_62)   --->   "%mul_ln95_31 = mul i12 %sext_ln95_12, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 100 'mul' 'mul_ln95_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%W1_0_0_load = load i2 %W1_0_0" [../src/forward_fw.cpp:95]   --->   Operation 101 'load' 'W1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i2 %W1_0_0_load" [../src/forward_fw.cpp:95]   --->   Operation 102 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node w_new)   --->   "%mul_ln95 = mul i12 %sext_ln95_1, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 103 'mul' 'mul_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i12 %mul_ln95, i12 %sext_ln95" [../src/forward_fw.cpp:95]   --->   Operation 104 'add' 'w_new' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node w_new_32)   --->   "%mul_ln95_1 = mul i12 %sext_ln95_1, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 105 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node w_new_33)   --->   "%mul_ln95_2 = mul i12 %sext_ln95_1, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 106 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/3] (0.00ns) (grouped into DSP with root node w_new_34)   --->   "%mul_ln95_3 = mul i12 %sext_ln95_1, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 107 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node w_new_35)   --->   "%mul_ln95_4 = mul i12 %sext_ln95_1, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 108 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node w_new_36)   --->   "%mul_ln95_5 = mul i12 %sext_ln95_1, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 109 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node w_new_37)   --->   "%mul_ln95_6 = mul i12 %sext_ln95_1, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 110 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node w_new_38)   --->   "%mul_ln95_7 = mul i12 %sext_ln95_1, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 111 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node w_new_39)   --->   "%mul_ln95_8 = mul i12 %sext_ln95_10, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 112 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node w_new_40)   --->   "%mul_ln95_9 = mul i12 %sext_ln95_10, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 113 'mul' 'mul_ln95_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node w_new_41)   --->   "%mul_ln95_10 = mul i12 %sext_ln95_10, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 114 'mul' 'mul_ln95_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node w_new_42)   --->   "%mul_ln95_11 = mul i12 %sext_ln95_10, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 115 'mul' 'mul_ln95_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node w_new_43)   --->   "%mul_ln95_12 = mul i12 %sext_ln95_10, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 116 'mul' 'mul_ln95_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node w_new_44)   --->   "%mul_ln95_13 = mul i12 %sext_ln95_10, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 117 'mul' 'mul_ln95_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node w_new_45)   --->   "%mul_ln95_14 = mul i12 %sext_ln95_10, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 118 'mul' 'mul_ln95_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node w_new_46)   --->   "%mul_ln95_15 = mul i12 %sext_ln95_10, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 119 'mul' 'mul_ln95_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node w_new_47)   --->   "%mul_ln95_16 = mul i12 %sext_ln95_11, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 120 'mul' 'mul_ln95_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node w_new_48)   --->   "%mul_ln95_17 = mul i12 %sext_ln95_11, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 121 'mul' 'mul_ln95_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/3] (0.00ns) (grouped into DSP with root node w_new_49)   --->   "%mul_ln95_18 = mul i12 %sext_ln95_11, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 122 'mul' 'mul_ln95_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/3] (0.00ns) (grouped into DSP with root node w_new_50)   --->   "%mul_ln95_19 = mul i12 %sext_ln95_11, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 123 'mul' 'mul_ln95_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node w_new_51)   --->   "%mul_ln95_20 = mul i12 %sext_ln95_11, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 124 'mul' 'mul_ln95_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node w_new_52)   --->   "%mul_ln95_21 = mul i12 %sext_ln95_11, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 125 'mul' 'mul_ln95_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node w_new_53)   --->   "%mul_ln95_22 = mul i12 %sext_ln95_11, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 126 'mul' 'mul_ln95_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node w_new_54)   --->   "%mul_ln95_23 = mul i12 %sext_ln95_11, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 127 'mul' 'mul_ln95_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node w_new_55)   --->   "%mul_ln95_24 = mul i12 %sext_ln95_12, i12 %sext_ln95_2" [../src/forward_fw.cpp:95]   --->   Operation 128 'mul' 'mul_ln95_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node w_new_56)   --->   "%mul_ln95_25 = mul i12 %sext_ln95_12, i12 %sext_ln95_3" [../src/forward_fw.cpp:95]   --->   Operation 129 'mul' 'mul_ln95_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node w_new_57)   --->   "%mul_ln95_26 = mul i12 %sext_ln95_12, i12 %sext_ln95_4" [../src/forward_fw.cpp:95]   --->   Operation 130 'mul' 'mul_ln95_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node w_new_58)   --->   "%mul_ln95_27 = mul i12 %sext_ln95_12, i12 %sext_ln95_5" [../src/forward_fw.cpp:95]   --->   Operation 131 'mul' 'mul_ln95_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node w_new_59)   --->   "%mul_ln95_28 = mul i12 %sext_ln95_12, i12 %sext_ln95_6" [../src/forward_fw.cpp:95]   --->   Operation 132 'mul' 'mul_ln95_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node w_new_60)   --->   "%mul_ln95_29 = mul i12 %sext_ln95_12, i12 %sext_ln95_7" [../src/forward_fw.cpp:95]   --->   Operation 133 'mul' 'mul_ln95_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node w_new_61)   --->   "%mul_ln95_30 = mul i12 %sext_ln95_12, i12 %sext_ln95_8" [../src/forward_fw.cpp:95]   --->   Operation 134 'mul' 'mul_ln95_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node w_new_62)   --->   "%mul_ln95_31 = mul i12 %sext_ln95_12, i12 %sext_ln95_9" [../src/forward_fw.cpp:95]   --->   Operation 135 'mul' 'mul_ln95_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%W1_1_0_load = load i2 %W1_1_0" [../src/forward_fw.cpp:95]   --->   Operation 136 'load' 'W1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln95_13 = sext i2 %W1_1_0_load" [../src/forward_fw.cpp:95]   --->   Operation 137 'sext' 'sext_ln95_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_32 = add i12 %mul_ln95_1, i12 %sext_ln95_13" [../src/forward_fw.cpp:95]   --->   Operation 138 'add' 'w_new_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%W1_2_0_load = load i2 %W1_2_0" [../src/forward_fw.cpp:95]   --->   Operation 139 'load' 'W1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln95_14 = sext i2 %W1_2_0_load" [../src/forward_fw.cpp:95]   --->   Operation 140 'sext' 'sext_ln95_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_33 = add i12 %mul_ln95_2, i12 %sext_ln95_14" [../src/forward_fw.cpp:95]   --->   Operation 141 'add' 'w_new_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%W1_3_0_load = load i2 %W1_3_0" [../src/forward_fw.cpp:95]   --->   Operation 142 'load' 'W1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln95_15 = sext i2 %W1_3_0_load" [../src/forward_fw.cpp:95]   --->   Operation 143 'sext' 'sext_ln95_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_34 = add i12 %mul_ln95_3, i12 %sext_ln95_15" [../src/forward_fw.cpp:95]   --->   Operation 144 'add' 'w_new_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%W1_4_0_load = load i2 %W1_4_0" [../src/forward_fw.cpp:95]   --->   Operation 145 'load' 'W1_4_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln95_16 = sext i2 %W1_4_0_load" [../src/forward_fw.cpp:95]   --->   Operation 146 'sext' 'sext_ln95_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_35 = add i12 %mul_ln95_4, i12 %sext_ln95_16" [../src/forward_fw.cpp:95]   --->   Operation 147 'add' 'w_new_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%W1_5_0_load = load i2 %W1_5_0" [../src/forward_fw.cpp:95]   --->   Operation 148 'load' 'W1_5_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln95_17 = sext i2 %W1_5_0_load" [../src/forward_fw.cpp:95]   --->   Operation 149 'sext' 'sext_ln95_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_36 = add i12 %mul_ln95_5, i12 %sext_ln95_17" [../src/forward_fw.cpp:95]   --->   Operation 150 'add' 'w_new_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%W1_6_0_load = load i2 %W1_6_0" [../src/forward_fw.cpp:95]   --->   Operation 151 'load' 'W1_6_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln95_18 = sext i2 %W1_6_0_load" [../src/forward_fw.cpp:95]   --->   Operation 152 'sext' 'sext_ln95_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_37 = add i12 %mul_ln95_6, i12 %sext_ln95_18" [../src/forward_fw.cpp:95]   --->   Operation 153 'add' 'w_new_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%W1_7_0_load = load i2 %W1_7_0" [../src/forward_fw.cpp:95]   --->   Operation 154 'load' 'W1_7_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln95_19 = sext i2 %W1_7_0_load" [../src/forward_fw.cpp:95]   --->   Operation 155 'sext' 'sext_ln95_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_38 = add i12 %mul_ln95_7, i12 %sext_ln95_19" [../src/forward_fw.cpp:95]   --->   Operation 156 'add' 'w_new_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%W1_0_1_load = load i2 %W1_0_1" [../src/forward_fw.cpp:95]   --->   Operation 157 'load' 'W1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln95_20 = sext i2 %W1_0_1_load" [../src/forward_fw.cpp:95]   --->   Operation 158 'sext' 'sext_ln95_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_39 = add i12 %mul_ln95_8, i12 %sext_ln95_20" [../src/forward_fw.cpp:95]   --->   Operation 159 'add' 'w_new_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%W1_1_1_load = load i2 %W1_1_1" [../src/forward_fw.cpp:95]   --->   Operation 160 'load' 'W1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln95_21 = sext i2 %W1_1_1_load" [../src/forward_fw.cpp:95]   --->   Operation 161 'sext' 'sext_ln95_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_40 = add i12 %mul_ln95_9, i12 %sext_ln95_21" [../src/forward_fw.cpp:95]   --->   Operation 162 'add' 'w_new_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%W1_2_1_load = load i2 %W1_2_1" [../src/forward_fw.cpp:95]   --->   Operation 163 'load' 'W1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln95_22 = sext i2 %W1_2_1_load" [../src/forward_fw.cpp:95]   --->   Operation 164 'sext' 'sext_ln95_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_41 = add i12 %mul_ln95_10, i12 %sext_ln95_22" [../src/forward_fw.cpp:95]   --->   Operation 165 'add' 'w_new_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%W1_3_1_load = load i2 %W1_3_1" [../src/forward_fw.cpp:95]   --->   Operation 166 'load' 'W1_3_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln95_23 = sext i2 %W1_3_1_load" [../src/forward_fw.cpp:95]   --->   Operation 167 'sext' 'sext_ln95_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_42 = add i12 %mul_ln95_11, i12 %sext_ln95_23" [../src/forward_fw.cpp:95]   --->   Operation 168 'add' 'w_new_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%W1_4_1_load = load i2 %W1_4_1" [../src/forward_fw.cpp:95]   --->   Operation 169 'load' 'W1_4_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln95_24 = sext i2 %W1_4_1_load" [../src/forward_fw.cpp:95]   --->   Operation 170 'sext' 'sext_ln95_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_43 = add i12 %mul_ln95_12, i12 %sext_ln95_24" [../src/forward_fw.cpp:95]   --->   Operation 171 'add' 'w_new_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%W1_5_1_load = load i2 %W1_5_1" [../src/forward_fw.cpp:95]   --->   Operation 172 'load' 'W1_5_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln95_25 = sext i2 %W1_5_1_load" [../src/forward_fw.cpp:95]   --->   Operation 173 'sext' 'sext_ln95_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_44 = add i12 %mul_ln95_13, i12 %sext_ln95_25" [../src/forward_fw.cpp:95]   --->   Operation 174 'add' 'w_new_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%W1_6_1_load = load i2 %W1_6_1" [../src/forward_fw.cpp:95]   --->   Operation 175 'load' 'W1_6_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln95_26 = sext i2 %W1_6_1_load" [../src/forward_fw.cpp:95]   --->   Operation 176 'sext' 'sext_ln95_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_45 = add i12 %mul_ln95_14, i12 %sext_ln95_26" [../src/forward_fw.cpp:95]   --->   Operation 177 'add' 'w_new_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%W1_7_1_load = load i2 %W1_7_1" [../src/forward_fw.cpp:95]   --->   Operation 178 'load' 'W1_7_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln95_27 = sext i2 %W1_7_1_load" [../src/forward_fw.cpp:95]   --->   Operation 179 'sext' 'sext_ln95_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_46 = add i12 %mul_ln95_15, i12 %sext_ln95_27" [../src/forward_fw.cpp:95]   --->   Operation 180 'add' 'w_new_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%W1_0_2_load = load i2 %W1_0_2" [../src/forward_fw.cpp:95]   --->   Operation 181 'load' 'W1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln95_28 = sext i2 %W1_0_2_load" [../src/forward_fw.cpp:95]   --->   Operation 182 'sext' 'sext_ln95_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_47 = add i12 %mul_ln95_16, i12 %sext_ln95_28" [../src/forward_fw.cpp:95]   --->   Operation 183 'add' 'w_new_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%W1_1_2_load = load i2 %W1_1_2" [../src/forward_fw.cpp:95]   --->   Operation 184 'load' 'W1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln95_29 = sext i2 %W1_1_2_load" [../src/forward_fw.cpp:95]   --->   Operation 185 'sext' 'sext_ln95_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_48 = add i12 %mul_ln95_17, i12 %sext_ln95_29" [../src/forward_fw.cpp:95]   --->   Operation 186 'add' 'w_new_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%W1_2_2_load = load i2 %W1_2_2" [../src/forward_fw.cpp:95]   --->   Operation 187 'load' 'W1_2_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln95_30 = sext i2 %W1_2_2_load" [../src/forward_fw.cpp:95]   --->   Operation 188 'sext' 'sext_ln95_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_49 = add i12 %mul_ln95_18, i12 %sext_ln95_30" [../src/forward_fw.cpp:95]   --->   Operation 189 'add' 'w_new_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%W1_3_2_load = load i2 %W1_3_2" [../src/forward_fw.cpp:95]   --->   Operation 190 'load' 'W1_3_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln95_31 = sext i2 %W1_3_2_load" [../src/forward_fw.cpp:95]   --->   Operation 191 'sext' 'sext_ln95_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_50 = add i12 %mul_ln95_19, i12 %sext_ln95_31" [../src/forward_fw.cpp:95]   --->   Operation 192 'add' 'w_new_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%W1_4_2_load = load i2 %W1_4_2" [../src/forward_fw.cpp:95]   --->   Operation 193 'load' 'W1_4_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln95_32 = sext i2 %W1_4_2_load" [../src/forward_fw.cpp:95]   --->   Operation 194 'sext' 'sext_ln95_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_51 = add i12 %mul_ln95_20, i12 %sext_ln95_32" [../src/forward_fw.cpp:95]   --->   Operation 195 'add' 'w_new_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%W1_5_2_load = load i2 %W1_5_2" [../src/forward_fw.cpp:95]   --->   Operation 196 'load' 'W1_5_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln95_33 = sext i2 %W1_5_2_load" [../src/forward_fw.cpp:95]   --->   Operation 197 'sext' 'sext_ln95_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_52 = add i12 %mul_ln95_21, i12 %sext_ln95_33" [../src/forward_fw.cpp:95]   --->   Operation 198 'add' 'w_new_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%W1_6_2_load = load i2 %W1_6_2" [../src/forward_fw.cpp:95]   --->   Operation 199 'load' 'W1_6_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln95_34 = sext i2 %W1_6_2_load" [../src/forward_fw.cpp:95]   --->   Operation 200 'sext' 'sext_ln95_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_53 = add i12 %mul_ln95_22, i12 %sext_ln95_34" [../src/forward_fw.cpp:95]   --->   Operation 201 'add' 'w_new_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%W1_7_2_load = load i2 %W1_7_2" [../src/forward_fw.cpp:95]   --->   Operation 202 'load' 'W1_7_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln95_35 = sext i2 %W1_7_2_load" [../src/forward_fw.cpp:95]   --->   Operation 203 'sext' 'sext_ln95_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_54 = add i12 %mul_ln95_23, i12 %sext_ln95_35" [../src/forward_fw.cpp:95]   --->   Operation 204 'add' 'w_new_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%W1_0_3_load = load i2 %W1_0_3" [../src/forward_fw.cpp:95]   --->   Operation 205 'load' 'W1_0_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln95_36 = sext i2 %W1_0_3_load" [../src/forward_fw.cpp:95]   --->   Operation 206 'sext' 'sext_ln95_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_55 = add i12 %mul_ln95_24, i12 %sext_ln95_36" [../src/forward_fw.cpp:95]   --->   Operation 207 'add' 'w_new_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%W1_1_3_load = load i2 %W1_1_3" [../src/forward_fw.cpp:95]   --->   Operation 208 'load' 'W1_1_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln95_37 = sext i2 %W1_1_3_load" [../src/forward_fw.cpp:95]   --->   Operation 209 'sext' 'sext_ln95_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_56 = add i12 %mul_ln95_25, i12 %sext_ln95_37" [../src/forward_fw.cpp:95]   --->   Operation 210 'add' 'w_new_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%W1_2_3_load = load i2 %W1_2_3" [../src/forward_fw.cpp:95]   --->   Operation 211 'load' 'W1_2_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln95_38 = sext i2 %W1_2_3_load" [../src/forward_fw.cpp:95]   --->   Operation 212 'sext' 'sext_ln95_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_57 = add i12 %mul_ln95_26, i12 %sext_ln95_38" [../src/forward_fw.cpp:95]   --->   Operation 213 'add' 'w_new_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%W1_3_3_load = load i2 %W1_3_3" [../src/forward_fw.cpp:95]   --->   Operation 214 'load' 'W1_3_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln95_39 = sext i2 %W1_3_3_load" [../src/forward_fw.cpp:95]   --->   Operation 215 'sext' 'sext_ln95_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_58 = add i12 %mul_ln95_27, i12 %sext_ln95_39" [../src/forward_fw.cpp:95]   --->   Operation 216 'add' 'w_new_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%W1_4_3_load = load i2 %W1_4_3" [../src/forward_fw.cpp:95]   --->   Operation 217 'load' 'W1_4_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln95_40 = sext i2 %W1_4_3_load" [../src/forward_fw.cpp:95]   --->   Operation 218 'sext' 'sext_ln95_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_59 = add i12 %mul_ln95_28, i12 %sext_ln95_40" [../src/forward_fw.cpp:95]   --->   Operation 219 'add' 'w_new_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%W1_5_3_load = load i2 %W1_5_3" [../src/forward_fw.cpp:95]   --->   Operation 220 'load' 'W1_5_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln95_41 = sext i2 %W1_5_3_load" [../src/forward_fw.cpp:95]   --->   Operation 221 'sext' 'sext_ln95_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_60 = add i12 %mul_ln95_29, i12 %sext_ln95_41" [../src/forward_fw.cpp:95]   --->   Operation 222 'add' 'w_new_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%W1_6_3_load = load i2 %W1_6_3" [../src/forward_fw.cpp:95]   --->   Operation 223 'load' 'W1_6_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln95_42 = sext i2 %W1_6_3_load" [../src/forward_fw.cpp:95]   --->   Operation 224 'sext' 'sext_ln95_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_61 = add i12 %mul_ln95_30, i12 %sext_ln95_42" [../src/forward_fw.cpp:95]   --->   Operation 225 'add' 'w_new_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%W1_7_3_load = load i2 %W1_7_3" [../src/forward_fw.cpp:95]   --->   Operation 226 'load' 'W1_7_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln95_43 = sext i2 %W1_7_3_load" [../src/forward_fw.cpp:95]   --->   Operation 227 'sext' 'sext_ln95_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_62 = add i12 %mul_ln95_31, i12 %sext_ln95_43" [../src/forward_fw.cpp:95]   --->   Operation 228 'add' 'w_new_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.09>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [../src/forward_fw.cpp:93]   --->   Operation 229 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i12 %mul_ln95, i12 %sext_ln95" [../src/forward_fw.cpp:95]   --->   Operation 230 'add' 'w_new' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 231 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.99ns)   --->   "%select_ln97 = select i1 %tmp, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 232 'select' 'select_ln97' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 233 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_32 = add i12 %mul_ln95_1, i12 %sext_ln95_13" [../src/forward_fw.cpp:95]   --->   Operation 233 'add' 'w_new_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_32, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 234 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.99ns)   --->   "%select_ln97_1 = select i1 %tmp_1, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 235 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_33 = add i12 %mul_ln95_2, i12 %sext_ln95_14" [../src/forward_fw.cpp:95]   --->   Operation 236 'add' 'w_new_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_33, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 237 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.99ns)   --->   "%select_ln97_2 = select i1 %tmp_2, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 238 'select' 'select_ln97_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 239 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_34 = add i12 %mul_ln95_3, i12 %sext_ln95_15" [../src/forward_fw.cpp:95]   --->   Operation 239 'add' 'w_new_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_34, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 240 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.99ns)   --->   "%select_ln97_3 = select i1 %tmp_3, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 241 'select' 'select_ln97_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_35 = add i12 %mul_ln95_4, i12 %sext_ln95_16" [../src/forward_fw.cpp:95]   --->   Operation 242 'add' 'w_new_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_35, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 243 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.99ns)   --->   "%select_ln97_4 = select i1 %tmp_4, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 244 'select' 'select_ln97_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_36 = add i12 %mul_ln95_5, i12 %sext_ln95_17" [../src/forward_fw.cpp:95]   --->   Operation 245 'add' 'w_new_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_36, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 246 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.99ns)   --->   "%select_ln97_5 = select i1 %tmp_5, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 247 'select' 'select_ln97_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 248 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_37 = add i12 %mul_ln95_6, i12 %sext_ln95_18" [../src/forward_fw.cpp:95]   --->   Operation 248 'add' 'w_new_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_37, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 249 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.99ns)   --->   "%select_ln97_6 = select i1 %tmp_6, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 250 'select' 'select_ln97_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 251 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_38 = add i12 %mul_ln95_7, i12 %sext_ln95_19" [../src/forward_fw.cpp:95]   --->   Operation 251 'add' 'w_new_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_38, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 252 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.99ns)   --->   "%select_ln97_7 = select i1 %tmp_7, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 253 'select' 'select_ln97_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 254 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_39 = add i12 %mul_ln95_8, i12 %sext_ln95_20" [../src/forward_fw.cpp:95]   --->   Operation 254 'add' 'w_new_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_39, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 255 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.99ns)   --->   "%select_ln97_8 = select i1 %tmp_8, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 256 'select' 'select_ln97_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 257 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_40 = add i12 %mul_ln95_9, i12 %sext_ln95_21" [../src/forward_fw.cpp:95]   --->   Operation 257 'add' 'w_new_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_40, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 258 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.99ns)   --->   "%select_ln97_9 = select i1 %tmp_9, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 259 'select' 'select_ln97_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 260 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_41 = add i12 %mul_ln95_10, i12 %sext_ln95_22" [../src/forward_fw.cpp:95]   --->   Operation 260 'add' 'w_new_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_41, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 261 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.99ns)   --->   "%select_ln97_10 = select i1 %tmp_10, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 262 'select' 'select_ln97_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 263 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_42 = add i12 %mul_ln95_11, i12 %sext_ln95_23" [../src/forward_fw.cpp:95]   --->   Operation 263 'add' 'w_new_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_42, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 264 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.99ns)   --->   "%select_ln97_11 = select i1 %tmp_11, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 265 'select' 'select_ln97_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 266 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_43 = add i12 %mul_ln95_12, i12 %sext_ln95_24" [../src/forward_fw.cpp:95]   --->   Operation 266 'add' 'w_new_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_43, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 267 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.99ns)   --->   "%select_ln97_12 = select i1 %tmp_12, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 268 'select' 'select_ln97_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 269 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_44 = add i12 %mul_ln95_13, i12 %sext_ln95_25" [../src/forward_fw.cpp:95]   --->   Operation 269 'add' 'w_new_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_44, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 270 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.99ns)   --->   "%select_ln97_13 = select i1 %tmp_13, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 271 'select' 'select_ln97_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 272 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_45 = add i12 %mul_ln95_14, i12 %sext_ln95_26" [../src/forward_fw.cpp:95]   --->   Operation 272 'add' 'w_new_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_45, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 273 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.99ns)   --->   "%select_ln97_14 = select i1 %tmp_14, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 274 'select' 'select_ln97_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 275 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_46 = add i12 %mul_ln95_15, i12 %sext_ln95_27" [../src/forward_fw.cpp:95]   --->   Operation 275 'add' 'w_new_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_46, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 276 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.99ns)   --->   "%select_ln97_15 = select i1 %tmp_15, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 277 'select' 'select_ln97_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 278 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_47 = add i12 %mul_ln95_16, i12 %sext_ln95_28" [../src/forward_fw.cpp:95]   --->   Operation 278 'add' 'w_new_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_47, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 279 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.99ns)   --->   "%select_ln97_16 = select i1 %tmp_16, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 280 'select' 'select_ln97_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 281 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_48 = add i12 %mul_ln95_17, i12 %sext_ln95_29" [../src/forward_fw.cpp:95]   --->   Operation 281 'add' 'w_new_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_48, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 282 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.99ns)   --->   "%select_ln97_17 = select i1 %tmp_17, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 283 'select' 'select_ln97_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 284 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_49 = add i12 %mul_ln95_18, i12 %sext_ln95_30" [../src/forward_fw.cpp:95]   --->   Operation 284 'add' 'w_new_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_49, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 285 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.99ns)   --->   "%select_ln97_18 = select i1 %tmp_18, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 286 'select' 'select_ln97_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 287 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_50 = add i12 %mul_ln95_19, i12 %sext_ln95_31" [../src/forward_fw.cpp:95]   --->   Operation 287 'add' 'w_new_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_50, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 288 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.99ns)   --->   "%select_ln97_19 = select i1 %tmp_19, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 289 'select' 'select_ln97_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 290 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_51 = add i12 %mul_ln95_20, i12 %sext_ln95_32" [../src/forward_fw.cpp:95]   --->   Operation 290 'add' 'w_new_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_51, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 291 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.99ns)   --->   "%select_ln97_20 = select i1 %tmp_20, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 292 'select' 'select_ln97_20' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 293 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_52 = add i12 %mul_ln95_21, i12 %sext_ln95_33" [../src/forward_fw.cpp:95]   --->   Operation 293 'add' 'w_new_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_52, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 294 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.99ns)   --->   "%select_ln97_21 = select i1 %tmp_21, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 295 'select' 'select_ln97_21' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 296 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_53 = add i12 %mul_ln95_22, i12 %sext_ln95_34" [../src/forward_fw.cpp:95]   --->   Operation 296 'add' 'w_new_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_53, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 297 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.99ns)   --->   "%select_ln97_22 = select i1 %tmp_22, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 298 'select' 'select_ln97_22' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 299 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_54 = add i12 %mul_ln95_23, i12 %sext_ln95_35" [../src/forward_fw.cpp:95]   --->   Operation 299 'add' 'w_new_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_54, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 300 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.99ns)   --->   "%select_ln97_23 = select i1 %tmp_23, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 301 'select' 'select_ln97_23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 302 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_55 = add i12 %mul_ln95_24, i12 %sext_ln95_36" [../src/forward_fw.cpp:95]   --->   Operation 302 'add' 'w_new_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_55, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 303 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.99ns)   --->   "%select_ln97_24 = select i1 %tmp_24, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 304 'select' 'select_ln97_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 305 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_56 = add i12 %mul_ln95_25, i12 %sext_ln95_37" [../src/forward_fw.cpp:95]   --->   Operation 305 'add' 'w_new_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_56, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 306 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.99ns)   --->   "%select_ln97_25 = select i1 %tmp_25, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 307 'select' 'select_ln97_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 308 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_57 = add i12 %mul_ln95_26, i12 %sext_ln95_38" [../src/forward_fw.cpp:95]   --->   Operation 308 'add' 'w_new_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_57, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 309 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.99ns)   --->   "%select_ln97_26 = select i1 %tmp_26, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 310 'select' 'select_ln97_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 311 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_58 = add i12 %mul_ln95_27, i12 %sext_ln95_39" [../src/forward_fw.cpp:95]   --->   Operation 311 'add' 'w_new_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_58, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 312 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.99ns)   --->   "%select_ln97_27 = select i1 %tmp_27, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 313 'select' 'select_ln97_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 314 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_59 = add i12 %mul_ln95_28, i12 %sext_ln95_40" [../src/forward_fw.cpp:95]   --->   Operation 314 'add' 'w_new_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_59, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 315 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.99ns)   --->   "%select_ln97_28 = select i1 %tmp_28, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 316 'select' 'select_ln97_28' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 317 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_60 = add i12 %mul_ln95_29, i12 %sext_ln95_41" [../src/forward_fw.cpp:95]   --->   Operation 317 'add' 'w_new_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_60, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 318 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.99ns)   --->   "%select_ln97_29 = select i1 %tmp_29, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 319 'select' 'select_ln97_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 320 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_61 = add i12 %mul_ln95_30, i12 %sext_ln95_42" [../src/forward_fw.cpp:95]   --->   Operation 320 'add' 'w_new_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_61, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 321 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.99ns)   --->   "%select_ln97_30 = select i1 %tmp_30, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 322 'select' 'select_ln97_30' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 323 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_62 = add i12 %mul_ln95_31, i12 %sext_ln95_43" [../src/forward_fw.cpp:95]   --->   Operation 323 'add' 'w_new_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_62, i32 11" [../src/forward_fw.cpp:97]   --->   Operation 324 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.99ns)   --->   "%select_ln97_31 = select i1 %tmp_31, i2 3, i2 1" [../src/forward_fw.cpp:97]   --->   Operation 325 'select' 'select_ln97_31' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97, i2 %W1_0_0" [../src/forward_fw.cpp:97]   --->   Operation 326 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_8, i2 %W1_0_1" [../src/forward_fw.cpp:97]   --->   Operation 327 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_16, i2 %W1_0_2" [../src/forward_fw.cpp:97]   --->   Operation 328 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_24, i2 %W1_0_3" [../src/forward_fw.cpp:97]   --->   Operation 329 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_1, i2 %W1_1_0" [../src/forward_fw.cpp:97]   --->   Operation 330 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_9, i2 %W1_1_1" [../src/forward_fw.cpp:97]   --->   Operation 331 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_17, i2 %W1_1_2" [../src/forward_fw.cpp:97]   --->   Operation 332 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_25, i2 %W1_1_3" [../src/forward_fw.cpp:97]   --->   Operation 333 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_2, i2 %W1_2_0" [../src/forward_fw.cpp:97]   --->   Operation 334 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_10, i2 %W1_2_1" [../src/forward_fw.cpp:97]   --->   Operation 335 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_18, i2 %W1_2_2" [../src/forward_fw.cpp:97]   --->   Operation 336 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_26, i2 %W1_2_3" [../src/forward_fw.cpp:97]   --->   Operation 337 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_3, i2 %W1_3_0" [../src/forward_fw.cpp:97]   --->   Operation 338 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_11, i2 %W1_3_1" [../src/forward_fw.cpp:97]   --->   Operation 339 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_19, i2 %W1_3_2" [../src/forward_fw.cpp:97]   --->   Operation 340 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_27, i2 %W1_3_3" [../src/forward_fw.cpp:97]   --->   Operation 341 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_4, i2 %W1_4_0" [../src/forward_fw.cpp:97]   --->   Operation 342 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_12, i2 %W1_4_1" [../src/forward_fw.cpp:97]   --->   Operation 343 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_20, i2 %W1_4_2" [../src/forward_fw.cpp:97]   --->   Operation 344 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_28, i2 %W1_4_3" [../src/forward_fw.cpp:97]   --->   Operation 345 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_5, i2 %W1_5_0" [../src/forward_fw.cpp:97]   --->   Operation 346 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_13, i2 %W1_5_1" [../src/forward_fw.cpp:97]   --->   Operation 347 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_21, i2 %W1_5_2" [../src/forward_fw.cpp:97]   --->   Operation 348 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_29, i2 %W1_5_3" [../src/forward_fw.cpp:97]   --->   Operation 349 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_6, i2 %W1_6_0" [../src/forward_fw.cpp:97]   --->   Operation 350 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_14, i2 %W1_6_1" [../src/forward_fw.cpp:97]   --->   Operation 351 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_22, i2 %W1_6_2" [../src/forward_fw.cpp:97]   --->   Operation 352 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_30, i2 %W1_6_3" [../src/forward_fw.cpp:97]   --->   Operation 353 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_7, i2 %W1_7_0" [../src/forward_fw.cpp:97]   --->   Operation 354 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_15, i2 %W1_7_1" [../src/forward_fw.cpp:97]   --->   Operation 355 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_23, i2 %W1_7_2" [../src/forward_fw.cpp:97]   --->   Operation 356 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln97 = store i2 %select_ln97_31, i2 %W1_7_3" [../src/forward_fw.cpp:97]   --->   Operation 357 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [../src/forward_fw.cpp:100]   --->   Operation 358 'ret' 'ret_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.565ns
The critical path consists of the following:
	'load' operation 8 bit ('train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_8', ../src/forward_fw.cpp:93) on static variable 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3' [58]  (0.000 ns)
	'sub' operation 8 bit ('delta', ../src/forward_fw.cpp:93) [60]  (2.115 ns)
	'mul' operation 12 bit of DSP[66] ('mul_ln95', ../src/forward_fw.cpp:95) [65]  (1.450 ns)

 <State 2>: 1.450ns
The critical path consists of the following:
	'mul' operation 12 bit of DSP[66] ('mul_ln95', ../src/forward_fw.cpp:95) [65]  (1.450 ns)

 <State 3>: 2.100ns
The critical path consists of the following:
	'load' operation 2 bit ('W1_0_0_load', ../src/forward_fw.cpp:95) on static variable 'W1_0_0' [61]  (0.000 ns)
	'add' operation 12 bit of DSP[66] ('w_new', ../src/forward_fw.cpp:95) [66]  (2.100 ns)

 <State 4>: 3.093ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[66] ('w_new', ../src/forward_fw.cpp:95) [66]  (2.100 ns)
	'select' operation 2 bit ('select_ln97', ../src/forward_fw.cpp:97) [68]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
