
// File auto-generated by Padrick unknown
module carfield_padframe_behav
  import pkg_carfield_padframe_behav::*;
#(
  parameter int unsigned   AW = 32,
  parameter int unsigned   DW = 32,
  parameter type req_t = logic, // reg_interface request type
  parameter type resp_t = logic, // reg_interface response type
  parameter logic [DW-1:0] DecodeErrRespData = 32'hdeadda7a
)(
  input logic                                clk_i,
  input logic                                rst_ni,
  output static_connection_signals_pad2soc_t static_connection_signals_pad2soc,
  input  static_connection_signals_soc2pad_t static_connection_signals_soc2pad,
  output port_signals_pad2soc_t              port_signals_pad2soc,
  input port_signals_soc2pad_t               port_signals_soc2pad,
  // Landing Pads
  inout wire logic                           pad_periph_reset_n_pad,
  inout wire logic                           pad_periph_bypass_fll_pad,
  inout wire logic                           pad_periph_ref_clk_pad,
  inout wire logic                           pad_periph_ext_clk_pad,
  inout wire logic                           pad_periph_secure_boot_pad,
  inout wire logic                           pad_periph_bootmode_host_0_pad,
  inout wire logic                           pad_periph_bootmode_host_1_pad,
  inout wire logic                           pad_periph_bootmode_host_2_pad,
  inout wire logic                           pad_periph_jtag_host_tck_pad,
  inout wire logic                           pad_periph_jtag_host_tms_pad,
  inout wire logic                           pad_periph_jtag_host_tdi_pad,
  inout wire logic                           pad_periph_jtag_host_trstn_pad,
  inout wire logic                           pad_periph_jtag_host_tdo_pad,
  inout wire logic                           pad_periph_host_00_pad,
  inout wire logic                           pad_periph_host_01_pad,
  inout wire logic                           pad_periph_host_02_pad,
  inout wire logic                           pad_periph_host_03_pad,
  inout wire logic                           pad_periph_host_04_pad,
  inout wire logic                           pad_periph_host_05_pad,
  inout wire logic                           pad_periph_host_06_pad,
  inout wire logic                           pad_periph_host_07_pad,
  inout wire logic                           pad_periph_host_08_pad,
  inout wire logic                           pad_periph_host_09_pad,
  inout wire logic                           pad_periph_host_10_pad,
  inout wire logic                           pad_periph_bootmode_safe_0_pad,
  inout wire logic                           pad_periph_bootmode_safe_1_pad,
  inout wire logic                           pad_periph_jtag_safe_tck_pad,
  inout wire logic                           pad_periph_jtag_safe_tms_pad,
  inout wire logic                           pad_periph_jtag_safe_tdi_pad,
  inout wire logic                           pad_periph_jtag_safe_trstn_pad,
  inout wire logic                           pad_periph_jtag_safe_tdo_pad,
  inout wire logic                           pad_periph_bootmode_secure_0_pad,
  inout wire logic                           pad_periph_bootmode_secure_1_pad,
  inout wire logic                           pad_periph_jtag_secure_tck_pad,
  inout wire logic                           pad_periph_jtag_secure_tms_pad,
  inout wire logic                           pad_periph_jtag_secure_tdi_pad,
  inout wire logic                           pad_periph_jtag_secure_trstn_pad,
  inout wire logic                           pad_periph_jtag_secure_tdo_pad,
  inout wire logic                           pad_periph_secure_00_pad,
  inout wire logic                           pad_periph_secure_01_pad,
  inout wire logic                           pad_periph_secure_02_pad,
  inout wire logic                           pad_periph_secure_03_pad,
  inout wire logic                           pad_periph_secure_04_pad,
  inout wire logic                           pad_periph_secure_05_pad,
  inout wire logic                           pad_periph_secure_06_pad,
  inout wire logic                           pad_periph_secure_07_pad,
  inout wire logic                           pad_periph_gpio_00_pad,
  inout wire logic                           pad_periph_gpio_01_pad,
  inout wire logic                           pad_periph_gpio_02_pad,
  inout wire logic                           pad_periph_gpio_03_pad,
  inout wire logic                           pad_periph_gpio_04_pad,
  inout wire logic                           pad_periph_gpio_05_pad,
  inout wire logic                           pad_periph_gpio_06_pad,
  inout wire logic                           pad_periph_gpio_07_pad,
  inout wire logic                           pad_periph_gpio_08_pad,
  inout wire logic                           pad_periph_gpio_09_pad,
  inout wire logic                           pad_periph_gpio_10_pad,
  inout wire logic                           pad_periph_gpio_11_pad,
  inout wire logic                           pad_periph_gpio_12_pad,
  inout wire logic                           pad_periph_gpio_13_pad,
  inout wire logic                           pad_periph_gpio_14_pad,
  inout wire logic                           pad_periph_gpio_15_pad,
  inout wire logic                           pad_periph_periph_00_pad,
  inout wire logic                           pad_periph_periph_01_pad,
  inout wire logic                           pad_periph_periph_02_pad,
  inout wire logic                           pad_periph_periph_03_pad,
  inout wire logic                           pad_periph_periph_04_pad,
  inout wire logic                           pad_periph_periph_05_pad,
  inout wire logic                           pad_periph_periph_06_pad,
  inout wire logic                           pad_periph_periph_07_pad,
  inout wire logic                           pad_periph_periph_08_pad,
  inout wire logic                           pad_periph_periph_09_pad,
  inout wire logic                           pad_periph_periph_10_pad,
  inout wire logic                           pad_periph_periph_11_pad,
  inout wire logic                           pad_periph_periph_12_pad,
  inout wire logic                           pad_periph_periph_13_pad,
  inout wire logic                           pad_periph_periph_14_pad,
  inout wire logic                           pad_periph_periph_15_pad,
  inout wire logic                           pad_periph_periph_16_pad,
  inout wire logic                           pad_periph_hyper0_csn0_pad,
  inout wire logic                           pad_periph_hyper0_csn1_pad,
  inout wire logic                           pad_periph_hyper0_ck_pad,
  inout wire logic                           pad_periph_hyper0_ckn_pad,
  inout wire logic                           pad_periph_hyper0_rwds_pad,
  inout wire logic                           pad_periph_hyper0_rstn_pad,
  inout wire logic                           pad_periph_hyper0_data0_pad,
  inout wire logic                           pad_periph_hyper0_data1_pad,
  inout wire logic                           pad_periph_hyper0_data2_pad,
  inout wire logic                           pad_periph_hyper0_data3_pad,
  inout wire logic                           pad_periph_hyper0_data4_pad,
  inout wire logic                           pad_periph_hyper0_data5_pad,
  inout wire logic                           pad_periph_hyper0_data6_pad,
  inout wire logic                           pad_periph_hyper0_data7_pad,
  inout wire logic                           pad_periph_hyper1_csn0_pad,
  inout wire logic                           pad_periph_hyper1_csn1_pad,
  inout wire logic                           pad_periph_hyper1_ck_pad,
  inout wire logic                           pad_periph_hyper1_ckn_pad,
  inout wire logic                           pad_periph_hyper1_rwds_pad,
  inout wire logic                           pad_periph_hyper1_rstn_pad,
  inout wire logic                           pad_periph_hyper1_data0_pad,
  inout wire logic                           pad_periph_hyper1_data1_pad,
  inout wire logic                           pad_periph_hyper1_data2_pad,
  inout wire logic                           pad_periph_hyper1_data3_pad,
  inout wire logic                           pad_periph_hyper1_data4_pad,
  inout wire logic                           pad_periph_hyper1_data5_pad,
  inout wire logic                           pad_periph_hyper1_data6_pad,
  inout wire logic                           pad_periph_hyper1_data7_pad,
  inout wire logic                           pad_periph_sl_clk_in_pad,
  inout wire logic                           pad_periph_sl_data_in0_pad,
  inout wire logic                           pad_periph_sl_data_in1_pad,
  inout wire logic                           pad_periph_sl_data_in2_pad,
  inout wire logic                           pad_periph_sl_data_in3_pad,
  inout wire logic                           pad_periph_sl_data_in4_pad,
  inout wire logic                           pad_periph_sl_data_in5_pad,
  inout wire logic                           pad_periph_sl_data_in6_pad,
  inout wire logic                           pad_periph_sl_data_in7_pad,
  inout wire logic                           pad_periph_sl_clk_out_pad,
  inout wire logic                           pad_periph_sl_data_out0_pad,
  inout wire logic                           pad_periph_sl_data_out1_pad,
  inout wire logic                           pad_periph_sl_data_out2_pad,
  inout wire logic                           pad_periph_sl_data_out3_pad,
  inout wire logic                           pad_periph_sl_data_out4_pad,
  inout wire logic                           pad_periph_sl_data_out5_pad,
  inout wire logic                           pad_periph_sl_data_out6_pad,
  inout wire logic                           pad_periph_sl_data_out7_pad,
  inout wire logic                           pad_periph_debug_out0_pad,
  inout wire logic                           pad_periph_debug_out1_pad,
  inout wire logic                           pad_periph_debug_out2_pad,
  inout wire logic                           pad_periph_debug_out3_pad,
  inout wire logic                           pad_periph_debug_out4_pad,
  inout wire logic                           pad_periph_jtag_pll_00_pad,
  inout wire logic                           pad_periph_jtag_pll_01_pad,
  inout wire logic                           pad_periph_jtag_pll_02_pad,
  inout wire logic                           pad_periph_jtag_pll_03_pad,
  inout wire logic                           pad_periph_jtag_pll_04_pad,
  // Config Interface
  input req_t                                config_req_i,
  output resp_t                              config_rsp_o
  );


  req_t periph_config_req;
  resp_t periph_config_resp;
  carfield_padframe_behav_periph #(
    .req_t(req_t),
    .resp_t(resp_t)
  ) i_periph (
   .clk_i,
   .rst_ni,
   .static_connection_signals_pad2soc(static_connection_signals_pad2soc.periph),
   .static_connection_signals_soc2pad(static_connection_signals_soc2pad.periph),
   .port_signals_pad2soc_o(port_signals_pad2soc.periph),
   .port_signals_soc2pad_i(port_signals_soc2pad.periph),
   .pad_reset_n_pad(pad_periph_reset_n_pad),
   .pad_bypass_fll_pad(pad_periph_bypass_fll_pad),
   .pad_ref_clk_pad(pad_periph_ref_clk_pad),
   .pad_ext_clk_pad(pad_periph_ext_clk_pad),
   .pad_secure_boot_pad(pad_periph_secure_boot_pad),
   .pad_bootmode_host_0_pad(pad_periph_bootmode_host_0_pad),
   .pad_bootmode_host_1_pad(pad_periph_bootmode_host_1_pad),
   .pad_bootmode_host_2_pad(pad_periph_bootmode_host_2_pad),
   .pad_jtag_host_tck_pad(pad_periph_jtag_host_tck_pad),
   .pad_jtag_host_tms_pad(pad_periph_jtag_host_tms_pad),
   .pad_jtag_host_tdi_pad(pad_periph_jtag_host_tdi_pad),
   .pad_jtag_host_trstn_pad(pad_periph_jtag_host_trstn_pad),
   .pad_jtag_host_tdo_pad(pad_periph_jtag_host_tdo_pad),
   .pad_host_00_pad(pad_periph_host_00_pad),
   .pad_host_01_pad(pad_periph_host_01_pad),
   .pad_host_02_pad(pad_periph_host_02_pad),
   .pad_host_03_pad(pad_periph_host_03_pad),
   .pad_host_04_pad(pad_periph_host_04_pad),
   .pad_host_05_pad(pad_periph_host_05_pad),
   .pad_host_06_pad(pad_periph_host_06_pad),
   .pad_host_07_pad(pad_periph_host_07_pad),
   .pad_host_08_pad(pad_periph_host_08_pad),
   .pad_host_09_pad(pad_periph_host_09_pad),
   .pad_host_10_pad(pad_periph_host_10_pad),
   .pad_bootmode_safe_0_pad(pad_periph_bootmode_safe_0_pad),
   .pad_bootmode_safe_1_pad(pad_periph_bootmode_safe_1_pad),
   .pad_jtag_safe_tck_pad(pad_periph_jtag_safe_tck_pad),
   .pad_jtag_safe_tms_pad(pad_periph_jtag_safe_tms_pad),
   .pad_jtag_safe_tdi_pad(pad_periph_jtag_safe_tdi_pad),
   .pad_jtag_safe_trstn_pad(pad_periph_jtag_safe_trstn_pad),
   .pad_jtag_safe_tdo_pad(pad_periph_jtag_safe_tdo_pad),
   .pad_bootmode_secure_0_pad(pad_periph_bootmode_secure_0_pad),
   .pad_bootmode_secure_1_pad(pad_periph_bootmode_secure_1_pad),
   .pad_jtag_secure_tck_pad(pad_periph_jtag_secure_tck_pad),
   .pad_jtag_secure_tms_pad(pad_periph_jtag_secure_tms_pad),
   .pad_jtag_secure_tdi_pad(pad_periph_jtag_secure_tdi_pad),
   .pad_jtag_secure_trstn_pad(pad_periph_jtag_secure_trstn_pad),
   .pad_jtag_secure_tdo_pad(pad_periph_jtag_secure_tdo_pad),
   .pad_secure_00_pad(pad_periph_secure_00_pad),
   .pad_secure_01_pad(pad_periph_secure_01_pad),
   .pad_secure_02_pad(pad_periph_secure_02_pad),
   .pad_secure_03_pad(pad_periph_secure_03_pad),
   .pad_secure_04_pad(pad_periph_secure_04_pad),
   .pad_secure_05_pad(pad_periph_secure_05_pad),
   .pad_secure_06_pad(pad_periph_secure_06_pad),
   .pad_secure_07_pad(pad_periph_secure_07_pad),
   .pad_gpio_00_pad(pad_periph_gpio_00_pad),
   .pad_gpio_01_pad(pad_periph_gpio_01_pad),
   .pad_gpio_02_pad(pad_periph_gpio_02_pad),
   .pad_gpio_03_pad(pad_periph_gpio_03_pad),
   .pad_gpio_04_pad(pad_periph_gpio_04_pad),
   .pad_gpio_05_pad(pad_periph_gpio_05_pad),
   .pad_gpio_06_pad(pad_periph_gpio_06_pad),
   .pad_gpio_07_pad(pad_periph_gpio_07_pad),
   .pad_gpio_08_pad(pad_periph_gpio_08_pad),
   .pad_gpio_09_pad(pad_periph_gpio_09_pad),
   .pad_gpio_10_pad(pad_periph_gpio_10_pad),
   .pad_gpio_11_pad(pad_periph_gpio_11_pad),
   .pad_gpio_12_pad(pad_periph_gpio_12_pad),
   .pad_gpio_13_pad(pad_periph_gpio_13_pad),
   .pad_gpio_14_pad(pad_periph_gpio_14_pad),
   .pad_gpio_15_pad(pad_periph_gpio_15_pad),
   .pad_periph_00_pad(pad_periph_periph_00_pad),
   .pad_periph_01_pad(pad_periph_periph_01_pad),
   .pad_periph_02_pad(pad_periph_periph_02_pad),
   .pad_periph_03_pad(pad_periph_periph_03_pad),
   .pad_periph_04_pad(pad_periph_periph_04_pad),
   .pad_periph_05_pad(pad_periph_periph_05_pad),
   .pad_periph_06_pad(pad_periph_periph_06_pad),
   .pad_periph_07_pad(pad_periph_periph_07_pad),
   .pad_periph_08_pad(pad_periph_periph_08_pad),
   .pad_periph_09_pad(pad_periph_periph_09_pad),
   .pad_periph_10_pad(pad_periph_periph_10_pad),
   .pad_periph_11_pad(pad_periph_periph_11_pad),
   .pad_periph_12_pad(pad_periph_periph_12_pad),
   .pad_periph_13_pad(pad_periph_periph_13_pad),
   .pad_periph_14_pad(pad_periph_periph_14_pad),
   .pad_periph_15_pad(pad_periph_periph_15_pad),
   .pad_periph_16_pad(pad_periph_periph_16_pad),
   .pad_hyper0_csn0_pad(pad_periph_hyper0_csn0_pad),
   .pad_hyper0_csn1_pad(pad_periph_hyper0_csn1_pad),
   .pad_hyper0_ck_pad(pad_periph_hyper0_ck_pad),
   .pad_hyper0_ckn_pad(pad_periph_hyper0_ckn_pad),
   .pad_hyper0_rwds_pad(pad_periph_hyper0_rwds_pad),
   .pad_hyper0_rstn_pad(pad_periph_hyper0_rstn_pad),
   .pad_hyper0_data0_pad(pad_periph_hyper0_data0_pad),
   .pad_hyper0_data1_pad(pad_periph_hyper0_data1_pad),
   .pad_hyper0_data2_pad(pad_periph_hyper0_data2_pad),
   .pad_hyper0_data3_pad(pad_periph_hyper0_data3_pad),
   .pad_hyper0_data4_pad(pad_periph_hyper0_data4_pad),
   .pad_hyper0_data5_pad(pad_periph_hyper0_data5_pad),
   .pad_hyper0_data6_pad(pad_periph_hyper0_data6_pad),
   .pad_hyper0_data7_pad(pad_periph_hyper0_data7_pad),
   .pad_hyper1_csn0_pad(pad_periph_hyper1_csn0_pad),
   .pad_hyper1_csn1_pad(pad_periph_hyper1_csn1_pad),
   .pad_hyper1_ck_pad(pad_periph_hyper1_ck_pad),
   .pad_hyper1_ckn_pad(pad_periph_hyper1_ckn_pad),
   .pad_hyper1_rwds_pad(pad_periph_hyper1_rwds_pad),
   .pad_hyper1_rstn_pad(pad_periph_hyper1_rstn_pad),
   .pad_hyper1_data0_pad(pad_periph_hyper1_data0_pad),
   .pad_hyper1_data1_pad(pad_periph_hyper1_data1_pad),
   .pad_hyper1_data2_pad(pad_periph_hyper1_data2_pad),
   .pad_hyper1_data3_pad(pad_periph_hyper1_data3_pad),
   .pad_hyper1_data4_pad(pad_periph_hyper1_data4_pad),
   .pad_hyper1_data5_pad(pad_periph_hyper1_data5_pad),
   .pad_hyper1_data6_pad(pad_periph_hyper1_data6_pad),
   .pad_hyper1_data7_pad(pad_periph_hyper1_data7_pad),
   .pad_sl_clk_in_pad(pad_periph_sl_clk_in_pad),
   .pad_sl_data_in0_pad(pad_periph_sl_data_in0_pad),
   .pad_sl_data_in1_pad(pad_periph_sl_data_in1_pad),
   .pad_sl_data_in2_pad(pad_periph_sl_data_in2_pad),
   .pad_sl_data_in3_pad(pad_periph_sl_data_in3_pad),
   .pad_sl_data_in4_pad(pad_periph_sl_data_in4_pad),
   .pad_sl_data_in5_pad(pad_periph_sl_data_in5_pad),
   .pad_sl_data_in6_pad(pad_periph_sl_data_in6_pad),
   .pad_sl_data_in7_pad(pad_periph_sl_data_in7_pad),
   .pad_sl_clk_out_pad(pad_periph_sl_clk_out_pad),
   .pad_sl_data_out0_pad(pad_periph_sl_data_out0_pad),
   .pad_sl_data_out1_pad(pad_periph_sl_data_out1_pad),
   .pad_sl_data_out2_pad(pad_periph_sl_data_out2_pad),
   .pad_sl_data_out3_pad(pad_periph_sl_data_out3_pad),
   .pad_sl_data_out4_pad(pad_periph_sl_data_out4_pad),
   .pad_sl_data_out5_pad(pad_periph_sl_data_out5_pad),
   .pad_sl_data_out6_pad(pad_periph_sl_data_out6_pad),
   .pad_sl_data_out7_pad(pad_periph_sl_data_out7_pad),
   .pad_debug_out0_pad(pad_periph_debug_out0_pad),
   .pad_debug_out1_pad(pad_periph_debug_out1_pad),
   .pad_debug_out2_pad(pad_periph_debug_out2_pad),
   .pad_debug_out3_pad(pad_periph_debug_out3_pad),
   .pad_debug_out4_pad(pad_periph_debug_out4_pad),
   .pad_jtag_pll_00_pad(pad_periph_jtag_pll_00_pad),
   .pad_jtag_pll_01_pad(pad_periph_jtag_pll_01_pad),
   .pad_jtag_pll_02_pad(pad_periph_jtag_pll_02_pad),
   .pad_jtag_pll_03_pad(pad_periph_jtag_pll_03_pad),
   .pad_jtag_pll_04_pad(pad_periph_jtag_pll_04_pad),
   .config_req_i(periph_config_req),
   .config_rsp_o(periph_config_resp)
  );


   localparam int unsigned NUM_PAD_DOMAINS = 1;
   localparam int unsigned REG_ADDR_WIDTH = 9;
   typedef struct packed {
      int unsigned idx;
      logic [REG_ADDR_WIDTH-1:0] start_addr;
      logic [REG_ADDR_WIDTH-1:0] end_addr;
   } addr_rule_t;

   localparam addr_rule_t[NUM_PAD_DOMAINS-1:0] ADDR_DEMUX_RULES = '{
     '{ idx: 0, start_addr: 9'd0,  end_addr: 9'd500}
     };
   logic[$clog2(NUM_PAD_DOMAINS+1)-1:0] pad_domain_sel; // +1 since there is an additional error slave
   addr_decode #(
       .NoIndices(NUM_PAD_DOMAINS+1),
       .NoRules(NUM_PAD_DOMAINS),
       .addr_t(logic[REG_ADDR_WIDTH-1:0]),
       .rule_t(addr_rule_t)
     ) i_addr_decode(
       .addr_i(config_req_i.addr[REG_ADDR_WIDTH-1:0]),
       .addr_map_i(ADDR_DEMUX_RULES),
       .dec_valid_o(),
       .dec_error_o(),
       .idx_o(pad_domain_sel),
       .en_default_idx_i(1'b1),
       .default_idx_i(1'd1) // The last entry is the error slave
     );

     req_t error_slave_req;
     resp_t error_slave_rsp;

     // Config Interface demultiplexing
     reg_demux #(
       .NoPorts(NUM_PAD_DOMAINS+1), //+1 for the error slave
       .req_t(req_t),
       .rsp_t(resp_t)
     ) i_config_demuxer (
       .clk_i,
       .rst_ni,
       .in_select_i(pad_domain_sel),
       .in_req_i(config_req_i),
       .in_rsp_o(config_rsp_o),
       .out_req_o({error_slave_req, periph_config_req}),
       .out_rsp_i({error_slave_rsp, periph_config_resp})
     );

     assign error_slave_rsp.error = 1'b1;
     assign error_slave_rsp.rdata = DecodeErrRespData;
     assign error_slave_rsp.ready = 1'b1;

endmodule
