open Input_types

let sample =
[Seq
  [Place (312, Integer 1, Integer 0); Seq []; Place (789, Void 0, Void 0);
   Place (789, Void 0, Void 0); Place (789, Void 0, Void 0);
   Place (789, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Seq [Place (768, Void 0, Void 0); Range (Integer 1, Integer 0)];
   Place (789, Void 0, Void 0); Place (789, Void 0, Void 0);
   Place (789, Void 0, Void 0); Place (312, Integer 2, Integer 0);
   Place (312, Integer 3, Integer 0); Seq []; Seq []; Seq []; Seq [];
   Place (654, Void 0, Void 0); Integer 1; Integer 1; Integer 1; Integer 1;
   Place (654, Void 0, Void 0); Place (654, Void 0, Void 0); Integer 1;
   Integer 1; Integer 1; Integer 1; Integer 1; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 2, Integer 0); Place (312, Integer 31, Integer 0);
   Place (312, Integer 31, Integer 0); Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Integer 0; Integer 0; Seq []; Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Seq []; Seq []; Seq []; Seq []; Seq [];
   Seq []; Seq []; Integer 0; Place (312, Integer 7, Integer 0); Integer 0;
   Integer 0; Integer 0; Integer 0; Integer 0; Integer 0; Integer 0;
   Integer 0; Integer 0; Integer 0; Seq []; Seq []; Seq []; Seq []; Seq [];
   Seq []; Seq []; Seq []; Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (312, Integer 1, Integer 0); Seq []; Seq []; Seq []; Seq []; 
   Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq []; 
   Seq []; Seq []; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Seq []; Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 15, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Seq []; Place (308, Void 0, Void 0);
   Integer 0; Integer 0; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0); 
   Seq []; Seq []; Place (308, Void 0, Void 0); Integer 0; Integer 0;
   Integer 0; Seq []; Seq []; Seq []; Seq []; Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0); 
   Seq []; Integer 0; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Integer 0; Seq []; Seq []; Seq []; Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 3, Integer 0); Place (312, Integer 4, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 3, Integer 0); Place (312, Integer 3, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Integer 0; Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (312, Integer 3, Integer 0); Place (308, Void 0, Void 0); Seq [];
   Seq []; Seq []; Seq []; Seq []; Integer 0; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 15, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Integer 0; Place (308, Void 0, Void 0);
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Integer 0; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 7, Integer 0);
   Place (312, Integer 7, Integer 0); Seq []; Seq [];
   Place (312, Integer 5, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Integer 0; Seq []; Seq []; Place (312, Integer 5, Integer 0);
   Place (308, Void 0, Void 0); Seq []; Integer 0; Integer 0; Integer 0;
   Integer 0; Place (834, Void 0, Void 0); Place (834, Void 0, Void 0);
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 10, Integer 0);
   Place (312, Integer 10, Integer 0); Seq []; Seq [];
   Place (312, Integer 10, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Integer 0; Seq []; Seq []; Place (312, Integer 10, Integer 0);
   Place (308, Void 0, Void 0); Seq []; Integer 0; Integer 0; Integer 0;
   Integer 0; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 7, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Integer 0; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 7, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 7, Integer 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Integer 0; Place (308, Void 0, Void 0);
   Seq []; Place (308, Void 0, Void 0); Seq []; Seq []; Seq []; Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 3, Integer 0); Place (312, Integer 3, Integer 0);
   Seq []; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (312, Integer 3, Integer 0); Seq []; Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Integer 0;
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Integer 0; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 2, Integer 0); Place (312, Integer 31, Integer 0);
   Place (312, Integer 31, Integer 0); Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0); 
   Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq [];
   Place (312, Integer 7, Integer 0); Place (312, Integer 7, Integer 0);
   Place (312, Integer 7, Integer 0); Place (312, Integer 7, Integer 0);
   Place (312, Integer 7, Integer 0); Place (312, Integer 7, Integer 0);
   Place (312, Integer 7, Integer 0); Place (312, Integer 7, Integer 0);
   Place (312, Integer 7, Integer 0); Place (312, Integer 7, Integer 0);
   Place (312, Integer 7, Integer 0); Place (312, Integer 7, Integer 0);
   Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Place (312, Integer 1, Integer 0); Seq []; Seq []; Seq []; Seq []; 
   Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq []; 
   Seq []; Seq []; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Seq []; Seq []; Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 15, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Seq []; Place (308, Void 0, Void 0);
   Place (312, Integer 5, Integer 0); Place (312, Integer 7, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Seq []; Seq []; Place (308, Void 0, Void 0);
   Place (312, Integer 10, Integer 0); Place (312, Integer 10, Integer 0);
   Place (312, Integer 5, Integer 0); Seq []; Seq []; Seq []; Seq []; 
   Seq []; Seq []; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Seq []; Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0); 
   Seq []; Place (312, Integer 7, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 6, Integer 0); Seq [];
   Seq []; Seq []; Place (312, Integer 5, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (312, Integer 1, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Place (312, Integer 1, Integer 0); Seq [];
   Place (312, Ident "WIDTH", Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0); Seq [];
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Place (312, Integer 1, Integer 0); Seq []; Seq [];
   Place (312, Integer 1, Integer 0); Place (308, Void 0, Void 0); Seq [];
   Place (312, Ident "SIZE_E", Integer 0);
   Place (312, Ident "SIZE_E", Integer 0);
   Place (312, Ident "SIZE_E", Integer 0); Place (312, Integer 1, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (312, Integer 1, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Ident "WIDTH", Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 15, Integer 0); Place (308, Void 0, Void 0);
   Place (312, Integer 15, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 3, Integer 0);
   Place (312, Integer 4, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 3, Integer 0);
   Place (312, Integer 3, Integer 0); Place (308, Void 0, Void 0); Seq [];
   Seq []; Seq []; Seq []; Seq []; Place (312, Integer 3, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (312, Integer 1, Integer 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 7, Integer 0);
   Place (308, Void 0, Void 0); Place (312, Integer 3, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 3, Integer 0);
   Place (308, Void 0, Void 0); Seq []; Place (308, Void 0, Void 0); 
   Seq []; Seq []; Seq []; Place (312, Integer 7, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 1, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (312, Integer 7, Integer 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (308, Void 0, Void 0);
   Place (308, Void 0, Void 0); Place (834, Void 0, Void 0);
   Place (834, Void 0, Void 0); Place (834, Void 0, Void 0);
   Place (834, Void 0, Void 0); Place (834, Void 0, Void 0);
   Place (834, Void 0, Void 0); Place (834, Void 0, Void 0);
   Place (834, Void 0, Void 0); Place (834, Void 0, Void 0);
   Place (834, Void 0, Void 0); Place (834, Void 0, Void 0);
   Place (834, Void 0, Void 0); Place (834, Void 0, Void 0)];
 Seq
  [Place (770, Void 0, Void 0); Ident "rx_State"; Ident "tx_State";
   Place (414, Void 0, Void 0); Place (414, Void 0, Void 0);
   Place (414, Void 0, Void 0); Ident "apb_uart";
   Place (417, Integer 1, Void 0); Ident "CLK"; Ident "RSTN"; Ident "PSEL";
   Ident "PENABLE"; Ident "PWRITE"; Ident "PADDR"; Ident "PWDATA";
   Ident "PRDATA"; Ident "PREADY"; Ident "PSLVERR"; Ident "INT";
   Ident "OUT1N"; Ident "OUT2N"; Ident "RTSN"; Ident "DTRN"; Ident "CTSN";
   Ident "DSRN"; Ident "DCDN"; Ident "RIN"; Ident "SIN"; Ident "SOUT";
   Ident "iWrite"; Ident "iRead"; Ident "iRST"; Ident "iRBRRead";
   Ident "iTHRWrite"; Ident "iDLLWrite"; Ident "iDLMWrite";
   Ident "iIERWrite"; Ident "iIIRRead"; Ident "iFCRWrite"; Ident "iLCRWrite";
   Ident "iMCRWrite"; Ident "iLSRRead"; Ident "iMSRRead"; Ident "iSCRWrite";
   Ident "iTSR"; Ident "iRBR"; Ident "iDLL"; Ident "iDLM"; Ident "iIER";
   Ident "iIIR"; Ident "iFCR"; Ident "iLCR"; Ident "iMCR"; Ident "iLSR";
   Ident "iMSR"; Ident "iSCR"; Ident "iIER_ERBI"; Ident "iIER_ETBEI";
   Ident "iIER_ELSI"; Ident "iIER_EDSSI"; Ident "iIIR_PI"; Ident "iIIR_ID0";
   Ident "iIIR_ID1"; Ident "iIIR_ID2"; Ident "iIIR_FIFO64";
   Ident "iFCR_FIFOEnable"; Ident "iFCR_RXFIFOReset";
   Ident "iFCR_TXFIFOReset"; Ident "iFCR_DMAMode"; Ident "iFCR_FIFO64E";
   Ident "iFCR_RXTrigger"; Ident "iLCR_WLS"; Ident "iLCR_STB";
   Ident "iLCR_PEN"; Ident "iLCR_EPS"; Ident "iLCR_SP"; Ident "iLCR_BC";
   Ident "iLCR_DLAB"; Ident "iMCR_DTR"; Ident "iMCR_RTS"; Ident "iMCR_OUT1";
   Ident "iMCR_OUT2"; Ident "iMCR_LOOP"; Ident "iMCR_AFE"; Ident "iLSR_DR";
   Ident "iLSR_OE"; Ident "iLSR_PE"; Ident "iLSR_FE"; Ident "iLSR_BI";
   Ident "iLSR_THRE"; Ident "iLSR_THRNF"; Ident "iLSR_TEMT";
   Ident "iLSR_FIFOERR"; Ident "iMSR_dCTS"; Ident "iMSR_dDSR";
   Ident "iMSR_TERI"; Ident "iMSR_dDCD"; Ident "iMSR_CTS"; Ident "iMSR_DSR";
   Ident "iMSR_RI"; Ident "iMSR_DCD"; Ident "iCTSNs"; Ident "iDSRNs";
   Ident "iDCDNs"; Ident "iRINs"; Ident "iCTSn"; Ident "iDSRn";
   Ident "iDCDn"; Ident "iRIn"; Ident "iCTSnRE"; Ident "iCTSnFE";
   Ident "iDSRnRE"; Ident "iDSRnFE"; Ident "iDCDnRE"; Ident "iDCDnFE";
   Ident "iRInRE"; Ident "iRInFE"; Ident "iBaudgenDiv"; Ident "iBaudtick16x";
   Ident "iBaudtick2x"; Ident "iRCLK"; Ident "iBAUDOUTN";
   Ident "iTXFIFOClear"; Ident "iTXFIFOWrite"; Ident "iTXFIFORead";
   Ident "iTXFIFOEmpty"; Ident "iTXFIFOFull"; Ident "iTXFIFO16Full";
   Ident "iTXFIFO64Full"; Ident "iTXFIFOUsage"; Ident "iTXFIFOQ";
   Ident "iRXFIFOClear"; Ident "iRXFIFOWrite"; Ident "iRXFIFORead";
   Ident "iRXFIFOEmpty"; Ident "iRXFIFOFull"; Ident "iRXFIFO16Full";
   Ident "iRXFIFO64Full"; Ident "iRXFIFOD"; Ident "iRXFIFOQ";
   Ident "iRXFIFOUsage"; Ident "iRXFIFOTrigger"; Ident "iRXFIFO16Trigger";
   Ident "iRXFIFO64Trigger"; Ident "iRXFIFOPE"; Ident "iRXFIFOFE";
   Ident "iRXFIFOBI"; Ident "iSOUT"; Ident "iTXStart"; Ident "iTXClear";
   Ident "iTXFinished"; Ident "iTXRunning"; Ident "iSINr"; Ident "iSIN";
   Ident "iRXFinished"; Ident "iRXClear"; Ident "iRXData"; Ident "iRXPE";
   Ident "iRXFE"; Ident "iRXBI"; Ident "iFERE"; Ident "iPERE"; Ident "iBIRE";
   Ident "iFECounter"; Ident "iFEIncrement"; Ident "iFEDecrement";
   Ident "iRDAInterrupt"; Ident "iTimeoutCount"; Ident "iCharTimeout";
   Ident "iLSR_THRERE"; Ident "iTHRInterrupt"; Ident "iTXEnable";
   Ident "iRTS"; Place (416, Integer 1, Void 0); Port "CLK"; Port "RSTN";
   Port "PSEL"; Port "PENABLE"; Port "PWRITE"; Port "PADDR"; Port "PWDATA";
   Port "PRDATA"; Ident "PREADY"; Ident "PSLVERR"; Port "INT"; Port "OUT1N";
   Port "OUT2N"; Port "RTSN"; Port "DTRN"; Port "CTSN"; Port "DSRN";
   Port "DCDN"; Port "RIN"; Port "SIN"; Port "SOUT";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDLL",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)));
         Asgn (Ident "iDLM",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iDLLWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iDLL", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          []);
         If_ (Eq (Ident "iDLMWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iDLM", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Selection (Ident "iIER", 3, 0, 0, 0), Integer 0)]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iIERWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Selection (Ident "iIER", 3, 0, 0, 0),
            Selection (Ident "PWDATA", 3, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iTHRInterrupt", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or
            (Or (Eq (Ident "iLSR_THRERE", Bin ("1", 1)),
              Eq (Ident "iFCR_TXFIFOReset", Bin ("1", 1))),
            LogAnd
             (LogAnd (Eq (Ident "iIERWrite", Bin ("1", 1)),
               Eq (Bitsel (Ident "PWDATA", Integer 1), Bin ("1", 1))),
             Eq (Ident "iLSR_THRE", Bin ("1", 1)))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iTHRInterrupt", Bin ("1", 1))],
          [If_
            (Or
              (LogAnd (Eq (Ident "iIIRRead", Bin ("1", 1)),
                Eq (Selection (Ident "iIIR", 3, 1, 0, 0), Bin ("001", 3))),
              Eq (Ident "iTHRWrite", Bin ("1", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iTHRInterrupt", Bin ("0", 1))],
            [])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iTimeoutCount",
          Or
           (Or
             (Or
               (Or
                 (Or (LshiftL (Integer 0, Integer 5),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)));
         Asgn (Ident "iCharTimeout", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or
            (Or (Eq (Ident "iRXFIFOEmpty", Bin ("1", 1)),
              Eq (Ident "iRBRRead", Bin ("1", 1))),
            Eq (Ident "iRXFIFOWrite", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iTimeoutCount",
            Or
             (Or
               (Or
                 (Or
                   (Or (LshiftL (Integer 0, Integer 5),
                     LshiftL (Integer 0, Integer 4)),
                   LshiftL (Integer 0, Integer 3)),
                 LshiftL (Integer 0, Integer 2)),
               LshiftL (Integer 0, Integer 1)),
             LshiftL (Integer 0, Integer 0)))],
          [If_
            (LogAnd
              (LogAnd (Eq (Ident "iRXFIFOEmpty", Bin ("0", 1)),
                Eq (Ident "iBaudtick2x", Bin ("1", 1))),
              Eq (Bitsel (Ident "iTimeoutCount", Integer 5), Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iTimeoutCount",
              Add (Ident "iTimeoutCount", Integer 1))],
            [])]);
         If_ (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "iRBRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCharTimeout", Bin ("0", 1))],
            [If_
              (Eq (Bitsel (Ident "iTimeoutCount", Integer 5), Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCharTimeout", Bin ("1", 1))],
              [])])],
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCharTimeout", Bin ("0", 1))])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iFCR_FIFOEnable", Bin ("0", 1));
         Asgn (Ident "iFCR_RXFIFOReset", Bin ("0", 1));
         Asgn (Ident "iFCR_TXFIFOReset", Bin ("0", 1));
         Asgn (Ident "iFCR_DMAMode", Bin ("0", 1));
         Asgn (Ident "iFCR_FIFO64E", Bin ("0", 1));
         Asgn (Ident "iFCR_RXTrigger",
          Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iFCR_RXFIFOReset", Bin ("0", 1));
         Asgn (Ident "iFCR_TXFIFOReset", Bin ("0", 1));
         If_ (Eq (Ident "iFCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iFCR_FIFOEnable", Bitsel (Ident "PWDATA", Integer 0));
           Asgn (Ident "iFCR_DMAMode", Bitsel (Ident "PWDATA", Integer 3));
           Asgn (Ident "iFCR_RXTrigger",
            Selection (Ident "PWDATA", 7, 6, 0, 0));
           If_ (Eq (Ident "iLCR_DLAB", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFCR_FIFO64E", Bitsel (Ident "PWDATA", Integer 5))],
            []);
           If_
            (Or
              (Or (Eq (Bitsel (Ident "PWDATA", Integer 1), Bin ("1", 1)),
                LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                 Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("1", 1)))),
              LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
               Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("0", 1)))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFCR_RXFIFOReset", Bin ("1", 1))],
            []);
           If_
            (Or
              (Or (Eq (Bitsel (Ident "PWDATA", Integer 2), Bin ("1", 1)),
                LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                 Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("1", 1)))),
              LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
               Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("0", 1)))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFCR_TXFIFOReset", Bin ("1", 1))],
            [])],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iLCR",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iLCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLCR", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Selection (Ident "iMCR", 5, 0, 0, 0), Integer 0)]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iMCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Selection (Ident "iMCR", 5, 0, 0, 0),
            Selection (Ident "PWDATA", 5, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iLSR_OE", Bin ("0", 1));
         Asgn (Ident "iLSR_PE", Bin ("0", 1));
         Asgn (Ident "iLSR_FE", Bin ("0", 1));
         Asgn (Ident "iLSR_BI", Bin ("0", 1));
         Asgn (Ident "iFECounter", Integer 0);
         Asgn (Ident "iLSR_FIFOERR", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or
            (LogAnd
              (LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                Eq (Ident "iLSR_DR", Bin ("1", 1))),
              Eq (Ident "iRXFinished", Bin ("1", 1))),
            LogAnd
             (LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
               Eq (Ident "iRXFIFOFull", Bin ("1", 1))),
             Eq (Ident "iRXFinished", Bin ("1", 1)))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_OE", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_OE", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iPERE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_PE", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_PE", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iFERE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_FE", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_FE", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iBIRE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_BI", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_BI", Bin ("0", 1))],
            [])]);
         If_ (Ne (Ident "iFECounter", Integer 0),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_FIFOERR", Bin ("1", 1))],
          [If_
            (Or (Eq (Ident "iRXFIFOEmpty", Bin ("1", 1)),
              Eq (Selection (Ident "iRXFIFOQ", 10, 8, 0, 0), Bin ("000", 3))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_FIFOERR", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iRXFIFOClear", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iFECounter", Integer 0)],
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "iFEIncrement", Bin ("1", 1)),
              Eq (Ident "iFEDecrement", Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFECounter", Add (Ident "iFECounter", Integer 1))],
            [If_
              (LogAnd (Eq (Ident "iFEIncrement", Bin ("0", 1)),
                Eq (Ident "iFEDecrement", Bin ("1", 1))),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iFECounter", Integer 1)],
              [])])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iMSR_dCTS", Bin ("0", 1));
         Asgn (Ident "iMSR_dDSR", Bin ("0", 1));
         Asgn (Ident "iMSR_TERI", Bin ("0", 1));
         Asgn (Ident "iMSR_dDCD", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or (Eq (Ident "iCTSnRE", Bin ("1", 1)),
            Eq (Ident "iCTSnFE", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_dCTS", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_dCTS", Bin ("0", 1))],
            [])]);
         If_
          (Or (Eq (Ident "iDSRnRE", Bin ("1", 1)),
            Eq (Ident "iDSRnFE", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_dDSR", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_dDSR", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iRInFE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_TERI", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_TERI", Bin ("0", 1))],
            [])]);
         If_
          (Or (Eq (Ident "iDCDnRE", Bin ("1", 1)),
            Eq (Ident "iDCDnFE", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_dDCD", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_dDCD", Bin ("0", 1))],
            [])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iSCR",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iSCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iSCR", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "tx_State", Ident "TXIDLE");
         Asgn (Ident "iTSR", Integer 0);
         Asgn (Ident "iTXStart", Bin ("0", 1));
         Asgn (Ident "iTXFIFORead", Bin ("0", 1));
         Asgn (Ident "iTXRunning", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iTXStart", Bin ("0", 1));
         Asgn (Ident "iTXFIFORead", Bin ("0", 1));
         Asgn (Ident "iTXRunning", Bin ("0", 1));
         Case (Void 0,
          [Place (767, Void 0, Void 0); Void 1; Ident "tx_State";
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iTXEnable", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iTXStart", Bin ("1", 1));
                Asgn (Ident "tx_State", Ident "TXSTART")],
               [Asgn (Ident "tx_State", Ident "TXIDLE")])]);
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iTSR", Ident "iTXFIFOQ");
              Asgn (Ident "iTXStart", Bin ("1", 1));
              Asgn (Ident "iTXFIFORead", Bin ("1", 1));
              Asgn (Ident "tx_State", Ident "TXRUN")]);
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iTXFinished", Bin ("1", 1)),
               [Asgn (Ident "tx_State", Ident "TXEND")],
               [Asgn (Ident "tx_State", Ident "TXRUN")]);
              Asgn (Ident "iTXRunning", Bin ("1", 1));
              Asgn (Ident "iTXStart", Bin ("1", 1))]);
           Item (Void 0, Dec ("3", 2),
            Asgn (Ident "tx_State", Ident "TXIDLE"));
           Item (Void 0, Void 0, Asgn (Ident "tx_State", Ident "TXIDLE"))])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "rx_State", Ident "RXIDLE");
         Asgn (Ident "iRXFIFOWrite", Bin ("0", 1));
         Asgn (Ident "iRXFIFOClear", Bin ("0", 1));
         Asgn (Ident "iRXFIFOD", Integer 0)]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iRXFIFOWrite", Bin ("0", 1));
         Asgn (Ident "iRXFIFOClear", Ident "iFCR_RXFIFOReset");
         Case (Void 0,
          [Place (767, Void 0, Void 0); Void 1; Ident "rx_State";
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iRXFinished", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iRXFIFOD",
                 Concat (Vpiconcatop, Ident "iRXBI",
                  Concat (Vpiconcatop, Ident "iRXFE",
                   Concat (Vpiconcatop, Ident "iRXPE", Ident "iRXData"))));
                If_ (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                 [Asgn (Ident "iRXFIFOClear", Bin ("1", 1))], []);
                Asgn (Ident "rx_State", Ident "RXSAVE")],
               [Asgn (Ident "rx_State", Ident "RXIDLE")])]);
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
               [Asgn (Ident "iRXFIFOWrite", Bin ("1", 1))],
               [If_ (Eq (Ident "iRXFIFOFull", Bin ("0", 1)),
                 [Asgn (Ident "iRXFIFOWrite", Bin ("1", 1))], [])]);
              Asgn (Ident "rx_State", Ident "RXIDLE")]);
           Item (Void 0, Void 0, Asgn (Ident "rx_State", Ident "RXIDLE"))])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iRTS", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or (Eq (Ident "iMCR_RTS", Bin ("0", 1)),
            LogAnd (Eq (Ident "iMCR_AFE", Bin ("1", 1)),
             Eq (Ident "iRXFIFOTrigger", Bin ("1", 1)))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iRTS", Bin ("0", 1))],
          [If_
            (LogAnd (Eq (Ident "iMCR_RTS", Bin ("1", 1)),
              Or (Eq (Ident "iMCR_AFE", Bin ("0", 1)),
               LogAnd (Eq (Ident "iMCR_AFE", Bin ("1", 1)),
                Eq (Ident "iRXFIFOEmpty", Bin ("1", 1))))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iRTS", Bin ("1", 1))],
            [])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iBAUDOUTN", Bin ("1", 1));
         Asgn (Ident "OUT1N", Bin ("1", 1));
         Asgn (Ident "OUT2N", Bin ("1", 1));
         Asgn (Ident "RTSN", Bin ("1", 1));
         Asgn (Ident "DTRN", Bin ("1", 1));
         Asgn (Ident "SOUT", Bin ("1", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iBAUDOUTN", Bin ("0", 1));
         Asgn (Ident "OUT1N", Bin ("0", 1));
         Asgn (Ident "OUT2N", Bin ("0", 1));
         Asgn (Ident "RTSN", Bin ("0", 1));
         Asgn (Ident "DTRN", Bin ("0", 1));
         Asgn (Ident "SOUT", Bin ("0", 1));
         If_ (Eq (Ident "iBaudtick16x", Bin ("0", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iBAUDOUTN", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iMCR_OUT1", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "OUT1N", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iMCR_OUT2", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "OUT2N", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iRTS", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "RTSN", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iMCR_DTR", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "DTRN", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iSOUT", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "SOUT", Bin ("1", 1))],
          [])]])]);
   Always
    (Edge
      [Ident "iSCR"; Ident "iMSR"; Ident "iLSR"; Ident "iMCR"; Ident "iLCR";
       Ident "iIIR"; Ident "iIER"; Ident "iDLM"; Ident "iDLL"; Ident "iRBR";
       Ident "iLCR_DLAB"; Ident "PADDR"],
    [Place (767, Void 0, Void 0); Seq [];
     Case (Void 0,
      [Place (767, Void 0, Void 0); Void 1; Ident "PADDR";
       Item (Void 0, Bin ("000", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "iLCR_DLAB", Bin ("0", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iRBR")],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iDLL")])]);
       Item (Void 0, Bin ("001", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "iLCR_DLAB", Bin ("0", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iIER")],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iDLM")])]);
       Item (Void 0, Bin ("010", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iIIR")]);
       Item (Void 0, Bin ("011", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iLCR")]);
       Item (Void 0, Bin ("100", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iMCR")]);
       Item (Void 0, Bin ("101", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iLSR")]);
       Item (Void 0, Bin ("110", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iMSR")]);
       Item (Void 0, Bin ("111", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iSCR")]);
       Item (Void 0, Void 0,
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iRBR")])])]);
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IS_SIN";
     Seq [Ident "UART_IS_SIN"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_input_sync";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "Q"; Ident "iD"; Seq [Ident "apb_uart"];
     Port "CLK"; Port "RST"; Port "D"; Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iD",
          Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Bitsel (Ident "iD", Integer 0), Ident "D");
         Asgn (Bitsel (Ident "iD", Integer 1),
          Bitsel (Ident "iD", Integer 0))])]);
     Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IS_CTS";
     Seq [Ident "UART_IS_CTS"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_input_sync";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "Q"; Ident "iD"; Seq [Ident "apb_uart"];
     Port "CLK"; Port "RST"; Port "D"; Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iD",
          Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Bitsel (Ident "iD", Integer 0), Ident "D");
         Asgn (Bitsel (Ident "iD", Integer 1),
          Bitsel (Ident "iD", Integer 0))])]);
     Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IS_DSR";
     Seq [Ident "UART_IS_DSR"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_input_sync";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "Q"; Ident "iD"; Seq [Ident "apb_uart"];
     Port "CLK"; Port "RST"; Port "D"; Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iD",
          Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Bitsel (Ident "iD", Integer 0), Ident "D");
         Asgn (Bitsel (Ident "iD", Integer 1),
          Bitsel (Ident "iD", Integer 0))])]);
     Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IS_DCD";
     Seq [Ident "UART_IS_DCD"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_input_sync";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "Q"; Ident "iD"; Seq [Ident "apb_uart"];
     Port "CLK"; Port "RST"; Port "D"; Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iD",
          Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Bitsel (Ident "iD", Integer 0), Ident "D");
         Asgn (Bitsel (Ident "iD", Integer 1),
          Bitsel (Ident "iD", Integer 0))])]);
     Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IS_RI";
     Seq [Ident "UART_IS_RI"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "slib_input_sync"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "D";
     Ident "Q"; Ident "iD"; Seq [Ident "apb_uart"]; Port "CLK"; Port "RST";
     Port "D"; Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iD",
          Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Bitsel (Ident "iD", Integer 0), Ident "D");
         Asgn (Bitsel (Ident "iD", Integer 1),
          Bitsel (Ident "iD", Integer 0))])]);
     Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_CTS";
     Seq [Ident "UART_IF_CTS"; Ident "apb_uart"];
     Seq
      [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE";
       Seq [Ident "SIZE"; Ident "UART_IF_CTS"; Ident "apb_uart"]];
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 2; Place (835, Void 0, Void 0)],
      Void 0);
     Place (414, Void 0, Void 0); Ident "slib_input_filter";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "CE"; Ident "D"; Ident "Q"; Ident "iCount";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "CE"; Port "D";
     Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCount", Integer 0); Asgn (Ident "Q", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "D", Bin ("1", 1)),
              Ne (Ident "iCount", Ident "SIZE")),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCount", Add (Ident "iCount", Integer 1))],
            [If_
              (LogAnd (Eq (Ident "D", Bin ("0", 1)),
                Ne (Ident "iCount", Integer 0)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCount", Integer 1)],
              [])])],
          []);
         If_ (Eq (Ident "iCount", Ident "SIZE"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "Q", Bin ("1", 1))],
          [If_ (Eq (Ident "iCount", Integer 0),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "Q", Bin ("0", 1))],
            [])])])])];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_DSR";
     Seq [Ident "UART_IF_DSR"; Ident "apb_uart"];
     Seq
      [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE";
       Seq [Ident "SIZE"; Ident "UART_IF_DSR"; Ident "apb_uart"]];
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 2; Place (835, Void 0, Void 0)],
      Void 0);
     Place (414, Void 0, Void 0); Ident "slib_input_filter";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "CE"; Ident "D"; Ident "Q"; Ident "iCount";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "CE"; Port "D";
     Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCount", Integer 0); Asgn (Ident "Q", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "D", Bin ("1", 1)),
              Ne (Ident "iCount", Ident "SIZE")),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCount", Add (Ident "iCount", Integer 1))],
            [If_
              (LogAnd (Eq (Ident "D", Bin ("0", 1)),
                Ne (Ident "iCount", Integer 0)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCount", Integer 1)],
              [])])],
          []);
         If_ (Eq (Ident "iCount", Ident "SIZE"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "Q", Bin ("1", 1))],
          [If_ (Eq (Ident "iCount", Integer 0),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "Q", Bin ("0", 1))],
            [])])])])];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_DCD";
     Seq [Ident "UART_IF_DCD"; Ident "apb_uart"];
     Seq
      [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE";
       Seq [Ident "SIZE"; Ident "UART_IF_DCD"; Ident "apb_uart"]];
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 2; Place (835, Void 0, Void 0)],
      Void 0);
     Place (414, Void 0, Void 0); Ident "slib_input_filter";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "CE"; Ident "D"; Ident "Q"; Ident "iCount";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "CE"; Port "D";
     Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCount", Integer 0); Asgn (Ident "Q", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "D", Bin ("1", 1)),
              Ne (Ident "iCount", Ident "SIZE")),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCount", Add (Ident "iCount", Integer 1))],
            [If_
              (LogAnd (Eq (Ident "D", Bin ("0", 1)),
                Ne (Ident "iCount", Integer 0)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCount", Integer 1)],
              [])])],
          []);
         If_ (Eq (Ident "iCount", Ident "SIZE"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "Q", Bin ("1", 1))],
          [If_ (Eq (Ident "iCount", Integer 0),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "Q", Bin ("0", 1))],
            [])])])])];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_RI";
     Seq [Ident "UART_IF_RI"; Ident "apb_uart"];
     Seq
      [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE";
       Seq [Ident "SIZE"; Ident "UART_IF_RI"; Ident "apb_uart"]];
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 2; Place (835, Void 0, Void 0)],
      Void 0);
     Place (414, Void 0, Void 0); Ident "slib_input_filter";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "CE"; Ident "D"; Ident "Q"; Ident "iCount";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "CE"; Port "D";
     Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCount", Integer 0); Asgn (Ident "Q", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "D", Bin ("1", 1)),
              Ne (Ident "iCount", Ident "SIZE")),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCount", Add (Ident "iCount", Integer 1))],
            [If_
              (LogAnd (Eq (Ident "D", Bin ("0", 1)),
                Ne (Ident "iCount", Integer 0)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCount", Integer 1)],
              [])])],
          []);
         If_ (Eq (Ident "iCount", Ident "SIZE"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "Q", Bin ("1", 1))],
          [If_ (Eq (Ident "iCount", Integer 0),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "Q", Bin ("0", 1))],
            [])])])])];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IIC";
     Seq [Ident "UART_IIC"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "uart_interrupt"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "IER";
     Ident "LSR"; Ident "THI"; Ident "RDA"; Ident "CTI"; Ident "AFE";
     Ident "MSR"; Ident "IIR"; Ident "INT"; Ident "iRLSInterrupt";
     Ident "iRDAInterrupt"; Ident "iCTIInterrupt"; Ident "iTHRInterrupt";
     Ident "iMSRInterrupt"; Ident "iIIR"; Seq [Ident "apb_uart"]; Port "CLK";
     Port "RST"; Port "IER"; Port "LSR"; Port "THI"; Port "RDA"; Port "CTI";
     Port "AFE"; Port "MSR"; Port "IIR"; Port "INT";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iIIR", Bin ("0001", 4))]],
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "iRLSInterrupt", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iIIR", Bin ("0110", 4))],
            [If_ (Eq (Ident "iCTIInterrupt", Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iIIR", Bin ("1100", 4))],
              [If_ (Eq (Ident "iRDAInterrupt", Bin ("1", 1)),
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "iIIR", Bin ("0100", 4))],
                [If_ (Eq (Ident "iTHRInterrupt", Bin ("1", 1)),
                  [Place (767, Void 0, Void 0); Seq [];
                   Asgn (Ident "iIIR", Bin ("0010", 4))],
                  [If_ (Eq (Ident "iMSRInterrupt", Bin ("1", 1)),
                    [Place (767, Void 0, Void 0); Seq [];
                     Asgn (Ident "iIIR", Bin ("0000", 4))],
                    [Place (767, Void 0, Void 0); Seq [];
                     Asgn (Ident "iIIR", Bin ("0001", 4))])])])])])]])]);
     LogAnd (Bitsel (Ident "IER", Integer 2),
      Or
       (Or
         (Or (Bitsel (Ident "LSR", Integer 1),
           Bitsel (Ident "LSR", Integer 2)),
         Bitsel (Ident "LSR", Integer 3)),
       Bitsel (Ident "LSR", Integer 4)));
     LogAnd (Bitsel (Ident "IER", Integer 0), Ident "RDA");
     LogAnd (Bitsel (Ident "IER", Integer 0), Ident "CTI");
     LogAnd (Bitsel (Ident "IER", Integer 1), Ident "THI");
     LogAnd (Bitsel (Ident "IER", Integer 3),
      Or
       (Or
         (Or (LogAnd (Bitsel (Ident "MSR", Integer 0), Lneg (Ident "AFE")),
           Bitsel (Ident "MSR", Integer 1)),
         Bitsel (Ident "MSR", Integer 2)),
       Bitsel (Ident "MSR", Integer 3)));
     Place (766, Void 0, Void 0); Lneg (Bitsel (Ident "iIIR", Integer 0))];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IIC_THRE_ED";
     Seq [Ident "UART_IIC_THRE_ED"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_edge_detect";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "RE"; Ident "FE"; Ident "iDd";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "D"; Port "RE";
     Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_PEDET";
     Seq [Ident "UART_PEDET"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "slib_edge_detect"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "D";
     Ident "RE"; Ident "FE"; Ident "iDd"; Seq [Ident "apb_uart"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_FEDET";
     Seq [Ident "UART_FEDET"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "slib_edge_detect"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "D";
     Ident "RE"; Ident "FE"; Ident "iDd"; Seq [Ident "apb_uart"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_BIDET";
     Seq [Ident "UART_BIDET"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "slib_edge_detect"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "D";
     Ident "RE"; Ident "FE"; Ident "iDd"; Seq [Ident "apb_uart"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_CTS";
     Seq [Ident "UART_ED_CTS"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_edge_detect";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "RE"; Ident "FE"; Ident "iDd";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "D"; Port "RE";
     Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_DSR";
     Seq [Ident "UART_ED_DSR"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_edge_detect";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "RE"; Ident "FE"; Ident "iDd";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "D"; Port "RE";
     Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_RI";
     Seq [Ident "UART_ED_RI"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "slib_edge_detect"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "D";
     Ident "RE"; Ident "FE"; Ident "iDd"; Seq [Ident "apb_uart"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_DCD";
     Seq [Ident "UART_ED_DCD"; Ident "apb_uart"];
     Place (414, Void 0, Void 0); Ident "slib_edge_detect";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "D"; Ident "RE"; Ident "FE"; Ident "iDd";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "D"; Port "RE";
     Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_BG16";
     Seq [Ident "UART_BG16"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "uart_baudgen"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "CE";
     Ident "CLEAR"; Ident "DIVIDER"; Ident "BAUDTICK"; Ident "iCounter";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "CE"; Port "CLEAR";
     Port "DIVIDER"; Port "BAUDTICK";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCounter",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or
                         (Or
                           (Or
                             (Or
                               (Or
                                 (Or
                                   (Or
                                     (Or (LshiftL (Integer 0, Integer 15),
                                       LshiftL (Integer 0, Integer 14)),
                                     LshiftL (Integer 0, Integer 13)),
                                   LshiftL (Integer 0, Integer 12)),
                                 LshiftL (Integer 0, Integer 11)),
                               LshiftL (Integer 0, Integer 10)),
                             LshiftL (Integer 0, Integer 9)),
                           LshiftL (Integer 0, Integer 8)),
                         LshiftL (Integer 0, Integer 7)),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)));
         Asgn (Ident "BAUDTICK", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCounter",
            Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or
                         (Or
                           (Or
                             (Or
                               (Or
                                 (Or
                                   (Or
                                     (Or
                                       (Or (LshiftL (Integer 0, Integer 15),
                                         LshiftL (Integer 0, Integer 14)),
                                       LshiftL (Integer 0, Integer 13)),
                                     LshiftL (Integer 0, Integer 12)),
                                   LshiftL (Integer 0, Integer 11)),
                                 LshiftL (Integer 0, Integer 10)),
                               LshiftL (Integer 0, Integer 9)),
                             LshiftL (Integer 0, Integer 8)),
                           LshiftL (Integer 0, Integer 7)),
                         LshiftL (Integer 0, Integer 6)),
                       LshiftL (Integer 0, Integer 5)),
                     LshiftL (Integer 0, Integer 4)),
                   LshiftL (Integer 0, Integer 3)),
                 LshiftL (Integer 0, Integer 2)),
               LshiftL (Integer 0, Integer 1)),
             LshiftL (Integer 0, Integer 0)))],
          [If_ (Eq (Ident "CE", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCounter", Add (Ident "iCounter", Integer 1))],
            [])]);
         Asgn (Ident "BAUDTICK", Bin ("0", 1));
         If_ (Eq (Ident "iCounter", Ident "DIVIDER"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCounter",
            Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or
                         (Or
                           (Or
                             (Or
                               (Or
                                 (Or
                                   (Or
                                     (Or
                                       (Or (LshiftL (Integer 0, Integer 15),
                                         LshiftL (Integer 0, Integer 14)),
                                       LshiftL (Integer 0, Integer 13)),
                                     LshiftL (Integer 0, Integer 12)),
                                   LshiftL (Integer 0, Integer 11)),
                                 LshiftL (Integer 0, Integer 10)),
                               LshiftL (Integer 0, Integer 9)),
                             LshiftL (Integer 0, Integer 8)),
                           LshiftL (Integer 0, Integer 7)),
                         LshiftL (Integer 0, Integer 6)),
                       LshiftL (Integer 0, Integer 5)),
                     LshiftL (Integer 0, Integer 4)),
                   LshiftL (Integer 0, Integer 3)),
                 LshiftL (Integer 0, Integer 2)),
               LshiftL (Integer 0, Integer 1)),
             LshiftL (Integer 0, Integer 0)));
           Asgn (Ident "BAUDTICK", Bin ("1", 1))],
          [])])])];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_BG2";
     Seq [Ident "UART_BG2"; Ident "apb_uart"];
     Seq
      [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "RATIO";
       Seq [Ident "RATIO"; Ident "UART_BG2"; Ident "apb_uart"]];
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 8; Place (835, Void 0, Void 0)],
      Void 0);
     Place (414, Void 0, Void 0); Ident "slib_clock_div";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "CE"; Ident "Q"; Ident "iQ"; Ident "iCounter";
     Seq [Ident "apb_uart"]; Port "CLK"; Port "RST"; Port "CE"; Port "Q";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCounter", Integer 0); Asgn (Ident "iQ", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iQ", Bin ("0", 1));
         If_ (Eq (Ident "CE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "iCounter", Integer 1),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iQ", Bin ("1", 1));
             Asgn (Ident "iCounter", Integer 0)],
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCounter", Add (Ident "iCounter", Integer 1))])],
          [])])]);
     Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_RCLK";
     Seq [Ident "UART_RCLK"; Ident "apb_uart"]; Place (414, Void 0, Void 0);
     Ident "slib_edge_detect"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "D";
     Ident "RE"; Ident "FE"; Ident "iDd"; Seq [Ident "apb_uart"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDd", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
     Bin ("0", 1); Bin ("0", 1)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_TXFF";
     Seq [Ident "UART_TXFF"; Ident "apb_uart"];
     Seq
      [Place (767, Void 0, Void 0); Integer 8; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "WIDTH";
       Seq [Ident "WIDTH"; Ident "UART_TXFF"; Ident "apb_uart"]];
     Seq
      [Place (767, Void 0, Void 0); Integer 6; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE_E";
       Seq [Ident "SIZE_E"; Ident "UART_TXFF"; Ident "apb_uart"]];
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 8; Place (835, Void 0, Void 0)],
      Void 0);
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 6; Place (835, Void 0, Void 0)],
      Void 0);
     Place (414, Void 0, Void 0); Ident "slib_fifo";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "CLEAR"; Ident "WRITE"; Ident "READ"; Ident "D";
     Ident "Q"; Ident "EMPTY"; Ident "FULL"; Ident "USAGE"; Ident "iEMPTY";
     Ident "iFULL"; Ident "iWRAddr"; Ident "iRDAddr"; Ident "init";
     Ident "iUSAGE"; Seq [Ident "apb_uart"]; Port "CLK"; Port "RST";
     Port "CLEAR"; Port "WRITE"; Port "READ"; Port "D"; Port "Q";
     Port "EMPTY"; Port "FULL"; Port "USAGE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iWRAddr", Integer 0);
         Asgn (Ident "iRDAddr", Integer 0);
         Asgn (Ident "iEMPTY", Bin ("1", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (LogAnd (Eq (Ident "WRITE", Bin ("1", 1)),
            Eq (Ident "iFULL", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iWRAddr", Add (Ident "iWRAddr", Integer 1))],
          []);
         If_
          (LogAnd (Eq (Ident "READ", Bin ("1", 1)),
            Eq (Ident "iEMPTY", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iRDAddr", Add (Ident "iRDAddr", Integer 1))],
          []);
         If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iWRAddr", Integer 0);
           Asgn (Ident "iRDAddr", Integer 0)],
          []);
         If_ (Eq (Ident "iRDAddr", Ident "iWRAddr"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iEMPTY", Bin ("1", 1))],
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iEMPTY", Bin ("0", 1))])])]);
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iUSAGE", Integer 0)],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iUSAGE", Integer 0)],
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd
              (LogAnd (Eq (Ident "READ", Bin ("0", 1)),
                Eq (Ident "WRITE", Bin ("1", 1))),
              Eq (Ident "iFULL", Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iUSAGE", Add (Ident "iUSAGE", Integer 1))],
            []);
           If_
            (LogAnd
              (LogAnd (Eq (Ident "WRITE", Bin ("0", 1)),
                Eq (Ident "READ", Bin ("1", 1))),
              Eq (Ident "iEMPTY", Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iUSAGE", Integer 1)],
            [])])])]);
     Place (583, Void 0, Void 0); Bin ("0", 1); Place (766, Void 0, Void 0);
     Place (766, Void 0, Void 0); Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_RXFF";
     Seq [Ident "UART_RXFF"; Ident "apb_uart"];
     Seq
      [Place (767, Void 0, Void 0); Integer 8; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "WIDTH";
       Seq [Ident "WIDTH"; Ident "UART_RXFF"; Ident "apb_uart"]];
     Seq
      [Place (767, Void 0, Void 0); Integer 6; Place (754, Void 0, Void 0);
       Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE_E";
       Seq [Ident "SIZE_E"; Ident "UART_RXFF"; Ident "apb_uart"]];
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 11; Place (835, Void 0, Void 0)],
      Void 0);
     Place (488,
      Seq
       [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
        Integer 11; Place (835, Void 0, Void 0)],
      Void 0);
     Place (414, Void 0, Void 0); Ident "slib_fifo";
     Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
     Ident "RST"; Ident "CLEAR"; Ident "WRITE"; Ident "READ"; Ident "D";
     Ident "Q"; Ident "EMPTY"; Ident "FULL"; Ident "USAGE"; Ident "iEMPTY";
     Ident "iFULL"; Ident "iWRAddr"; Ident "iRDAddr"; Ident "init";
     Ident "iUSAGE"; Seq [Ident "apb_uart"]; Port "CLK"; Port "RST";
     Port "CLEAR"; Port "WRITE"; Port "READ"; Port "D"; Port "Q";
     Port "EMPTY"; Port "FULL"; Port "USAGE";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iWRAddr", Integer 0);
         Asgn (Ident "iRDAddr", Integer 0);
         Asgn (Ident "iEMPTY", Bin ("1", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (LogAnd (Eq (Ident "WRITE", Bin ("1", 1)),
            Eq (Ident "iFULL", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iWRAddr", Add (Ident "iWRAddr", Integer 1))],
          []);
         If_
          (LogAnd (Eq (Ident "READ", Bin ("1", 1)),
            Eq (Ident "iEMPTY", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iRDAddr", Add (Ident "iRDAddr", Integer 1))],
          []);
         If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iWRAddr", Integer 0);
           Asgn (Ident "iRDAddr", Integer 0)],
          []);
         If_ (Eq (Ident "iRDAddr", Ident "iWRAddr"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iEMPTY", Bin ("1", 1))],
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iEMPTY", Bin ("0", 1))])])]);
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iUSAGE", Integer 0)],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iUSAGE", Integer 0)],
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd
              (LogAnd (Eq (Ident "READ", Bin ("0", 1)),
                Eq (Ident "WRITE", Bin ("1", 1))),
              Eq (Ident "iFULL", Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iUSAGE", Add (Ident "iUSAGE", Integer 1))],
            []);
           If_
            (LogAnd
              (LogAnd (Eq (Ident "WRITE", Bin ("0", 1)),
                Eq (Ident "READ", Bin ("1", 1))),
              Eq (Ident "iEMPTY", Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iUSAGE", Integer 1)],
            [])])])]);
     Place (583, Void 0, Void 0); Bin ("0", 1); Place (766, Void 0, Void 0);
     Place (766, Void 0, Void 0); Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_TX";
     Seq [Ident "UART_TX"; Ident "apb_uart"]; Ident "CState"; Ident "NState";
     Place (414, Void 0, Void 0); Place (414, Void 0, Void 0);
     Ident "uart_transmitter"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "TXCLK";
     Ident "TXSTART"; Ident "CLEAR"; Ident "WLS"; Ident "STB"; Ident "PEN";
     Ident "EPS"; Ident "SP"; Ident "BC"; Ident "DIN"; Ident "TXFINISHED";
     Ident "SOUT"; Ident "iTx2"; Ident "iSout"; Ident "iParity";
     Ident "iFinished"; Ident "iLast"; Seq [Ident "apb_uart"]; Port "CLK";
     Port "RST"; Port "TXCLK"; Port "TXSTART"; Port "CLEAR"; Port "WLS";
     Port "STB"; Port "PEN"; Port "EPS"; Port "SP"; Port "BC"; Port "DIN";
     Port "TXFINISHED"; Port "SOUT";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "CState", Ident "IDLE");
           Asgn (Ident "iTx2", Bin ("0", 1))]],
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "TXCLK", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             If_ (Eq (Ident "iTx2", Bin ("0", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "CState", Ident "NState");
               Asgn (Ident "iTx2", Bin ("1", 1))],
              [Place (767, Void 0, Void 0); Seq [];
               If_
                (LogAnd
                  (LogAnd (Eq (Ident "WLS", Bin ("00", 2)),
                    Eq (Ident "STB", Bin ("1", 1))),
                  Eq (Ident "CState", Ident "STOP2")),
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "CState", Ident "NState");
                 Asgn (Ident "iTx2", Bin ("1", 1))],
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "CState", Ident "CState");
                 Asgn (Ident "iTx2", Bin ("0", 1))])])],
            [])]])]);
     Always
      (Edge
        [Ident "iParity"; Ident "STB"; Ident "EPS"; Ident "SP"; Ident "PEN";
         Ident "WLS"; Ident "DIN"; Ident "TXSTART"; Ident "CState"],
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "NState", Ident "IDLE");
       Asgn (Ident "iSout", Bin ("1", 1));
       Case (Void 0,
        [Place (767, Void 0, Void 0); Void 1; Ident "CState";
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "TXSTART", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "START")],
             [])]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bin ("0", 1));
            Asgn (Ident "NState", Ident "BIT0")]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 0));
            Asgn (Ident "NState", Ident "BIT1")]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 1));
            Asgn (Ident "NState", Ident "BIT2")]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 2));
            Asgn (Ident "NState", Ident "BIT3")]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 3));
            Asgn (Ident "NState", Ident "BIT4")]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 4));
            If_ (Eq (Ident "WLS", Bin ("00", 2)),
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "PEN", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "PAR")],
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "STOP")])],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "BIT5")])]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 5));
            If_ (Eq (Ident "WLS", Bin ("01", 2)),
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "PEN", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "PAR")],
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "STOP")])],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "BIT6")])]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 6));
            If_ (Eq (Ident "WLS", Bin ("10", 2)),
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "PEN", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "PAR")],
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "STOP")])],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "BIT7")])]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 7));
            If_ (Eq (Ident "PEN", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "PAR")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP")])]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "SP", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "EPS", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iSout", Bin ("0", 1))],
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iSout", Bin ("1", 1))])],
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "EPS", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iSout", Ident "iParity")],
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iSout", Lneg (Ident "iParity"))])]);
            Asgn (Ident "NState", Ident "STOP")]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "STB", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP2")],
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "TXSTART", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "START")],
               [])])]);
         Item (Void 0, Dec ("12", 4),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "TXSTART", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "START")],
             [])]);
         Item (Void 0, Void 0,
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Seq [Place (767, Void 0, Void 0); Seq []]])])]);
     Always (Edge [Ident "DIN"; Ident "WLS"],
      [Place (767, Void 0, Void 0); Ident "TX_PAR";
       Seq [Ident "TX_PAR"; Ident "uart_transmitter"]; Ident "iP40";
       Ident "iP50"; Ident "iP60"; Ident "iP70";
       Xor
        (Xor
          (Xor
            (Xor (Bitsel (Ident "DIN", Integer 4),
              Bitsel (Ident "DIN", Integer 3)),
            Bitsel (Ident "DIN", Integer 2)),
          Bitsel (Ident "DIN", Integer 1)),
        Bitsel (Ident "DIN", Integer 0));
       Xor (Bitsel (Ident "DIN", Integer 5), Ident "iP40");
       Xor (Bitsel (Ident "DIN", Integer 6), Ident "iP50");
       Xor (Bitsel (Ident "DIN", Integer 7), Ident "iP60");
       Case (Void 0,
        [Place (767, Void 0, Void 0); Void 1; Ident "WLS";
         Item (Void 0, Bin ("00", 2), Asgn (Ident "iParity", Ident "iP40"));
         Item (Void 0, Bin ("01", 2), Asgn (Ident "iParity", Ident "iP50"));
         Item (Void 0, Bin ("10", 2), Asgn (Ident "iParity", Ident "iP60"));
         Item (Void 0, Void 0, Asgn (Ident "iParity", Ident "iP70"))])]);
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Ident "TX_FIN";
       Seq [Ident "TX_FIN"; Ident "uart_transmitter"];
       If_ (Ident "RST",
        [Place (767, Void 0, Void 0);
         Seq [Ident "TX_FIN"; Ident "uart_transmitter"];
         Asgn (Ident "iFinished", Bin ("0", 1));
         Asgn (Ident "iLast", Bin ("0", 1))],
        [Place (767, Void 0, Void 0);
         Seq [Ident "TX_FIN"; Ident "uart_transmitter"];
         Asgn (Ident "iFinished", Bin ("0", 1));
         If_
          (LogAnd (Eq (Ident "iLast", Bin ("0", 1)),
            Eq (Ident "CState", Ident "STOP")),
          [Asgn (Ident "iFinished", Bin ("1", 1))], []);
         If_ (Eq (Ident "CState", Ident "STOP"),
          [Asgn (Ident "iLast", Bin ("1", 1))],
          [Asgn (Ident "iLast", Bin ("0", 1))])])]);
     Bin ("0", 1); Place (766, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_RX";
     Seq [Ident "UART_RX"; Ident "apb_uart"]; Ident "CState"; Ident "NState";
     Place (414, Void 0, Void 0); Place (414, Void 0, Void 0);
     Ident "uart_receiver"; Place (655, Void 0, Void 0);
     Place (600, Void 0, Void 0); Ident "CLK"; Ident "RST"; Ident "RXCLK";
     Ident "RXCLEAR"; Ident "WLS"; Ident "STB"; Ident "PEN"; Ident "EPS";
     Ident "SP"; Ident "SIN"; Ident "PE"; Ident "FE"; Ident "BI";
     Ident "DOUT"; Ident "RXFINISHED"; Ident "iBaudCount";
     Ident "iBaudCountClear"; Ident "iBaudStep"; Ident "iBaudStepD";
     Ident "iFilterClear"; Ident "iFSIN"; Ident "iFStopBit"; Ident "iParity";
     Ident "iParityReceived"; Ident "iDataCount"; Ident "iDataCountInit";
     Ident "iDataCountFinish"; Ident "iRXFinished"; Ident "iFE"; Ident "iBI";
     Ident "iNoStopReceived"; Ident "iDOUT"; Seq [Ident "apb_uart"];
     Port "CLK"; Port "RST"; Port "RXCLK"; Port "RXCLEAR"; Port "WLS";
     Port "STB"; Port "PEN"; Port "EPS"; Port "SP"; Port "SIN"; Port "PE";
     Port "FE"; Port "BI"; Port "DOUT"; Port "RXFINISHED";
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iBaudStepD", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iBaudStepD", Ident "iBaudStep")])]);
     Always (Edge [Ident "iDOUT"; Ident "EPS"],
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "iParity",
        Xor
         (Xor
           (Xor
             (Xor
               (Xor
                 (Xor
                   (Xor
                     (Xor (Bitsel (Ident "iDOUT", Integer 7),
                       Bitsel (Ident "iDOUT", Integer 6)),
                     Bitsel (Ident "iDOUT", Integer 5)),
                   Bitsel (Ident "iDOUT", Integer 4)),
                 Bitsel (Ident "iDOUT", Integer 3)),
               Bitsel (Ident "iDOUT", Integer 2)),
             Bitsel (Ident "iDOUT", Integer 1)),
           Bitsel (Ident "iDOUT", Integer 0)),
         Lneg (Ident "EPS")))]);
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iDataCount", Integer 0);
           Asgn (Ident "iDOUT",
            Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or (LshiftL (Integer 0, Integer 7),
                         LshiftL (Integer 0, Integer 6)),
                       LshiftL (Integer 0, Integer 5)),
                     LshiftL (Integer 0, Integer 4)),
                   LshiftL (Integer 0, Integer 3)),
                 LshiftL (Integer 0, Integer 2)),
               LshiftL (Integer 0, Integer 1)),
             LshiftL (Integer 0, Integer 0)))]],
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "iDataCountInit", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iDataCount", Integer 0);
             Asgn (Ident "iDOUT",
              Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or
                         (Or (LshiftL (Integer 0, Integer 7),
                           LshiftL (Integer 0, Integer 6)),
                         LshiftL (Integer 0, Integer 5)),
                       LshiftL (Integer 0, Integer 4)),
                     LshiftL (Integer 0, Integer 3)),
                   LshiftL (Integer 0, Integer 2)),
                 LshiftL (Integer 0, Integer 1)),
               LshiftL (Integer 0, Integer 0)))],
            [Place (767, Void 0, Void 0); Seq [];
             If_
              (LogAnd (Eq (Ident "iBaudStep", Bin ("1", 1)),
                Eq (Ident "iDataCountFinish", Bin ("0", 1))),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Bitsel (Ident "iDOUT", Ident "iDataCount"),
                Ident "iFSIN");
               Asgn (Ident "iDataCount", Add (Ident "iDataCount", Integer 1))],
              [])])]])]);
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "CState", Ident "IDLE")]],
        [Seq
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "CState", Ident "NState")]])]);
     Always
      (Edge
        [Ident "STB"; Ident "WLS"; Ident "PEN"; Ident "iDataCountFinish";
         Ident "iBaudCount"; Ident "iBaudStep"; Ident "iFStopBit";
         Ident "iFSIN"; Ident "SIN"; Ident "CState"],
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "NState", Ident "IDLE");
       Asgn (Ident "iBaudCountClear", Bin ("0", 1));
       Asgn (Ident "iDataCountInit", Bin ("0", 1));
       Asgn (Ident "iRXFinished", Bin ("0", 1));
       Case (Void 0,
        [Place (767, Void 0, Void 0); Void 1; Ident "CState";
         Item (Void 0, Dec ("5", 3),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "SIN", Bin ("0", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "START")],
             []);
            Asgn (Ident "iBaudCountClear", Bin ("1", 1));
            Asgn (Ident "iDataCountInit", Bin ("1", 1))]);
         Item (Void 0, Dec ("5", 3),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "iDataCountInit", Bin ("1", 1));
            If_ (Eq (Ident "iBaudStep", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iFSIN", Bin ("0", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "DATA")],
               [])],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "START")])]);
         Item (Void 0, Dec ("5", 3),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "iDataCountFinish", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "PEN", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "PAR")],
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "NState", Ident "STOP")])],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "DATA")])]);
         Item (Void 0, Dec ("5", 3),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "iBaudStep", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "PAR")])]);
         Item (Void 0, Dec ("5", 3),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Bitsel (Ident "iBaudCount", Integer 3), Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iFStopBit", Bin ("0", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iRXFinished", Bin ("1", 1));
                Asgn (Ident "NState", Ident "MWAIT")],
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iRXFinished", Bin ("1", 1));
                Asgn (Ident "NState", Ident "IDLE")])],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP")])]);
         Item (Void 0, Dec ("5", 3),
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "SIN", Bin ("0", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "MWAIT")],
             [])]);
         Item (Void 0, Void 0,
          Seq
           [Place (767, Void 0, Void 0); Seq [];
            Seq [Place (767, Void 0, Void 0); Seq []]])])]);
     Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "RST", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "PE", Bin ("0", 1));
         Asgn (Ident "iParityReceived", Bin ("0", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (LogAnd (Eq (Ident "CState", Ident "PAR"),
            Eq (Ident "iBaudStep", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iParityReceived", Ident "iFSIN")],
          []);
         If_ (Eq (Ident "PEN", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "PE", Bin ("0", 1));
           If_ (Eq (Ident "SP", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             If_
              (Eq (Xor (Ident "EPS", Ident "iParityReceived"), Bin ("0", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "PE", Bin ("1", 1))],
              [])],
            [Place (767, Void 0, Void 0); Seq [];
             If_ (Ne (Ident "iParity", Ident "iParityReceived"),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "PE", Bin ("1", 1))],
              [])])],
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "PE", Bin ("0", 1));
           Asgn (Ident "iParityReceived", Bin ("0", 1))])])]);
     Seq
      [Place (767, Void 0, Void 0); Ident "RX_BRC";
       Seq [Ident "RX_BRC"; Ident "UART_RX"; Ident "apb_uart"];
       Seq
        [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
         Place (291, Place (769, Void 0, Void 0), Void 0); Ident "WIDTH";
         Seq
          [Ident "WIDTH"; Ident "RX_BRC"; Ident "UART_RX"; Ident "apb_uart"]];
       Place (488,
        Seq
         [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
          Integer 4; Place (835, Void 0, Void 0)],
        Void 0);
       Place (414, Void 0, Void 0); Ident "slib_counter";
       Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
       Ident "RST"; Ident "CLEAR"; Ident "LOAD"; Ident "ENABLE";
       Ident "DOWN"; Ident "D"; Ident "Q"; Ident "OVERFLOW";
       Ident "iCounter"; Seq [Ident "uart_receiver"]; Port "CLK"; Port "RST";
       Port "CLEAR"; Port "LOAD"; Port "ENABLE"; Port "DOWN"; Port "D";
       Port "Q"; Port "OVERFLOW";
       Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
        [If_ (Ident "RST",
          [Seq
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCounter", Integer 0)]],
          [Seq
            [Place (767, Void 0, Void 0); Seq [];
             If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCounter", Integer 0)],
              [If_ (Eq (Ident "LOAD", Bin ("1", 1)),
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "iCounter", Ident "$unsigned")],
                [If_ (Eq (Ident "ENABLE", Bin ("1", 1)),
                  [Place (767, Void 0, Void 0); Seq [];
                   If_ (Eq (Ident "DOWN", Bin ("0", 1)),
                    [Place (767, Void 0, Void 0); Seq [];
                     Asgn (Ident "iCounter",
                      Add (Ident "iCounter", Integer 1))],
                    [Place (767, Void 0, Void 0); Seq [];
                     Asgn (Ident "iCounter", Integer 1)])],
                  [])])]);
             If_
              (Eq (Bitsel (Ident "iCounter", Ident "WIDTH"), Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Bitsel (Ident "iCounter", Ident "WIDTH"), Integer 0)],
              [])]])]);
       Place (766, Void 0, Void 0); Place (766, Void 0, Void 0)];
     Seq
      [Place (767, Void 0, Void 0); Ident "RX_MVF";
       Seq [Ident "RX_MVF"; Ident "UART_RX"; Ident "apb_uart"];
       Seq
        [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
         Place (291, Place (769, Void 0, Void 0), Void 0); Ident "WIDTH";
         Seq
          [Ident "WIDTH"; Ident "RX_MVF"; Ident "UART_RX"; Ident "apb_uart"]];
       Seq
        [Place (767, Void 0, Void 0); Integer 10;
         Place (754, Void 0, Void 0);
         Place (291, Place (769, Void 0, Void 0), Void 0); Ident "THRESHOLD";
         Seq
          [Ident "THRESHOLD"; Ident "RX_MVF"; Ident "UART_RX";
           Ident "apb_uart"]];
       Place (488,
        Seq
         [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
          Integer 4; Place (835, Void 0, Void 0)],
        Void 0);
       Place (488,
        Seq
         [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
          Integer 10; Place (835, Void 0, Void 0)],
        Void 0);
       Place (414, Void 0, Void 0); Ident "slib_mv_filter";
       Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
       Ident "RST"; Ident "SAMPLE"; Ident "CLEAR"; Ident "D"; Ident "Q";
       Ident "iCounter"; Ident "iQ"; Seq [Ident "uart_receiver"]; Port "CLK";
       Port "RST"; Port "SAMPLE"; Port "CLEAR"; Port "D"; Port "Q";
       Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
        [If_ (Ident "RST",
          [Seq
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCounter", Integer 0);
             Asgn (Ident "iQ", Bin ("0", 1))]],
          [Seq
            [Place (767, Void 0, Void 0); Seq [];
             If_ (Ge (Ident "iCounter", Ident "THRESHOLD"),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iQ", Bin ("1", 1))],
              [Place (767, Void 0, Void 0); Seq [];
               If_
                (LogAnd (Eq (Ident "SAMPLE", Bin ("1", 1)),
                  Eq (Ident "D", Bin ("1", 1))),
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "iCounter", Add (Ident "iCounter", Integer 1))],
                [])]);
             If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCounter", Integer 0);
               Asgn (Ident "iQ", Bin ("0", 1))],
              [])]])]);
       Place (766, Void 0, Void 0)];
     Seq
      [Place (767, Void 0, Void 0); Ident "RX_IFSB";
       Seq [Ident "RX_IFSB"; Ident "UART_RX"; Ident "apb_uart"];
       Seq
        [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
         Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE";
         Seq
          [Ident "SIZE"; Ident "RX_IFSB"; Ident "UART_RX"; Ident "apb_uart"]];
       Place (488,
        Seq
         [Place (767, Void 0, Void 0); Place (489, Integer 1, Void 0);
          Integer 4; Place (835, Void 0, Void 0)],
        Void 0);
       Place (414, Void 0, Void 0); Ident "slib_input_filter";
       Place (655, Void 0, Void 0); Place (600, Void 0, Void 0); Ident "CLK";
       Ident "RST"; Ident "CE"; Ident "D"; Ident "Q"; Ident "iCount";
       Seq [Ident "uart_receiver"]; Port "CLK"; Port "RST"; Port "CE";
       Port "D"; Port "Q";
       Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "RST", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCount", Integer 0); Asgn (Ident "Q", Bin ("0", 1))],
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "CE", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             If_
              (LogAnd (Eq (Ident "D", Bin ("1", 1)),
                Ne (Ident "iCount", Ident "SIZE")),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCount", Add (Ident "iCount", Integer 1))],
              [If_
                (LogAnd (Eq (Ident "D", Bin ("0", 1)),
                  Ne (Ident "iCount", Integer 0)),
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "iCount", Integer 1)],
                [])])],
            []);
           If_ (Eq (Ident "iCount", Ident "SIZE"),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "Q", Bin ("1", 1))],
            [If_ (Eq (Ident "iCount", Integer 0),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "Q", Bin ("0", 1))],
              [])])])])];
     Or (Ident "iBaudStepD", Ident "iBaudCountClear"); Bin ("0", 1);
     Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Place (766, Void 0, Void 0);
     Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
     Place (766, Void 0, Void 0)];
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (765, Void 0, Void 0); Bin ("0", 1); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (765, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (765, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (765, Void 0, Void 0); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Place (766, Void 0, Void 0); Place (766, Void 0, Void 0);
   Concat (Vpiconcatop, Ident "iDLM", Ident "iDLL");
   Place (766, Void 0, Void 0); Ident "iTXFIFO64Full"; Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Place (766, Void 0, Void 0);
   Ident "iRXFIFO64Full"; Place (766, Void 0, Void 0); Bin ("0", 1);
   Bin ("0", 1); Ident "iRXFIFO64Trigger"; Place (765, Void 0, Void 0);
   Place (765, Void 0, Void 0); Ident "iSOUT"; Bin ("0", 1);
   Place (765, Void 0, Void 0); Place (765, Void 0, Void 0);
   Place (765, Void 0, Void 0)];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Ident "bool_t"; Seq [Ident "uart_transmitter"]; Ident "FALSE";
     Ident "TRUE"];
   Seq
    [Ident "state_type"; Seq [Ident "uart_transmitter"];
     Range (Integer 3, Integer 0); Ident "IDLE"; Ident "START"; Ident "BIT0";
     Ident "BIT1"; Ident "BIT2"; Ident "BIT3"; Ident "BIT4"; Ident "BIT5";
     Ident "BIT6"; Ident "BIT7"; Ident "PAR"; Ident "STOP"; Ident "STOP2"];
   Ident "uart_transmitter"; Ident "CLK"; Ident "RST"; Ident "TXCLK";
   Ident "TXSTART"; Ident "CLEAR"; Ident "WLS"; Ident "STB"; Ident "PEN";
   Ident "EPS"; Ident "SP"; Ident "BC"; Ident "DIN"; Ident "TXFINISHED";
   Ident "SOUT"; Enum "CState"; Enum "NState"; Ident "iTx2"; Ident "iSout";
   Ident "iParity"; Ident "iFinished"; Ident "iLast"; Port "CLK"; Port "RST";
   Port "TXCLK"; Port "TXSTART"; Port "CLEAR"; Port "WLS"; Port "STB";
   Port "PEN"; Port "EPS"; Port "SP"; Port "BC"; Port "DIN";
   Port "TXFINISHED"; Port "SOUT";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "CState", Ident "IDLE");
         Asgn (Ident "iTx2", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "TXCLK", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "iTx2", Bin ("0", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "CState", Ident "NState");
             Asgn (Ident "iTx2", Bin ("1", 1))],
            [Place (767, Void 0, Void 0); Seq [];
             If_
              (LogAnd
                (LogAnd (Eq (Ident "WLS", Bin ("00", 2)),
                  Eq (Ident "STB", Bin ("1", 1))),
                Eq (Ident "CState", Ident "STOP2")),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "CState", Ident "NState");
               Asgn (Ident "iTx2", Bin ("1", 1))],
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "CState", Ident "CState");
               Asgn (Ident "iTx2", Bin ("0", 1))])])],
          [])]])]);
   Always
    (Edge
      [Ident "iParity"; Ident "STB"; Ident "EPS"; Ident "SP"; Ident "PEN";
       Ident "WLS"; Ident "DIN"; Ident "TXSTART"; Ident "CState"],
    [Place (767, Void 0, Void 0); Seq [];
     Asgn (Ident "NState", Ident "IDLE"); Asgn (Ident "iSout", Bin ("1", 1));
     Case (Void 0,
      [Place (767, Void 0, Void 0); Void 1; Ident "CState";
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "TXSTART", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "START")],
           [])]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bin ("0", 1));
          Asgn (Ident "NState", Ident "BIT0")]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 0));
          Asgn (Ident "NState", Ident "BIT1")]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 1));
          Asgn (Ident "NState", Ident "BIT2")]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 2));
          Asgn (Ident "NState", Ident "BIT3")]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 3));
          Asgn (Ident "NState", Ident "BIT4")]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 4));
          If_ (Eq (Ident "WLS", Bin ("00", 2)),
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "PEN", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "PAR")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP")])],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "BIT5")])]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 5));
          If_ (Eq (Ident "WLS", Bin ("01", 2)),
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "PEN", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "PAR")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP")])],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "BIT6")])]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 6));
          If_ (Eq (Ident "WLS", Bin ("10", 2)),
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "PEN", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "PAR")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP")])],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "BIT7")])]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iSout", Bitsel (Ident "DIN", Integer 7));
          If_ (Eq (Ident "PEN", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "PAR")],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "STOP")])]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "SP", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "EPS", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iSout", Bin ("0", 1))],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iSout", Bin ("1", 1))])],
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "EPS", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iSout", Ident "iParity")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iSout", Lneg (Ident "iParity"))])]);
          Asgn (Ident "NState", Ident "STOP")]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "STB", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "STOP2")],
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "TXSTART", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "START")],
             [])])]);
       Item (Void 0, Dec ("12", 4),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "TXSTART", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "START")],
           [])]);
       Item (Void 0, Void 0,
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Seq [Place (767, Void 0, Void 0); Seq []]])])]);
   Always (Edge [Ident "DIN"; Ident "WLS"],
    [Place (767, Void 0, Void 0); Ident "TX_PAR";
     Seq [Ident "TX_PAR"; Ident "uart_transmitter"]; Ident "iP40";
     Ident "iP50"; Ident "iP60"; Ident "iP70";
     Xor
      (Xor
        (Xor
          (Xor (Bitsel (Ident "DIN", Integer 4),
            Bitsel (Ident "DIN", Integer 3)),
          Bitsel (Ident "DIN", Integer 2)),
        Bitsel (Ident "DIN", Integer 1)),
      Bitsel (Ident "DIN", Integer 0));
     Xor (Bitsel (Ident "DIN", Integer 5), Ident "iP40");
     Xor (Bitsel (Ident "DIN", Integer 6), Ident "iP50");
     Xor (Bitsel (Ident "DIN", Integer 7), Ident "iP60");
     Case (Void 0,
      [Place (767, Void 0, Void 0); Void 1; Ident "WLS";
       Item (Void 0, Bin ("00", 2), Asgn (Ident "iParity", Ident "iP40"));
       Item (Void 0, Bin ("01", 2), Asgn (Ident "iParity", Ident "iP50"));
       Item (Void 0, Bin ("10", 2), Asgn (Ident "iParity", Ident "iP60"));
       Item (Void 0, Void 0, Asgn (Ident "iParity", Ident "iP70"))])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Ident "TX_FIN";
     Seq [Ident "TX_FIN"; Ident "uart_transmitter"];
     If_ (Ident "RST",
      [Place (767, Void 0, Void 0);
       Seq [Ident "TX_FIN"; Ident "uart_transmitter"];
       Asgn (Ident "iFinished", Bin ("0", 1));
       Asgn (Ident "iLast", Bin ("0", 1))],
      [Place (767, Void 0, Void 0);
       Seq [Ident "TX_FIN"; Ident "uart_transmitter"];
       Asgn (Ident "iFinished", Bin ("0", 1));
       If_
        (LogAnd (Eq (Ident "iLast", Bin ("0", 1)),
          Eq (Ident "CState", Ident "STOP")),
        [Asgn (Ident "iFinished", Bin ("1", 1))], []);
       If_ (Eq (Ident "CState", Ident "STOP"),
        [Asgn (Ident "iLast", Bin ("1", 1))],
        [Asgn (Ident "iLast", Bin ("0", 1))])])]);
   Bin ("0", 1); Ident "iFinished"];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Ident "bool_t"; Seq [Ident "uart_receiver"]; Ident "FALSE";
     Ident "TRUE"];
   Seq
    [Ident "state_type"; Seq [Ident "uart_receiver"];
     Range (Integer 2, Integer 0); Ident "IDLE"; Ident "START"; Ident "DATA";
     Ident "PAR"; Ident "STOP"; Ident "MWAIT"];
   Ident "uart_receiver"; Ident "CLK"; Ident "RST"; Ident "RXCLK";
   Ident "RXCLEAR"; Ident "WLS"; Ident "STB"; Ident "PEN"; Ident "EPS";
   Ident "SP"; Ident "SIN"; Ident "PE"; Ident "FE"; Ident "BI"; Ident "DOUT";
   Ident "RXFINISHED"; Enum "CState"; Enum "NState"; Ident "iBaudCount";
   Ident "iBaudCountClear"; Ident "iBaudStep"; Ident "iBaudStepD";
   Ident "iFilterClear"; Ident "iFSIN"; Ident "iFStopBit"; Ident "iParity";
   Ident "iParityReceived"; Ident "iDataCount"; Ident "iDataCountInit";
   Ident "iDataCountFinish"; Ident "iRXFinished"; Ident "iFE"; Ident "iBI";
   Ident "iNoStopReceived"; Ident "iDOUT"; Port "CLK"; Port "RST";
   Port "RXCLK"; Port "RXCLEAR"; Port "WLS"; Port "STB"; Port "PEN";
   Port "EPS"; Port "SP"; Port "SIN"; Port "PE"; Port "FE"; Port "BI";
   Port "DOUT"; Port "RXFINISHED";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "iBaudStepD", Bin ("0", 1))],
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "iBaudStepD", Ident "iBaudStep")])]);
   Always (Edge [Ident "iDOUT"; Ident "EPS"],
    [Place (767, Void 0, Void 0); Seq [];
     Asgn (Ident "iParity",
      Xor
       (Xor
         (Xor
           (Xor
             (Xor
               (Xor
                 (Xor
                   (Xor (Bitsel (Ident "iDOUT", Integer 7),
                     Bitsel (Ident "iDOUT", Integer 6)),
                   Bitsel (Ident "iDOUT", Integer 5)),
                 Bitsel (Ident "iDOUT", Integer 4)),
               Bitsel (Ident "iDOUT", Integer 3)),
             Bitsel (Ident "iDOUT", Integer 2)),
           Bitsel (Ident "iDOUT", Integer 1)),
         Bitsel (Ident "iDOUT", Integer 0)),
       Lneg (Ident "EPS")))]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDataCount", Integer 0);
         Asgn (Ident "iDOUT",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iDataCountInit", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iDataCount", Integer 0);
           Asgn (Ident "iDOUT",
            Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or (LshiftL (Integer 0, Integer 7),
                         LshiftL (Integer 0, Integer 6)),
                       LshiftL (Integer 0, Integer 5)),
                     LshiftL (Integer 0, Integer 4)),
                   LshiftL (Integer 0, Integer 3)),
                 LshiftL (Integer 0, Integer 2)),
               LshiftL (Integer 0, Integer 1)),
             LshiftL (Integer 0, Integer 0)))],
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "iBaudStep", Bin ("1", 1)),
              Eq (Ident "iDataCountFinish", Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Bitsel (Ident "iDOUT", Ident "iDataCount"), Ident "iFSIN");
             Asgn (Ident "iDataCount", Add (Ident "iDataCount", Integer 1))],
            [])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "CState", Ident "IDLE")]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "CState", Ident "NState")]])]);
   Always
    (Edge
      [Ident "STB"; Ident "WLS"; Ident "PEN"; Ident "iDataCountFinish";
       Ident "iBaudCount"; Ident "iBaudStep"; Ident "iFStopBit";
       Ident "iFSIN"; Ident "SIN"; Ident "CState"],
    [Place (767, Void 0, Void 0); Seq [];
     Asgn (Ident "NState", Ident "IDLE");
     Asgn (Ident "iBaudCountClear", Bin ("0", 1));
     Asgn (Ident "iDataCountInit", Bin ("0", 1));
     Asgn (Ident "iRXFinished", Bin ("0", 1));
     Case (Void 0,
      [Place (767, Void 0, Void 0); Void 1; Ident "CState";
       Item (Void 0, Dec ("5", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "SIN", Bin ("0", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "START")],
           []);
          Asgn (Ident "iBaudCountClear", Bin ("1", 1));
          Asgn (Ident "iDataCountInit", Bin ("1", 1))]);
       Item (Void 0, Dec ("5", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Ident "iDataCountInit", Bin ("1", 1));
          If_ (Eq (Ident "iBaudStep", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "iFSIN", Bin ("0", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "DATA")],
             [])],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "START")])]);
       Item (Void 0, Dec ("5", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "iDataCountFinish", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "PEN", Bin ("1", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "PAR")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "NState", Ident "STOP")])],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "DATA")])]);
       Item (Void 0, Dec ("5", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "iBaudStep", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "STOP")],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "PAR")])]);
       Item (Void 0, Dec ("5", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Bitsel (Ident "iBaudCount", Integer 3), Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            If_ (Eq (Ident "iFStopBit", Bin ("0", 1)),
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iRXFinished", Bin ("1", 1));
              Asgn (Ident "NState", Ident "MWAIT")],
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iRXFinished", Bin ("1", 1));
              Asgn (Ident "NState", Ident "IDLE")])],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "STOP")])]);
       Item (Void 0, Dec ("5", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "SIN", Bin ("0", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Ident "NState", Ident "MWAIT")],
           [])]);
       Item (Void 0, Void 0,
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Seq [Place (767, Void 0, Void 0); Seq []]])])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "PE", Bin ("0", 1));
       Asgn (Ident "iParityReceived", Bin ("0", 1))],
      [Place (767, Void 0, Void 0); Seq [];
       If_
        (LogAnd (Eq (Ident "CState", Ident "PAR"),
          Eq (Ident "iBaudStep", Bin ("1", 1))),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iParityReceived", Ident "iFSIN")],
        []);
       If_ (Eq (Ident "PEN", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "PE", Bin ("0", 1));
         If_ (Eq (Ident "SP", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (Eq (Xor (Ident "EPS", Ident "iParityReceived"), Bin ("0", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "PE", Bin ("1", 1))],
            [])],
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Ne (Ident "iParity", Ident "iParityReceived"),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "PE", Bin ("1", 1))],
            [])])],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "PE", Bin ("0", 1));
         Asgn (Ident "iParityReceived", Bin ("0", 1))])])]);
   Or (Ident "iBaudStepD", Ident "iBaudCountClear"); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Ident "iDOUT"; Ident "iBI";
   Ident "iFE"; Ident "iRXFinished";
   Seq
    [Place (767, Void 0, Void 0); Ident "RX_BRC"; Ident "slib_counter";
     Seq [Ident "slib_counter"]; Port "CLK"; Port "RST"; Port "CLEAR";
     Port "LOAD"; Port "ENABLE"; Port "DOWN"; Port "D"; Port "Q";
     Port "OVERFLOW"];
   Seq
    [Place (767, Void 0, Void 0); Ident "RX_MVF"; Ident "slib_mv_filter";
     Seq [Ident "slib_mv_filter"]; Port "CLK"; Port "RST"; Port "SAMPLE";
     Port "CLEAR"; Port "D"; Port "Q"];
   Seq
    [Place (767, Void 0, Void 0); Ident "RX_IFSB"; Ident "slib_input_filter";
     Seq [Ident "slib_input_filter"]; Port "CLK"; Port "RST"; Port "CE";
     Port "D"; Port "Q"]];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Ident "bool_t"; Seq [Ident "uart_interrupt"]; Ident "FALSE";
     Ident "TRUE"];
   Ident "uart_interrupt"; Ident "CLK"; Ident "RST"; Ident "IER";
   Ident "LSR"; Ident "THI"; Ident "RDA"; Ident "CTI"; Ident "AFE";
   Ident "MSR"; Ident "IIR"; Ident "INT"; Ident "iRLSInterrupt";
   Ident "iRDAInterrupt"; Ident "iCTIInterrupt"; Ident "iTHRInterrupt";
   Ident "iMSRInterrupt"; Ident "iIIR"; Port "CLK"; Port "RST"; Port "IER";
   Port "LSR"; Port "THI"; Port "RDA"; Port "CTI"; Port "AFE"; Port "MSR";
   Port "IIR"; Port "INT";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iIIR", Bin ("0001", 4))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iRLSInterrupt", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iIIR", Bin ("0110", 4))],
          [If_ (Eq (Ident "iCTIInterrupt", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iIIR", Bin ("1100", 4))],
            [If_ (Eq (Ident "iRDAInterrupt", Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iIIR", Bin ("0100", 4))],
              [If_ (Eq (Ident "iTHRInterrupt", Bin ("1", 1)),
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "iIIR", Bin ("0010", 4))],
                [If_ (Eq (Ident "iMSRInterrupt", Bin ("1", 1)),
                  [Place (767, Void 0, Void 0); Seq [];
                   Asgn (Ident "iIIR", Bin ("0000", 4))],
                  [Place (767, Void 0, Void 0); Seq [];
                   Asgn (Ident "iIIR", Bin ("0001", 4))])])])])])]])]);
   LogAnd (Bitsel (Ident "IER", Integer 2),
    Or
     (Or
       (Or (Bitsel (Ident "LSR", Integer 1), Bitsel (Ident "LSR", Integer 2)),
       Bitsel (Ident "LSR", Integer 3)),
     Bitsel (Ident "LSR", Integer 4)));
   LogAnd (Bitsel (Ident "IER", Integer 0), Ident "RDA");
   LogAnd (Bitsel (Ident "IER", Integer 0), Ident "CTI");
   LogAnd (Bitsel (Ident "IER", Integer 1), Ident "THI");
   LogAnd (Bitsel (Ident "IER", Integer 3),
    Or
     (Or
       (Or (LogAnd (Bitsel (Ident "MSR", Integer 0), Lneg (Ident "AFE")),
         Bitsel (Ident "MSR", Integer 1)),
       Bitsel (Ident "MSR", Integer 2)),
     Bitsel (Ident "MSR", Integer 3)));
   Ident "iIIR"; Lneg (Bitsel (Ident "iIIR", Integer 0))];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Ident "bool_t"; Seq [Ident "uart_baudgen"]; Ident "FALSE"; Ident "TRUE"];
   Ident "uart_baudgen"; Ident "CLK"; Ident "RST"; Ident "CE"; Ident "CLEAR";
   Ident "DIVIDER"; Ident "BAUDTICK"; Ident "iCounter"; Port "CLK";
   Port "RST"; Port "CE"; Port "CLEAR"; Port "DIVIDER"; Port "BAUDTICK";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "iCounter",
        Or
         (Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or
                         (Or
                           (Or
                             (Or
                               (Or
                                 (Or
                                   (Or (LshiftL (Integer 0, Integer 15),
                                     LshiftL (Integer 0, Integer 14)),
                                   LshiftL (Integer 0, Integer 13)),
                                 LshiftL (Integer 0, Integer 12)),
                               LshiftL (Integer 0, Integer 11)),
                             LshiftL (Integer 0, Integer 10)),
                           LshiftL (Integer 0, Integer 9)),
                         LshiftL (Integer 0, Integer 8)),
                       LshiftL (Integer 0, Integer 7)),
                     LshiftL (Integer 0, Integer 6)),
                   LshiftL (Integer 0, Integer 5)),
                 LshiftL (Integer 0, Integer 4)),
               LshiftL (Integer 0, Integer 3)),
             LshiftL (Integer 0, Integer 2)),
           LshiftL (Integer 0, Integer 1)),
         LshiftL (Integer 0, Integer 0)));
       Asgn (Ident "BAUDTICK", Bin ("0", 1))],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCounter",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or
                         (Or
                           (Or
                             (Or
                               (Or
                                 (Or
                                   (Or
                                     (Or (LshiftL (Integer 0, Integer 15),
                                       LshiftL (Integer 0, Integer 14)),
                                     LshiftL (Integer 0, Integer 13)),
                                   LshiftL (Integer 0, Integer 12)),
                                 LshiftL (Integer 0, Integer 11)),
                               LshiftL (Integer 0, Integer 10)),
                             LshiftL (Integer 0, Integer 9)),
                           LshiftL (Integer 0, Integer 8)),
                         LshiftL (Integer 0, Integer 7)),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))],
        [If_ (Eq (Ident "CE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCounter", Add (Ident "iCounter", Integer 1))],
          [])]);
       Asgn (Ident "BAUDTICK", Bin ("0", 1));
       If_ (Eq (Ident "iCounter", Ident "DIVIDER"),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCounter",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or
                       (Or
                         (Or
                           (Or
                             (Or
                               (Or
                                 (Or
                                   (Or
                                     (Or (LshiftL (Integer 0, Integer 15),
                                       LshiftL (Integer 0, Integer 14)),
                                     LshiftL (Integer 0, Integer 13)),
                                   LshiftL (Integer 0, Integer 12)),
                                 LshiftL (Integer 0, Integer 11)),
                               LshiftL (Integer 0, Integer 10)),
                             LshiftL (Integer 0, Integer 9)),
                           LshiftL (Integer 0, Integer 8)),
                         LshiftL (Integer 0, Integer 7)),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)));
         Asgn (Ident "BAUDTICK", Bin ("1", 1))],
        [])])])];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
     Place (291, Place (769, Void 0, Void 0), Void 0); Ident "WIDTH";
     Seq [Ident "WIDTH"; Ident "slib_mv_filter"]];
   Seq
    [Place (767, Void 0, Void 0); Integer 10; Place (754, Void 0, Void 0);
     Place (291, Place (769, Void 0, Void 0), Void 0); Ident "THRESHOLD";
     Seq [Ident "THRESHOLD"; Ident "slib_mv_filter"]];
   Place (488,
    Seq [Place (767, Void 0, Void 0); Integer 4; Place (835, Void 0, Void 0)],
    Void 0);
   Place (488,
    Seq
     [Place (767, Void 0, Void 0); Integer 10; Place (835, Void 0, Void 0)],
    Void 0);
   Seq
    [Ident "bool_t"; Seq [Ident "slib_mv_filter"]; Ident "FALSE";
     Ident "TRUE"];
   Ident "slib_mv_filter"; Ident "CLK"; Ident "RST"; Ident "SAMPLE";
   Ident "CLEAR"; Ident "D"; Ident "Q"; Ident "iCounter"; Ident "iQ";
   Port "CLK"; Port "RST"; Port "SAMPLE"; Port "CLEAR"; Port "D"; Port "Q";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [If_ (Ident "RST",
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCounter", Integer 0); Asgn (Ident "iQ", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Ge (Ident "iCounter", Ident "THRESHOLD"),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iQ", Bin ("1", 1))],
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "SAMPLE", Bin ("1", 1)),
              Eq (Ident "D", Bin ("1", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCounter", Add (Ident "iCounter", Integer 1))],
            [])]);
         If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCounter", Integer 0);
           Asgn (Ident "iQ", Bin ("0", 1))],
          [])]])]);
   Ident "iQ"];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Ident "bool_t"; Seq [Ident "slib_input_sync"]; Ident "FALSE";
     Ident "TRUE"];
   Ident "slib_input_sync"; Ident "CLK"; Ident "RST"; Ident "D"; Ident "Q";
   Ident "iD"; Port "CLK"; Port "RST"; Port "D"; Ident "Q";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "iD",
        Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))],
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Bitsel (Ident "iD", Integer 0), Ident "D");
       Asgn (Bitsel (Ident "iD", Integer 1), Bitsel (Ident "iD", Integer 0))])]);
   Bitsel (Ident "iD", Integer 1)];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
     Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE";
     Seq [Ident "SIZE"; Ident "slib_input_filter"]];
   Place (488,
    Seq [Place (767, Void 0, Void 0); Integer 4; Place (835, Void 0, Void 0)],
    Void 0);
   Seq
    [Ident "bool_t"; Seq [Ident "slib_input_filter"]; Ident "FALSE";
     Ident "TRUE"];
   Ident "slib_input_filter"; Ident "CLK"; Ident "RST"; Ident "CE";
   Ident "D"; Ident "Q"; Ident "iCount"; Port "CLK"; Port "RST"; Port "CE";
   Port "D"; Port "Q";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iCount", Integer 0);
       Asgn (Ident "Q", Bin ("0", 1))],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "CE", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (LogAnd (Eq (Ident "D", Bin ("1", 1)),
            Ne (Ident "iCount", Ident "SIZE")),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCount", Add (Ident "iCount", Integer 1))],
          [If_
            (LogAnd (Eq (Ident "D", Bin ("0", 1)),
              Ne (Ident "iCount", Integer 0)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCount", Integer 1)],
            [])])],
        []);
       If_ (Eq (Ident "iCount", Ident "SIZE"),
        [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "Q", Bin ("1", 1))],
        [If_ (Eq (Ident "iCount", Integer 0),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "Q", Bin ("0", 1))],
          [])])])])];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Place (767, Void 0, Void 0); Integer 8; Place (754, Void 0, Void 0);
     Place (291, Place (769, Void 0, Void 0), Void 0); Ident "WIDTH";
     Seq [Ident "WIDTH"; Ident "slib_fifo"]];
   Seq
    [Place (767, Void 0, Void 0); Integer 6; Place (754, Void 0, Void 0);
     Place (291, Place (769, Void 0, Void 0), Void 0); Ident "SIZE_E";
     Seq [Ident "SIZE_E"; Ident "slib_fifo"]];
   Place (488,
    Seq [Place (767, Void 0, Void 0); Integer 8; Place (835, Void 0, Void 0)],
    Void 0);
   Place (488,
    Seq [Place (767, Void 0, Void 0); Integer 6; Place (835, Void 0, Void 0)],
    Void 0);
   Seq [Ident "bool_t"; Seq [Ident "slib_fifo"]; Ident "FALSE"; Ident "TRUE"];
   Ident "slib_fifo"; Ident "CLK"; Ident "RST"; Ident "CLEAR"; Ident "WRITE";
   Ident "READ"; Ident "D"; Ident "Q"; Ident "EMPTY"; Ident "FULL";
   Ident "USAGE"; Ident "iEMPTY"; Ident "iFULL"; Ident "iWRAddr";
   Ident "iRDAddr"; Ident "init"; Ident "iUSAGE"; Port "CLK"; Port "RST";
   Port "CLEAR"; Port "WRITE"; Port "READ"; Port "D"; Port "Q";
   Ident "EMPTY"; Ident "FULL"; Port "USAGE";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "iWRAddr", Integer 0); Asgn (Ident "iRDAddr", Integer 0);
       Asgn (Ident "iEMPTY", Bin ("1", 1))],
      [Place (767, Void 0, Void 0); Seq [];
       If_
        (LogAnd (Eq (Ident "WRITE", Bin ("1", 1)),
          Eq (Ident "iFULL", Bin ("0", 1))),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iWRAddr", Add (Ident "iWRAddr", Integer 1))],
        []);
       If_
        (LogAnd (Eq (Ident "READ", Bin ("1", 1)),
          Eq (Ident "iEMPTY", Bin ("0", 1))),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iRDAddr", Add (Ident "iRDAddr", Integer 1))],
        []);
       If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iWRAddr", Integer 0);
         Asgn (Ident "iRDAddr", Integer 0)],
        []);
       If_ (Eq (Ident "iRDAddr", Ident "iWRAddr"),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iEMPTY", Bin ("1", 1))],
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iEMPTY", Bin ("0", 1))])])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iUSAGE", Integer 0)],
      [Place (767, Void 0, Void 0); Seq [];
       If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iUSAGE", Integer 0)],
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (LogAnd
            (LogAnd (Eq (Ident "READ", Bin ("0", 1)),
              Eq (Ident "WRITE", Bin ("1", 1))),
            Eq (Ident "iFULL", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iUSAGE", Add (Ident "iUSAGE", Integer 1))],
          []);
         If_
          (LogAnd
            (LogAnd (Eq (Ident "WRITE", Bin ("0", 1)),
              Eq (Ident "READ", Bin ("1", 1))),
            Eq (Ident "iEMPTY", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iUSAGE", Integer 1)],
          [])])])]);
   Bin ("0", 1); Ident "iEMPTY"; Ident "iFULL"; Ident "iUSAGE";
   Seq
    [Ident "SIZE_E";
     Item (Void 0, Dec ("64", 6),
      Seq
       [Place (767, Void 0, Void 0); Ident "size64";
        Place (645, Array_var "iFIFOMem", Void 0);
        Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
         [Place (767, Void 0, Void 0); Seq [Ident "size64"];
          If_ (Eq (Ident "RST", Bin ("1", 1)),
           [Place (767, Void 0, Void 0); Seq [Ident "size64"];
            Asgn (Ident "Q", LshiftL (Integer 0, Integer 0))],
           [Place (767, Void 0, Void 0); Seq [Ident "size64"];
            If_
             (LogAnd (Eq (Ident "WRITE", Bin ("1", 1)),
               Eq (Ident "iFULL", Bin ("0", 1))),
             [Place (767, Void 0, Void 0); Seq [Ident "size64"];
              Asgn
               (Bitsel (Ident "iFIFOMem",
                 Selection (Ident "iWRAddr", 1, 0, 0, 0)),
               Ident "D")],
             []);
            Asgn (Ident "Q",
             Bitsel (Ident "iFIFOMem",
              Selection (Ident "iRDAddr", 1, 0, 0, 0)))])])]);
     Item (Void 0, Dec ("64", 11),
      Seq
       [Place (767, Void 0, Void 0); Ident "size2048";
        Seq
         [Place (767, Void 0, Void 0); Ident "RAMB16_S9_S9_inst";
          Ident "RAMB16_S9_S9"; Port "CLKA"; Port "DOA";
          Place (452, Void 0, Void 0); Port "ADDRA"; Port "DIA"; Port "DIPA";
          Port "ENA"; Port "SSRA"; Port "WEA"; Port "CLKB";
          Place (452, Void 0, Void 0); Place (452, Void 0, Void 0);
          Port "ADDRB"; Port "DIB"; Port "DIPB"; Port "ENB"; Port "SSRB";
          Port "WEB"]]);
     Item (Void 0, Void 0, Seq [Place (767, Void 0, Void 0)])]];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Ident "bool_t"; Seq [Ident "slib_edge_detect"]; Ident "FALSE";
     Ident "TRUE"];
   Ident "slib_edge_detect"; Ident "CLK"; Ident "RST"; Ident "D"; Ident "RE";
   Ident "FE"; Ident "iDd"; Port "CLK"; Port "RST"; Port "D"; Ident "RE";
   Port "FE";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Bin ("0", 1))],
      [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iDd", Ident "D")])]);
   Bin ("0", 1); Bin ("0", 1)];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
     Place (291, Place (769, Void 0, Void 0), Void 0); Ident "WIDTH";
     Seq [Ident "WIDTH"; Ident "slib_counter"]];
   Place (488,
    Seq [Place (767, Void 0, Void 0); Integer 4; Place (835, Void 0, Void 0)],
    Void 0);
   Seq
    [Ident "bool_t"; Seq [Ident "slib_counter"]; Ident "FALSE"; Ident "TRUE"];
   Ident "slib_counter"; Ident "CLK"; Ident "RST"; Ident "CLEAR";
   Ident "LOAD"; Ident "ENABLE"; Ident "DOWN"; Ident "D"; Ident "Q";
   Ident "OVERFLOW"; Ident "iCounter"; Port "CLK"; Port "RST"; Port "CLEAR";
   Port "LOAD"; Port "ENABLE"; Port "DOWN"; Port "D"; Port "Q";
   Ident "OVERFLOW";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [If_ (Ident "RST",
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iCounter", Integer 0)]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "CLEAR", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCounter", Integer 0)],
          [If_ (Eq (Ident "LOAD", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCounter", Ident "$unsigned")],
            [If_ (Eq (Ident "ENABLE", Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               If_ (Eq (Ident "DOWN", Bin ("0", 1)),
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "iCounter", Add (Ident "iCounter", Integer 1))],
                [Place (767, Void 0, Void 0); Seq [];
                 Asgn (Ident "iCounter", Integer 1)])],
              [])])]);
         If_ (Eq (Bitsel (Ident "iCounter", Ident "WIDTH"), Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Bitsel (Ident "iCounter", Ident "WIDTH"), Integer 0)],
          [])]])]);
   Selection (Ident "iCounter", 1, 0, 0, 0);
   Bitsel (Ident "iCounter", Ident "WIDTH")];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq
    [Place (767, Void 0, Void 0); Integer 4; Place (754, Void 0, Void 0);
     Place (291, Place (769, Void 0, Void 0), Void 0); Ident "RATIO";
     Seq [Ident "RATIO"; Ident "slib_clock_div"]];
   Place (488,
    Seq [Place (767, Void 0, Void 0); Integer 4; Place (835, Void 0, Void 0)],
    Void 0);
   Seq
    [Ident "bool_t"; Seq [Ident "slib_clock_div"]; Ident "FALSE";
     Ident "TRUE"];
   Ident "slib_clock_div"; Ident "CLK"; Ident "RST"; Ident "CE"; Ident "Q";
   Ident "iQ"; Ident "iCounter"; Port "CLK"; Port "RST"; Port "CE";
   Ident "Q";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "RST")],
    [Place (767, Void 0, Void 0); Seq [];
     If_ (Eq (Ident "RST", Bin ("1", 1)),
      [Place (767, Void 0, Void 0); Seq [];
       Asgn (Ident "iCounter", Integer 0); Asgn (Ident "iQ", Bin ("0", 1))],
      [Place (767, Void 0, Void 0); Seq []; Asgn (Ident "iQ", Bin ("0", 1));
       If_ (Eq (Ident "CE", Bin ("1", 1)),
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iCounter", Integer 1),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iQ", Bin ("1", 1));
           Asgn (Ident "iCounter", Integer 0)],
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCounter", Add (Ident "iCounter", Integer 1))])],
        [])])]);
   Ident "iQ"];
 Seq
  [Place (767, Void 0, Void 0); Seq [];
   Seq [Ident "bool_t"; Seq [Ident "apb_uart"]; Ident "FALSE"; Ident "TRUE"];
   Seq
    [Ident "rx_state_type"; Seq [Ident "apb_uart"];
     Place (681, Void 0, Void 0); Ident "RXIDLE"; Ident "RXSAVE"];
   Seq
    [Ident "tx_state_type"; Seq [Ident "apb_uart"];
     Range (Integer 1, Integer 0); Ident "TXIDLE"; Ident "TXSTART";
     Ident "TXRUN"; Ident "TXEND"];
   Ident "apb_uart"; Ident "CLK"; Ident "RSTN"; Ident "PSEL";
   Ident "PENABLE"; Ident "PWRITE"; Ident "PADDR"; Ident "PWDATA";
   Ident "PRDATA"; Ident "PREADY"; Ident "PSLVERR"; Ident "INT";
   Ident "OUT1N"; Ident "OUT2N"; Ident "RTSN"; Ident "DTRN"; Ident "CTSN";
   Ident "DSRN"; Ident "DCDN"; Ident "RIN"; Ident "SIN"; Ident "SOUT";
   Ident "iWrite"; Ident "iRead"; Ident "iRST"; Ident "iRBRRead";
   Ident "iTHRWrite"; Ident "iDLLWrite"; Ident "iDLMWrite";
   Ident "iIERWrite"; Ident "iIIRRead"; Ident "iFCRWrite"; Ident "iLCRWrite";
   Ident "iMCRWrite"; Ident "iLSRRead"; Ident "iMSRRead"; Ident "iSCRWrite";
   Ident "iTSR"; Ident "iRBR"; Ident "iDLL"; Ident "iDLM"; Ident "iIER";
   Ident "iIIR"; Ident "iFCR"; Ident "iLCR"; Ident "iMCR"; Ident "iLSR";
   Ident "iMSR"; Ident "iSCR"; Ident "iIER_ERBI"; Ident "iIER_ETBEI";
   Ident "iIER_ELSI"; Ident "iIER_EDSSI"; Ident "iIIR_PI"; Ident "iIIR_ID0";
   Ident "iIIR_ID1"; Ident "iIIR_ID2"; Ident "iIIR_FIFO64";
   Ident "iFCR_FIFOEnable"; Ident "iFCR_RXFIFOReset";
   Ident "iFCR_TXFIFOReset"; Ident "iFCR_DMAMode"; Ident "iFCR_FIFO64E";
   Ident "iFCR_RXTrigger"; Ident "iLCR_WLS"; Ident "iLCR_STB";
   Ident "iLCR_PEN"; Ident "iLCR_EPS"; Ident "iLCR_SP"; Ident "iLCR_BC";
   Ident "iLCR_DLAB"; Ident "iMCR_DTR"; Ident "iMCR_RTS"; Ident "iMCR_OUT1";
   Ident "iMCR_OUT2"; Ident "iMCR_LOOP"; Ident "iMCR_AFE"; Ident "iLSR_DR";
   Ident "iLSR_OE"; Ident "iLSR_PE"; Ident "iLSR_FE"; Ident "iLSR_BI";
   Ident "iLSR_THRE"; Ident "iLSR_THRNF"; Ident "iLSR_TEMT";
   Ident "iLSR_FIFOERR"; Ident "iMSR_dCTS"; Ident "iMSR_dDSR";
   Ident "iMSR_TERI"; Ident "iMSR_dDCD"; Ident "iMSR_CTS"; Ident "iMSR_DSR";
   Ident "iMSR_RI"; Ident "iMSR_DCD"; Ident "iCTSNs"; Ident "iDSRNs";
   Ident "iDCDNs"; Ident "iRINs"; Ident "iCTSn"; Ident "iDSRn";
   Ident "iDCDn"; Ident "iRIn"; Ident "iCTSnRE"; Ident "iCTSnFE";
   Ident "iDSRnRE"; Ident "iDSRnFE"; Ident "iDCDnRE"; Ident "iDCDnFE";
   Ident "iRInRE"; Ident "iRInFE"; Ident "iBaudgenDiv"; Ident "iBaudtick16x";
   Ident "iBaudtick2x"; Ident "iRCLK"; Ident "iBAUDOUTN";
   Ident "iTXFIFOClear"; Ident "iTXFIFOWrite"; Ident "iTXFIFORead";
   Ident "iTXFIFOEmpty"; Ident "iTXFIFOFull"; Ident "iTXFIFO16Full";
   Ident "iTXFIFO64Full"; Ident "iTXFIFOUsage"; Ident "iTXFIFOQ";
   Ident "iRXFIFOClear"; Ident "iRXFIFOWrite"; Ident "iRXFIFORead";
   Ident "iRXFIFOEmpty"; Ident "iRXFIFOFull"; Ident "iRXFIFO16Full";
   Ident "iRXFIFO64Full"; Ident "iRXFIFOD"; Ident "iRXFIFOQ";
   Ident "iRXFIFOUsage"; Ident "iRXFIFOTrigger"; Ident "iRXFIFO16Trigger";
   Ident "iRXFIFO64Trigger"; Ident "iRXFIFOPE"; Ident "iRXFIFOFE";
   Ident "iRXFIFOBI"; Ident "iSOUT"; Ident "iTXStart"; Ident "iTXClear";
   Ident "iTXFinished"; Ident "iTXRunning"; Ident "iSINr"; Ident "iSIN";
   Ident "iRXFinished"; Ident "iRXClear"; Ident "iRXData"; Ident "iRXPE";
   Ident "iRXFE"; Ident "iRXBI"; Ident "iFERE"; Ident "iPERE"; Ident "iBIRE";
   Ident "iFECounter"; Ident "iFEIncrement"; Ident "iFEDecrement";
   Ident "iRDAInterrupt"; Ident "iTimeoutCount"; Ident "iCharTimeout";
   Ident "iLSR_THRERE"; Ident "iTHRInterrupt"; Ident "iTXEnable";
   Ident "iRTS"; Enum "rx_State"; Enum "tx_State"; Port "CLK"; Port "RSTN";
   Port "PSEL"; Port "PENABLE"; Port "PWRITE"; Port "PADDR"; Port "PWDATA";
   Port "PRDATA"; Ident "PREADY"; Ident "PSLVERR"; Port "INT"; Port "OUT1N";
   Port "OUT2N"; Port "RTSN"; Port "DTRN"; Port "CTSN"; Port "DSRN";
   Port "DCDN"; Port "RIN"; Port "SIN"; Port "SOUT";
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iDLL",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)));
         Asgn (Ident "iDLM",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iDLLWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iDLL", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          []);
         If_ (Eq (Ident "iDLMWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iDLM", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Selection (Ident "iIER", 3, 0, 0, 0), Integer 0)]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iIERWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Selection (Ident "iIER", 3, 0, 0, 0),
            Selection (Ident "PWDATA", 3, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iTHRInterrupt", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or
            (Or (Eq (Ident "iLSR_THRERE", Bin ("1", 1)),
              Eq (Ident "iFCR_TXFIFOReset", Bin ("1", 1))),
            LogAnd
             (LogAnd (Eq (Ident "iIERWrite", Bin ("1", 1)),
               Eq (Bitsel (Ident "PWDATA", Integer 1), Bin ("1", 1))),
             Eq (Ident "iLSR_THRE", Bin ("1", 1)))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iTHRInterrupt", Bin ("1", 1))],
          [If_
            (Or
              (LogAnd (Eq (Ident "iIIRRead", Bin ("1", 1)),
                Eq (Selection (Ident "iIIR", 3, 1, 0, 0), Bin ("001", 3))),
              Eq (Ident "iTHRWrite", Bin ("1", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iTHRInterrupt", Bin ("0", 1))],
            [])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iTimeoutCount",
          Or
           (Or
             (Or
               (Or
                 (Or (LshiftL (Integer 0, Integer 5),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)));
         Asgn (Ident "iCharTimeout", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or
            (Or (Eq (Ident "iRXFIFOEmpty", Bin ("1", 1)),
              Eq (Ident "iRBRRead", Bin ("1", 1))),
            Eq (Ident "iRXFIFOWrite", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iTimeoutCount",
            Or
             (Or
               (Or
                 (Or
                   (Or (LshiftL (Integer 0, Integer 5),
                     LshiftL (Integer 0, Integer 4)),
                   LshiftL (Integer 0, Integer 3)),
                 LshiftL (Integer 0, Integer 2)),
               LshiftL (Integer 0, Integer 1)),
             LshiftL (Integer 0, Integer 0)))],
          [If_
            (LogAnd
              (LogAnd (Eq (Ident "iRXFIFOEmpty", Bin ("0", 1)),
                Eq (Ident "iBaudtick2x", Bin ("1", 1))),
              Eq (Bitsel (Ident "iTimeoutCount", Integer 5), Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iTimeoutCount",
              Add (Ident "iTimeoutCount", Integer 1))],
            [])]);
         If_ (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           If_ (Eq (Ident "iRBRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iCharTimeout", Bin ("0", 1))],
            [If_
              (Eq (Bitsel (Ident "iTimeoutCount", Integer 5), Bin ("1", 1)),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iCharTimeout", Bin ("1", 1))],
              [])])],
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iCharTimeout", Bin ("0", 1))])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iFCR_FIFOEnable", Bin ("0", 1));
         Asgn (Ident "iFCR_RXFIFOReset", Bin ("0", 1));
         Asgn (Ident "iFCR_TXFIFOReset", Bin ("0", 1));
         Asgn (Ident "iFCR_DMAMode", Bin ("0", 1));
         Asgn (Ident "iFCR_FIFO64E", Bin ("0", 1));
         Asgn (Ident "iFCR_RXTrigger",
          Or (LshiftL (Integer 0, Integer 1), LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iFCR_RXFIFOReset", Bin ("0", 1));
         Asgn (Ident "iFCR_TXFIFOReset", Bin ("0", 1));
         If_ (Eq (Ident "iFCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iFCR_FIFOEnable", Bitsel (Ident "PWDATA", Integer 0));
           Asgn (Ident "iFCR_DMAMode", Bitsel (Ident "PWDATA", Integer 3));
           Asgn (Ident "iFCR_RXTrigger",
            Selection (Ident "PWDATA", 7, 6, 0, 0));
           If_ (Eq (Ident "iLCR_DLAB", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFCR_FIFO64E", Bitsel (Ident "PWDATA", Integer 5))],
            []);
           If_
            (Or
              (Or (Eq (Bitsel (Ident "PWDATA", Integer 1), Bin ("1", 1)),
                LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                 Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("1", 1)))),
              LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
               Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("0", 1)))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFCR_RXFIFOReset", Bin ("1", 1))],
            []);
           If_
            (Or
              (Or (Eq (Bitsel (Ident "PWDATA", Integer 2), Bin ("1", 1)),
                LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                 Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("1", 1)))),
              LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
               Eq (Bitsel (Ident "PWDATA", Integer 0), Bin ("0", 1)))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFCR_TXFIFOReset", Bin ("1", 1))],
            [])],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iLCR",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iLCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLCR", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Selection (Ident "iMCR", 5, 0, 0, 0), Integer 0)]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iMCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Selection (Ident "iMCR", 5, 0, 0, 0),
            Selection (Ident "PWDATA", 5, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iLSR_OE", Bin ("0", 1));
         Asgn (Ident "iLSR_PE", Bin ("0", 1));
         Asgn (Ident "iLSR_FE", Bin ("0", 1));
         Asgn (Ident "iLSR_BI", Bin ("0", 1));
         Asgn (Ident "iFECounter", Integer 0);
         Asgn (Ident "iLSR_FIFOERR", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or
            (LogAnd
              (LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                Eq (Ident "iLSR_DR", Bin ("1", 1))),
              Eq (Ident "iRXFinished", Bin ("1", 1))),
            LogAnd
             (LogAnd (Eq (Ident "iFCR_FIFOEnable", Bin ("1", 1)),
               Eq (Ident "iRXFIFOFull", Bin ("1", 1))),
             Eq (Ident "iRXFinished", Bin ("1", 1)))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_OE", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_OE", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iPERE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_PE", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_PE", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iFERE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_FE", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_FE", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iBIRE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_BI", Bin ("1", 1))],
          [If_ (Eq (Ident "iLSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_BI", Bin ("0", 1))],
            [])]);
         If_ (Ne (Ident "iFECounter", Integer 0),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iLSR_FIFOERR", Bin ("1", 1))],
          [If_
            (Or (Eq (Ident "iRXFIFOEmpty", Bin ("1", 1)),
              Eq (Selection (Ident "iRXFIFOQ", 10, 8, 0, 0), Bin ("000", 3))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iLSR_FIFOERR", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iRXFIFOClear", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iFECounter", Integer 0)],
          [Place (767, Void 0, Void 0); Seq [];
           If_
            (LogAnd (Eq (Ident "iFEIncrement", Bin ("1", 1)),
              Eq (Ident "iFEDecrement", Bin ("0", 1))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iFECounter", Add (Ident "iFECounter", Integer 1))],
            [If_
              (LogAnd (Eq (Ident "iFEIncrement", Bin ("0", 1)),
                Eq (Ident "iFEDecrement", Bin ("1", 1))),
              [Place (767, Void 0, Void 0); Seq [];
               Asgn (Ident "iFECounter", Integer 1)],
              [])])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iMSR_dCTS", Bin ("0", 1));
         Asgn (Ident "iMSR_dDSR", Bin ("0", 1));
         Asgn (Ident "iMSR_TERI", Bin ("0", 1));
         Asgn (Ident "iMSR_dDCD", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or (Eq (Ident "iCTSnRE", Bin ("1", 1)),
            Eq (Ident "iCTSnFE", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_dCTS", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_dCTS", Bin ("0", 1))],
            [])]);
         If_
          (Or (Eq (Ident "iDSRnRE", Bin ("1", 1)),
            Eq (Ident "iDSRnFE", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_dDSR", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_dDSR", Bin ("0", 1))],
            [])]);
         If_ (Eq (Ident "iRInFE", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_TERI", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_TERI", Bin ("0", 1))],
            [])]);
         If_
          (Or (Eq (Ident "iDCDnRE", Bin ("1", 1)),
            Eq (Ident "iDCDnFE", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iMSR_dDCD", Bin ("1", 1))],
          [If_ (Eq (Ident "iMSRRead", Bin ("1", 1)),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iMSR_dDCD", Bin ("0", 1))],
            [])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iSCR",
          Or
           (Or
             (Or
               (Or
                 (Or
                   (Or
                     (Or (LshiftL (Integer 0, Integer 7),
                       LshiftL (Integer 0, Integer 6)),
                     LshiftL (Integer 0, Integer 5)),
                   LshiftL (Integer 0, Integer 4)),
                 LshiftL (Integer 0, Integer 3)),
               LshiftL (Integer 0, Integer 2)),
             LshiftL (Integer 0, Integer 1)),
           LshiftL (Integer 0, Integer 0)))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_ (Eq (Ident "iSCRWrite", Bin ("1", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iSCR", Selection (Ident "PWDATA", 7, 0, 0, 0))],
          [])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "tx_State", Ident "TXIDLE");
         Asgn (Ident "iTSR", Integer 0);
         Asgn (Ident "iTXStart", Bin ("0", 1));
         Asgn (Ident "iTXFIFORead", Bin ("0", 1));
         Asgn (Ident "iTXRunning", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iTXStart", Bin ("0", 1));
         Asgn (Ident "iTXFIFORead", Bin ("0", 1));
         Asgn (Ident "iTXRunning", Bin ("0", 1));
         Case (Void 0,
          [Place (767, Void 0, Void 0); Void 1; Ident "tx_State";
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iTXEnable", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iTXStart", Bin ("1", 1));
                Asgn (Ident "tx_State", Ident "TXSTART")],
               [Asgn (Ident "tx_State", Ident "TXIDLE")])]);
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              Asgn (Ident "iTSR", Ident "iTXFIFOQ");
              Asgn (Ident "iTXStart", Bin ("1", 1));
              Asgn (Ident "iTXFIFORead", Bin ("1", 1));
              Asgn (Ident "tx_State", Ident "TXRUN")]);
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iTXFinished", Bin ("1", 1)),
               [Asgn (Ident "tx_State", Ident "TXEND")],
               [Asgn (Ident "tx_State", Ident "TXRUN")]);
              Asgn (Ident "iTXRunning", Bin ("1", 1));
              Asgn (Ident "iTXStart", Bin ("1", 1))]);
           Item (Void 0, Dec ("3", 2),
            Asgn (Ident "tx_State", Ident "TXIDLE"));
           Item (Void 0, Void 0, Asgn (Ident "tx_State", Ident "TXIDLE"))])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "rx_State", Ident "RXIDLE");
         Asgn (Ident "iRXFIFOWrite", Bin ("0", 1));
         Asgn (Ident "iRXFIFOClear", Bin ("0", 1));
         Asgn (Ident "iRXFIFOD", Integer 0)]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iRXFIFOWrite", Bin ("0", 1));
         Asgn (Ident "iRXFIFOClear", Ident "iFCR_RXFIFOReset");
         Case (Void 0,
          [Place (767, Void 0, Void 0); Void 1; Ident "rx_State";
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iRXFinished", Bin ("1", 1)),
               [Place (767, Void 0, Void 0); Seq [];
                Asgn (Ident "iRXFIFOD",
                 Concat (Vpiconcatop, Ident "iRXBI",
                  Concat (Vpiconcatop, Ident "iRXFE",
                   Concat (Vpiconcatop, Ident "iRXPE", Ident "iRXData"))));
                If_ (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
                 [Asgn (Ident "iRXFIFOClear", Bin ("1", 1))], []);
                Asgn (Ident "rx_State", Ident "RXSAVE")],
               [Asgn (Ident "rx_State", Ident "RXIDLE")])]);
           Item (Void 0, Dec ("3", 2),
            Seq
             [Place (767, Void 0, Void 0); Seq [];
              If_ (Eq (Ident "iFCR_FIFOEnable", Bin ("0", 1)),
               [Asgn (Ident "iRXFIFOWrite", Bin ("1", 1))],
               [If_ (Eq (Ident "iRXFIFOFull", Bin ("0", 1)),
                 [Asgn (Ident "iRXFIFOWrite", Bin ("1", 1))], [])]);
              Asgn (Ident "rx_State", Ident "RXIDLE")]);
           Item (Void 0, Void 0, Asgn (Ident "rx_State", Ident "RXIDLE"))])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iRTS", Bin ("0", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         If_
          (Or (Eq (Ident "iMCR_RTS", Bin ("0", 1)),
            LogAnd (Eq (Ident "iMCR_AFE", Bin ("1", 1)),
             Eq (Ident "iRXFIFOTrigger", Bin ("1", 1)))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iRTS", Bin ("0", 1))],
          [If_
            (LogAnd (Eq (Ident "iMCR_RTS", Bin ("1", 1)),
              Or (Eq (Ident "iMCR_AFE", Bin ("0", 1)),
               LogAnd (Eq (Ident "iMCR_AFE", Bin ("1", 1)),
                Eq (Ident "iRXFIFOEmpty", Bin ("1", 1))))),
            [Place (767, Void 0, Void 0); Seq [];
             Asgn (Ident "iRTS", Bin ("1", 1))],
            [])])]])]);
   Always (Edge [Posedge (Ident "CLK"); Posedge (Ident "iRST")],
    [If_ (Eq (Ident "iRST", Bin ("1", 1)),
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iBAUDOUTN", Bin ("1", 1));
         Asgn (Ident "OUT1N", Bin ("1", 1));
         Asgn (Ident "OUT2N", Bin ("1", 1));
         Asgn (Ident "RTSN", Bin ("1", 1));
         Asgn (Ident "DTRN", Bin ("1", 1));
         Asgn (Ident "SOUT", Bin ("1", 1))]],
      [Seq
        [Place (767, Void 0, Void 0); Seq [];
         Asgn (Ident "iBAUDOUTN", Bin ("0", 1));
         Asgn (Ident "OUT1N", Bin ("0", 1));
         Asgn (Ident "OUT2N", Bin ("0", 1));
         Asgn (Ident "RTSN", Bin ("0", 1));
         Asgn (Ident "DTRN", Bin ("0", 1));
         Asgn (Ident "SOUT", Bin ("0", 1));
         If_ (Eq (Ident "iBaudtick16x", Bin ("0", 1)),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "iBAUDOUTN", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iMCR_OUT1", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "OUT1N", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iMCR_OUT2", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "OUT2N", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iRTS", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "RTSN", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iMCR_DTR", Bin ("0", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "DTRN", Bin ("1", 1))],
          []);
         If_
          (Or (Eq (Ident "iMCR_LOOP", Bin ("1", 1)),
            Eq (Ident "iSOUT", Bin ("1", 1))),
          [Place (767, Void 0, Void 0); Seq [];
           Asgn (Ident "SOUT", Bin ("1", 1))],
          [])]])]);
   Always
    (Edge
      [Ident "iSCR"; Ident "iMSR"; Ident "iLSR"; Ident "iMCR"; Ident "iLCR";
       Ident "iIIR"; Ident "iIER"; Ident "iDLM"; Ident "iDLL"; Ident "iRBR";
       Ident "iLCR_DLAB"; Ident "PADDR"],
    [Place (767, Void 0, Void 0); Seq [];
     Case (Void 0,
      [Place (767, Void 0, Void 0); Void 1; Ident "PADDR";
       Item (Void 0, Bin ("000", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "iLCR_DLAB", Bin ("0", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iRBR")],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iDLL")])]);
       Item (Void 0, Bin ("001", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          If_ (Eq (Ident "iLCR_DLAB", Bin ("0", 1)),
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iIER")],
           [Place (767, Void 0, Void 0); Seq [];
            Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iDLM")])]);
       Item (Void 0, Bin ("010", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iIIR")]);
       Item (Void 0, Bin ("011", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iLCR")]);
       Item (Void 0, Bin ("100", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iMCR")]);
       Item (Void 0, Bin ("101", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iLSR")]);
       Item (Void 0, Bin ("110", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iMSR")]);
       Item (Void 0, Bin ("111", 3),
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iSCR")]);
       Item (Void 0, Void 0,
        Seq
         [Place (767, Void 0, Void 0); Seq [];
          Asgn (Selection (Ident "PRDATA", 7, 0, 0, 0), Ident "iRBR")])])]);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bitsel (Ident "iIER", Integer 0); Bitsel (Ident "iIER", Integer 1);
   Bitsel (Ident "iIER", Integer 2); Bitsel (Ident "iIER", Integer 3);
   Integer 0; Bin ("0", 1); Bitsel (Ident "iIIR", Integer 0);
   Bitsel (Ident "iIIR", Integer 1); Bitsel (Ident "iIIR", Integer 2);
   Bitsel (Ident "iIIR", Integer 3); Bitsel (Ident "iIIR", Integer 5);
   Integer 0; Bin ("0", 1); Ident "iFCR_FIFOEnable"; Ident "iFCR_FIFOEnable";
   Ident "iFCR_FIFOEnable"; Ident "iFCR_RXFIFOReset";
   Ident "iFCR_TXFIFOReset"; Ident "iFCR_DMAMode"; Bin ("0", 1);
   Ident "iFCR_FIFO64E"; Ident "iFCR_RXTrigger";
   Selection (Ident "iLCR", 1, 0, 0, 0); Bitsel (Ident "iLCR", Integer 2);
   Bitsel (Ident "iLCR", Integer 3); Bitsel (Ident "iLCR", Integer 4);
   Bitsel (Ident "iLCR", Integer 5); Bitsel (Ident "iLCR", Integer 6);
   Bitsel (Ident "iLCR", Integer 7); Bitsel (Ident "iMCR", Integer 0);
   Bitsel (Ident "iMCR", Integer 1); Bitsel (Ident "iMCR", Integer 2);
   Bitsel (Ident "iMCR", Integer 3); Bitsel (Ident "iMCR", Integer 4);
   Bitsel (Ident "iMCR", Integer 5); Integer 0; Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Ident "iLSR_DR";
   Ident "iLSR_OE"; Ident "iLSR_PE"; Ident "iLSR_FE"; Ident "iLSR_BI";
   Ident "iLSR_THRNF"; Ident "iLSR_TEMT";
   LogAnd (Ident "iFCR_FIFOEnable", Ident "iLSR_FIFOERR"); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bin ("0", 1); Bin ("0", 1); Ident "iMSR_dCTS"; Ident "iMSR_dDSR";
   Ident "iMSR_TERI"; Ident "iMSR_dDCD"; Ident "iMSR_CTS"; Ident "iMSR_DSR";
   Ident "iMSR_RI"; Ident "iMSR_DCD";
   Concat (Vpiconcatop, Ident "iDLM", Ident "iDLL");
   Bitsel (Ident "iTXFIFOUsage", Integer 4); Ident "iTXFIFO64Full";
   Bin ("0", 1); Bin ("0", 1); Bin ("0", 1);
   Bitsel (Ident "iRXFIFOUsage", Integer 4); Ident "iRXFIFO64Full";
   Selection (Ident "iRXFIFOQ", 7, 0, 0, 0); Bin ("0", 1); Bin ("0", 1);
   Ident "iRXFIFO64Trigger"; Bin ("0", 1); Bin ("0", 1); Ident "iSOUT";
   Bin ("0", 1); Bin ("0", 24); Bin ("1", 1); Bin ("0", 1);
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_CTS";
     Ident "slib_input_filter"; Seq [Ident "slib_input_filter"];
     Place (486, Ident "CLK", Void 0); Place (486, Ident "iRST", Void 0);
     Place (486, Ident "iBaudtick2x", Void 0);
     Place (486, Ident "iCTSNs", Void 0); Place (486, Ident "iCTSn", Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_DSR";
     Ident "slib_input_filter"; Seq [Ident "slib_input_filter"];
     Place (486, Ident "CLK", Void 0); Place (486, Ident "iRST", Void 0);
     Place (486, Ident "iBaudtick2x", Void 0);
     Place (486, Ident "iDSRNs", Void 0); Place (486, Ident "iDSRn", Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_DCD";
     Ident "slib_input_filter"; Seq [Ident "slib_input_filter"];
     Place (486, Ident "CLK", Void 0); Place (486, Ident "iRST", Void 0);
     Place (486, Ident "iBaudtick2x", Void 0);
     Place (486, Ident "iDCDNs", Void 0); Place (486, Ident "iDCDn", Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IF_RI";
     Ident "slib_input_filter"; Seq [Ident "slib_input_filter"];
     Place (486, Ident "CLK", Void 0); Place (486, Ident "iRST", Void 0);
     Place (486, Ident "iBaudtick2x", Void 0);
     Place (486, Ident "iRINs", Void 0); Place (486, Ident "iRIn", Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IIC"; Ident "uart_interrupt";
     Seq [Ident "uart_interrupt"]; Port "CLK"; Port "RST"; Port "IER";
     Port "LSR"; Port "THI"; Port "RDA"; Port "CTI"; Port "AFE"; Port "MSR";
     Port "IIR"; Port "INT"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_IIC_THRE_ED";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Place (452, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_PEDET";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"];
     Place (487, Ident "CLK", Void 0); Port "RST"; Port "D"; Port "RE";
     Place (452, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_FEDET";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"];
     Place (487, Ident "CLK", Void 0); Port "RST"; Port "D"; Port "RE";
     Place (452, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_BIDET";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"];
     Place (487, Ident "CLK", Void 0); Port "RST"; Port "D"; Port "RE";
     Place (452, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_CTS";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_DSR";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_RI";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_ED_DCD";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Port "FE"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_BG16"; Ident "uart_baudgen";
     Seq [Ident "uart_baudgen"]; Port "CLK"; Port "RST"; Port "CE";
     Port "CLEAR"; Port "DIVIDER"; Port "BAUDTICK"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_BG2"; Ident "slib_clock_div";
     Seq [Ident "slib_clock_div"]; Port "CLK"; Port "RST"; Port "CE";
     Port "Q"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_RCLK";
     Ident "slib_edge_detect"; Seq [Ident "slib_edge_detect"]; Port "CLK";
     Port "RST"; Port "D"; Port "RE"; Place (452, Void 0, Void 0)];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_TXFF"; Ident "slib_fifo";
     Seq [Ident "slib_fifo"]; Port "CLK"; Port "RST"; Port "CLEAR";
     Port "WRITE"; Port "READ"; Port "D"; Port "Q"; Port "EMPTY";
     Port "FULL"; Port "USAGE"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_RXFF"; Ident "slib_fifo";
     Seq [Ident "slib_fifo"]; Port "CLK"; Port "RST"; Port "CLEAR";
     Port "WRITE"; Port "READ"; Port "D"; Port "Q"; Port "EMPTY";
     Port "FULL"; Port "USAGE"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_TX"; Ident "uart_transmitter";
     Seq [Ident "uart_transmitter"]; Port "CLK"; Port "RST"; Port "TXCLK";
     Port "TXSTART"; Port "CLEAR"; Port "WLS"; Port "STB"; Port "PEN";
     Port "EPS"; Port "SP"; Port "BC"; Port "DIN"; Port "TXFINISHED";
     Port "SOUT"];
   Seq
    [Place (767, Void 0, Void 0); Ident "UART_RX"; Ident "uart_receiver";
     Seq [Ident "uart_receiver"]; Port "CLK"; Port "RST"; Port "RXCLK";
     Port "RXCLEAR"; Port "WLS"; Port "STB"; Port "PEN"; Port "EPS";
     Port "SP"; Port "SIN"; Port "PE"; Port "FE"; Port "BI"; Port "DOUT";
     Port "RXFINISHED"]];
 Class; Place (761, Void 0, Void 0); Class; Place (750, Void 0, Void 0);
 Place (752, Void 0, Void 0); Place (225, Void 0, Void 0);
 Place (769, Void 0, Void 0); Place (769, Void 0, Void 0)]
