// Seed: 4224455433
module module_0 (
    output uwire   id_0,
    output supply0 id_1,
    output supply0 id_2,
    output supply1 id_3
);
  supply0 id_5;
  tri1 id_6 = 1, id_7;
  wire id_8;
  always @* begin : LABEL_0
    if (id_5) assume (1);
  end
endmodule
module module_1 (
    output wand  id_0,
    output tri0  id_1,
    input  logic id_2,
    output tri   id_3,
    output tri0  id_4,
    output logic id_5
);
  always force id_0 = 1 == 1;
  always @(posedge 1 ** 1) begin : LABEL_0
    id_5 <= 1;
    id_5 <= id_2;
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
