library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bin_Counter4bit is port
	(
		Main_clk			: in std_logic := '0';
		rst_n				: in std_logic := '0';
		clk_en			: in std_logic := '0';
		up1_down0		: in std_logic := '0';
		counter_bits 	: out std_logic_vector (7 downto 0)
	);
	end entity;
	
	architecture one of Bin_Counter4bit is
	
	signal ud_bin_counter 	: 