

================================================================
== Vivado HLS Report for 'quantificat'
================================================================
* Date:           Fri Jul 20 11:48:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row  |    8|    8|         3|          2|          1|     4|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      4|        -|        -|    -|
|Expression       |        -|      -|        0|      248|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        0|      238|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|       90|    -|
|Register         |        -|      -|      510|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      4|      510|      576|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |img_proc_mux_42_2cud_U5   |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U6   |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U7   |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U8   |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U9   |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U10  |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U11  |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U12  |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U13  |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U14  |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U15  |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_2cud_U16  |img_proc_mux_42_2cud  |        0|      0|  0|  17|
    |img_proc_mux_42_6bkb_U3   |img_proc_mux_42_6bkb  |        0|      0|  0|  17|
    |img_proc_mux_42_6bkb_U4   |img_proc_mux_42_6bkb  |        0|      0|  0|  17|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0| 238|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |img_proc_mul_mul_dEe_U17  |img_proc_mul_mul_dEe  |  i0 * i1  |
    |img_proc_mul_mul_dEe_U18  |img_proc_mul_mul_dEe  |  i0 * i1  |
    |img_proc_mul_mul_dEe_U19  |img_proc_mul_mul_dEe  |  i0 * i1  |
    |img_proc_mul_mul_dEe_U20  |img_proc_mul_mul_dEe  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |r_1_fu_312_p2            |     +    |      0|  0|  11|           3|           1|
    |exitcond1_fu_306_p2      |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp2_fu_404_p2       |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_fu_409_p2       |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_fu_399_p2        |   icmp   |      0|  0|   9|           2|           3|
    |or_cond_fu_414_p2        |    or    |      0|  0|   9|           1|           1|
    |tmp_10_fu_364_p2         |    or    |      0|  0|  12|           5|           2|
    |tmp_6_fu_331_p2          |    or    |      0|  0|  12|           5|           1|
    |tmp_8_fu_350_p2          |    or    |      0|  0|  12|           5|           2|
    |newSel1_fu_427_p3        |  select  |      0|  0|  20|           1|          20|
    |newSel2_fu_435_p3        |  select  |      0|  0|  20|           1|          20|
    |newSel3_fu_442_p3        |  select  |      0|  0|  20|           1|          20|
    |newSel_fu_420_p3         |  select  |      0|  0|  20|           1|          20|
    |qdst_V_016_1_fu_457_p3   |  select  |      0|  0|  20|           1|          20|
    |qdst_V_0_1_fu_465_p3     |  select  |      0|  0|  20|           1|          20|
    |sel_tmp1_fu_450_p3       |  select  |      0|  0|  20|           1|          20|
    |ap_enable_pp0            |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   9|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 248|          38|         159|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_r_phi_fu_299_p4  |   9|          2|    3|          6|
    |qsrc_address0               |  15|          3|    4|         12|
    |qsrc_address1               |  15|          3|    4|         12|
    |r_reg_295                   |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  90|         18|   16|         44|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |exitcond1_reg_779           |   1|   0|    1|          0|
    |newSel1_reg_840             |  20|   0|   20|          0|
    |newSel3_reg_845             |  20|   0|   20|          0|
    |qdst_0_0_V_write_a_reg_259  |  20|   0|   20|          0|
    |qdst_0_1_V_write_a_reg_223  |  20|   0|   20|          0|
    |qdst_0_2_V_write_a_reg_187  |  20|   0|   20|          0|
    |qdst_0_3_V_write_a_reg_151  |  20|   0|   20|          0|
    |qdst_1_0_V_write_a_reg_115  |  20|   0|   20|          0|
    |qdst_1_1_V_write_a_reg_103  |  20|   0|   20|          0|
    |qdst_1_2_V_write_a_reg_127  |  20|   0|   20|          0|
    |qdst_1_3_V_write_a_reg_139  |  20|   0|   20|          0|
    |qdst_2_0_V_write_a_reg_163  |  20|   0|   20|          0|
    |qdst_2_1_V_write_a_reg_175  |  20|   0|   20|          0|
    |qdst_2_2_V_write_a_reg_199  |  20|   0|   20|          0|
    |qdst_2_3_V_write_a_reg_211  |  20|   0|   20|          0|
    |qdst_3_0_V_write_a_reg_235  |  20|   0|   20|          0|
    |qdst_3_1_V_write_a_reg_247  |  20|   0|   20|          0|
    |qdst_3_2_V_write_a_reg_271  |  20|   0|   20|          0|
    |qdst_3_3_V_write_a_reg_283  |  20|   0|   20|          0|
    |qdst_V_016_1_reg_850        |  20|   0|   20|          0|
    |qdst_V_0_1_reg_855          |  20|   0|   20|          0|
    |qdst_V_14_1_reg_880         |  20|   0|   20|          0|
    |qdst_V_15_1_reg_870         |  20|   0|   20|          0|
    |qdst_V_16_1_reg_865         |  20|   0|   20|          0|
    |qdst_V_1_1_reg_875          |  20|   0|   20|          0|
    |r_1_reg_783                 |   3|   0|    3|          0|
    |r_reg_295                   |   3|   0|    3|          0|
    |tmp_12_reg_804              |   2|   0|    2|          0|
    |tmp_4_1_reg_860             |   6|   0|   20|         14|
    |tmp_reg_788                 |   3|   0|    5|          2|
    |tmp_s_reg_835               |   6|   0|   20|         14|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 510|   0|  540|         30|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  quantificat | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  quantificat | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  quantificat | return value |
|ap_done        | out |    1| ap_ctrl_hs |  quantificat | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  quantificat | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  quantificat | return value |
|ap_return_0    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_1    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_2    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_3    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_4    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_5    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_6    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_7    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_8    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_9    | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_10   | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_11   | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_12   | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_13   | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_14   | out |   20| ap_ctrl_hs |  quantificat | return value |
|ap_return_15   | out |   20| ap_ctrl_hs |  quantificat | return value |
|qsrc_address0  | out |    4|  ap_memory |     qsrc     |     array    |
|qsrc_ce0       | out |    1|  ap_memory |     qsrc     |     array    |
|qsrc_q0        |  in |   16|  ap_memory |     qsrc     |     array    |
|qsrc_address1  | out |    4|  ap_memory |     qsrc     |     array    |
|qsrc_ce1       | out |    1|  ap_memory |     qsrc     |     array    |
|qsrc_q1        |  in |   16|  ap_memory |     qsrc     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 0.60ns
ST_1 : Operation 6 [1/1] (0.60ns)   --->   "br label %1" [dct_hls/dct.cpp:55]

 <State 2> : 0.59ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%qdst_1_1_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_14_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%qdst_1_0_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_1_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%qdst_1_2_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_15_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%qdst_1_3_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_16_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%qdst_0_3_V_write_a = phi i20 [ undef, %0 ], [ %newSel1, %_ifconv ]" [dct_hls/dct.cpp:55]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%qdst_2_0_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_2_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%qdst_2_1_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_27_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%qdst_0_2_V_write_a = phi i20 [ undef, %0 ], [ %newSel3, %_ifconv ]" [dct_hls/dct.cpp:55]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%qdst_2_2_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_28_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%qdst_2_3_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_29_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%qdst_0_1_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_016_1, %_ifconv ]" [dct_hls/dct.cpp:55]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%qdst_3_0_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_3_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%qdst_3_1_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_310_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%qdst_0_0_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_0_1, %_ifconv ]" [dct_hls/dct.cpp:55]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%qdst_3_2_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_311_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%qdst_3_3_V_write_a = phi i20 [ undef, %0 ], [ %qdst_V_312_1, %_ifconv ]" [dct_hls/dct.cpp:59]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r = phi i3 [ 0, %0 ], [ %r_1, %_ifconv ]"
ST_2 : Operation 24 [1/1] (0.49ns)   --->   "%exitcond1 = icmp eq i3 %r, -4" [dct_hls/dct.cpp:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.57ns)   --->   "%r_1 = add i3 %r, 1" [dct_hls/dct.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %_ifconv" [dct_hls/dct.cpp:55]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)" [dct_hls/dct.cpp:55]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = zext i5 %tmp to i64" [dct_hls/dct.cpp:59]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%qsrc_addr = getelementptr [16 x i16]* %qsrc, i64 0, i64 %tmp_5" [dct_hls/dct.cpp:59]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6 = or i5 %tmp, 1" [dct_hls/dct.cpp:55]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_6)" [dct_hls/dct.cpp:59]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%qsrc_addr_1 = getelementptr [16 x i16]* %qsrc, i64 0, i64 %tmp_7" [dct_hls/dct.cpp:59]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i3 %r to i2" [dct_hls/dct.cpp:55]
ST_2 : Operation 34 [2/2] (0.59ns)   --->   "%qsrc_load = load i16* %qsrc_addr, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 35 [2/2] (0.59ns)   --->   "%qsrc_load_1 = load i16* %qsrc_addr_1, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 3.55ns
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = or i5 %tmp, 2" [dct_hls/dct.cpp:55]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_8)" [dct_hls/dct.cpp:59]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%qsrc_addr_2 = getelementptr [16 x i16]* %qsrc, i64 0, i64 %tmp_9" [dct_hls/dct.cpp:59]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_10 = or i5 %tmp, 3" [dct_hls/dct.cpp:55]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_10)" [dct_hls/dct.cpp:59]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%qsrc_addr_3 = getelementptr [16 x i16]* %qsrc, i64 0, i64 %tmp_11" [dct_hls/dct.cpp:59]
ST_3 : Operation 42 [1/1] (0.39ns)   --->   "%tmp_1 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 25, i6 20, i6 25, i6 20, i2 %tmp_12)" [dct_hls/dct.cpp:55]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (0.59ns)   --->   "%qsrc_load = load i16* %qsrc_addr, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = sext i16 %qsrc_load to i20" [dct_hls/dct.cpp:59]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %tmp_1 to i20" [dct_hls/dct.cpp:59]
ST_3 : Operation 46 [1/1] (2.53ns)   --->   "%qdst_V_s = mul i20 %tmp_s, %tmp_3" [dct_hls/dct.cpp:59]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.34ns)   --->   "%sel_tmp = icmp eq i2 %tmp_12, -2" [dct_hls/dct.cpp:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.34ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_12, 1" [dct_hls/dct.cpp:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.34ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp_12, 0" [dct_hls/dct.cpp:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.33ns)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp2" [dct_hls/dct.cpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%newSel = select i1 %sel_tmp, i20 %qdst_0_3_V_write_a, i20 %qdst_V_s" [dct_hls/dct.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.42ns) (out node of the LUT)   --->   "%newSel1 = select i1 %or_cond, i20 %qdst_0_3_V_write_a, i20 %newSel" [dct_hls/dct.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel2 = select i1 %sel_tmp, i20 %qdst_V_s, i20 %qdst_0_2_V_write_a" [dct_hls/dct.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.42ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond, i20 %qdst_0_2_V_write_a, i20 %newSel2" [dct_hls/dct.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node qdst_V_016_1)   --->   "%sel_tmp1 = select i1 %sel_tmp2, i20 %qdst_V_s, i20 %qdst_0_1_V_write_a" [dct_hls/dct.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.42ns) (out node of the LUT)   --->   "%qdst_V_016_1 = select i1 %sel_tmp4, i20 %qdst_0_1_V_write_a, i20 %sel_tmp1" [dct_hls/dct.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.42ns)   --->   "%qdst_V_0_1 = select i1 %sel_tmp4, i20 %qdst_V_s, i20 %qdst_0_0_V_write_a" [dct_hls/dct.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.39ns)   --->   "%tmp_2 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 20, i6 16, i6 20, i6 16, i2 %tmp_12)" [dct_hls/dct.cpp:55]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (0.59ns)   --->   "%qsrc_load_1 = load i16* %qsrc_addr_1, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3_1 = sext i16 %qsrc_load_1 to i20" [dct_hls/dct.cpp:59]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4_1 = zext i6 %tmp_2 to i20" [dct_hls/dct.cpp:59]
ST_3 : Operation 62 [1/1] (2.53ns)   --->   "%qdst_V_1 = mul i20 %tmp_4_1, %tmp_3_1" [dct_hls/dct.cpp:59]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.39ns)   --->   "%qdst_V_16_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_1_3_V_write_a, i20 %qdst_1_3_V_write_a, i20 %qdst_1_3_V_write_a, i20 %qdst_V_1, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.39ns)   --->   "%qdst_V_15_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_1_2_V_write_a, i20 %qdst_1_2_V_write_a, i20 %qdst_V_1, i20 %qdst_1_2_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.39ns)   --->   "%qdst_V_1_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_V_1, i20 %qdst_1_0_V_write_a, i20 %qdst_1_0_V_write_a, i20 %qdst_1_0_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.39ns)   --->   "%qdst_V_14_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_1_1_V_write_a, i20 %qdst_V_1, i20 %qdst_1_1_V_write_a, i20 %qdst_1_1_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [2/2] (0.59ns)   --->   "%qsrc_load_2 = load i16* %qsrc_addr_2, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 68 [2/2] (0.59ns)   --->   "%qsrc_load_3 = load i16* %qsrc_addr_3, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 3.52ns
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [dct_hls/dct.cpp:55]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [dct_hls/dct.cpp:55]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct_hls/dct.cpp:56]
ST_4 : Operation 73 [1/2] (0.59ns)   --->   "%qsrc_load_2 = load i16* %qsrc_addr_2, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3_2 = sext i16 %qsrc_load_2 to i20" [dct_hls/dct.cpp:59]
ST_4 : Operation 75 [1/1] (2.53ns)   --->   "%qdst_V_2 = mul i20 %tmp_s, %tmp_3_2" [dct_hls/dct.cpp:59]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.39ns)   --->   "%qdst_V_29_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_2_3_V_write_a, i20 %qdst_2_3_V_write_a, i20 %qdst_2_3_V_write_a, i20 %qdst_V_2, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.39ns)   --->   "%qdst_V_28_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_2_2_V_write_a, i20 %qdst_2_2_V_write_a, i20 %qdst_V_2, i20 %qdst_2_2_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.39ns)   --->   "%qdst_V_27_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_2_1_V_write_a, i20 %qdst_V_2, i20 %qdst_2_1_V_write_a, i20 %qdst_2_1_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.39ns)   --->   "%qdst_V_2_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_V_2, i20 %qdst_2_0_V_write_a, i20 %qdst_2_0_V_write_a, i20 %qdst_2_0_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (0.59ns)   --->   "%qsrc_load_3 = load i16* %qsrc_addr_3, align 2" [dct_hls/dct.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_3_3 = sext i16 %qsrc_load_3 to i20" [dct_hls/dct.cpp:59]
ST_4 : Operation 82 [1/1] (2.53ns)   --->   "%qdst_V_3 = mul i20 %tmp_4_1, %tmp_3_3" [dct_hls/dct.cpp:59]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (0.39ns)   --->   "%qdst_V_312_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_3_3_V_write_a, i20 %qdst_3_3_V_write_a, i20 %qdst_3_3_V_write_a, i20 %qdst_V_3, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.39ns)   --->   "%qdst_V_311_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_3_2_V_write_a, i20 %qdst_3_2_V_write_a, i20 %qdst_V_3, i20 %qdst_3_2_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.39ns)   --->   "%qdst_V_310_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_3_1_V_write_a, i20 %qdst_V_3, i20 %qdst_3_1_V_write_a, i20 %qdst_3_1_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.39ns)   --->   "%qdst_V_3_1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 %qdst_V_3, i20 %qdst_3_0_V_write_a, i20 %qdst_3_0_V_write_a, i20 %qdst_3_0_V_write_a, i2 %tmp_12)" [dct_hls/dct.cpp:59]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_4)" [dct_hls/dct.cpp:61]
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %1" [dct_hls/dct.cpp:55]

 <State 5> : 0.00ns
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } undef, i20 %qdst_0_0_V_write_a, 0" [dct_hls/dct.cpp:62]
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv, i20 %qdst_0_1_V_write_a, 1" [dct_hls/dct.cpp:62]
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_1, i20 %qdst_0_2_V_write_a, 2" [dct_hls/dct.cpp:62]
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_2, i20 %qdst_0_3_V_write_a, 3" [dct_hls/dct.cpp:62]
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_3, i20 %qdst_1_0_V_write_a, 4" [dct_hls/dct.cpp:62]
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_4, i20 %qdst_1_1_V_write_a, 5" [dct_hls/dct.cpp:62]
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_5, i20 %qdst_1_2_V_write_a, 6" [dct_hls/dct.cpp:62]
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_6, i20 %qdst_1_3_V_write_a, 7" [dct_hls/dct.cpp:62]
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_7, i20 %qdst_2_0_V_write_a, 8" [dct_hls/dct.cpp:62]
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_8, i20 %qdst_2_1_V_write_a, 9" [dct_hls/dct.cpp:62]
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_9, i20 %qdst_2_2_V_write_a, 10" [dct_hls/dct.cpp:62]
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_s, i20 %qdst_2_3_V_write_a, 11" [dct_hls/dct.cpp:62]
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_10, i20 %qdst_3_0_V_write_a, 12" [dct_hls/dct.cpp:62]
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_11, i20 %qdst_3_1_V_write_a, 13" [dct_hls/dct.cpp:62]
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_12, i20 %qdst_3_2_V_write_a, 14" [dct_hls/dct.cpp:62]
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_13, i20 %qdst_3_3_V_write_a, 15" [dct_hls/dct.cpp:62]
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "ret { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_14" [dct_hls/dct.cpp:62]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ qsrc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6         (br               ) [ 011110]
qdst_1_1_V_write_a (phi              ) [ 001101]
qdst_1_0_V_write_a (phi              ) [ 001101]
qdst_1_2_V_write_a (phi              ) [ 001101]
qdst_1_3_V_write_a (phi              ) [ 001101]
qdst_0_3_V_write_a (phi              ) [ 001101]
qdst_2_0_V_write_a (phi              ) [ 001111]
qdst_2_1_V_write_a (phi              ) [ 001111]
qdst_0_2_V_write_a (phi              ) [ 001101]
qdst_2_2_V_write_a (phi              ) [ 001111]
qdst_2_3_V_write_a (phi              ) [ 001111]
qdst_0_1_V_write_a (phi              ) [ 001101]
qdst_3_0_V_write_a (phi              ) [ 001111]
qdst_3_1_V_write_a (phi              ) [ 001111]
qdst_0_0_V_write_a (phi              ) [ 001101]
qdst_3_2_V_write_a (phi              ) [ 001111]
qdst_3_3_V_write_a (phi              ) [ 001111]
r                  (phi              ) [ 001000]
exitcond1          (icmp             ) [ 001110]
r_1                (add              ) [ 011110]
StgValue_26        (br               ) [ 000000]
tmp                (bitconcatenate   ) [ 000100]
tmp_5              (zext             ) [ 000000]
qsrc_addr          (getelementptr    ) [ 000100]
tmp_6              (or               ) [ 000000]
tmp_7              (bitconcatenate   ) [ 000000]
qsrc_addr_1        (getelementptr    ) [ 000100]
tmp_12             (trunc            ) [ 001110]
tmp_8              (or               ) [ 000000]
tmp_9              (bitconcatenate   ) [ 000000]
qsrc_addr_2        (getelementptr    ) [ 001010]
tmp_10             (or               ) [ 000000]
tmp_11             (bitconcatenate   ) [ 000000]
qsrc_addr_3        (getelementptr    ) [ 001010]
tmp_1              (mux              ) [ 000000]
qsrc_load          (load             ) [ 000000]
tmp_3              (sext             ) [ 000000]
tmp_s              (zext             ) [ 001010]
qdst_V_s           (mul              ) [ 000000]
sel_tmp            (icmp             ) [ 000000]
sel_tmp2           (icmp             ) [ 000000]
sel_tmp4           (icmp             ) [ 000000]
or_cond            (or               ) [ 000000]
newSel             (select           ) [ 000000]
newSel1            (select           ) [ 011010]
newSel2            (select           ) [ 000000]
newSel3            (select           ) [ 011010]
sel_tmp1           (select           ) [ 000000]
qdst_V_016_1       (select           ) [ 011010]
qdst_V_0_1         (select           ) [ 011010]
tmp_2              (mux              ) [ 000000]
qsrc_load_1        (load             ) [ 000000]
tmp_3_1            (sext             ) [ 000000]
tmp_4_1            (zext             ) [ 001010]
qdst_V_1           (mul              ) [ 000000]
qdst_V_16_1        (mux              ) [ 011010]
qdst_V_15_1        (mux              ) [ 011010]
qdst_V_1_1         (mux              ) [ 011010]
qdst_V_14_1        (mux              ) [ 011010]
empty              (speclooptripcount) [ 000000]
StgValue_70        (specloopname     ) [ 000000]
tmp_4              (specregionbegin  ) [ 000000]
StgValue_72        (specpipeline     ) [ 000000]
qsrc_load_2        (load             ) [ 000000]
tmp_3_2            (sext             ) [ 000000]
qdst_V_2           (mul              ) [ 000000]
qdst_V_29_1        (mux              ) [ 011110]
qdst_V_28_1        (mux              ) [ 011110]
qdst_V_27_1        (mux              ) [ 011110]
qdst_V_2_1         (mux              ) [ 011110]
qsrc_load_3        (load             ) [ 000000]
tmp_3_3            (sext             ) [ 000000]
qdst_V_3           (mul              ) [ 000000]
qdst_V_312_1       (mux              ) [ 011110]
qdst_V_311_1       (mux              ) [ 011110]
qdst_V_310_1       (mux              ) [ 011110]
qdst_V_3_1         (mux              ) [ 011110]
empty_7            (specregionend    ) [ 000000]
StgValue_88        (br               ) [ 011110]
mrv                (insertvalue      ) [ 000000]
mrv_1              (insertvalue      ) [ 000000]
mrv_2              (insertvalue      ) [ 000000]
mrv_3              (insertvalue      ) [ 000000]
mrv_4              (insertvalue      ) [ 000000]
mrv_5              (insertvalue      ) [ 000000]
mrv_6              (insertvalue      ) [ 000000]
mrv_7              (insertvalue      ) [ 000000]
mrv_8              (insertvalue      ) [ 000000]
mrv_9              (insertvalue      ) [ 000000]
mrv_s              (insertvalue      ) [ 000000]
mrv_10             (insertvalue      ) [ 000000]
mrv_11             (insertvalue      ) [ 000000]
mrv_12             (insertvalue      ) [ 000000]
mrv_13             (insertvalue      ) [ 000000]
mrv_14             (insertvalue      ) [ 000000]
StgValue_105       (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="qsrc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qsrc"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i6.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i20.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="qsrc_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qsrc_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="qsrc_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="64" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qsrc_addr_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="3" bw="4" slack="0"/>
<pin id="84" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
<pin id="85" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qsrc_load/2 qsrc_load_1/2 qsrc_load_2/3 qsrc_load_3/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="qsrc_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="64" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qsrc_addr_2/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="qsrc_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qsrc_addr_3/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="qdst_1_1_V_write_a_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="20" slack="1"/>
<pin id="105" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_1_1_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="qdst_1_1_V_write_a_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="20" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_1_1_V_write_a/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="qdst_1_0_V_write_a_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="20" slack="1"/>
<pin id="117" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_1_0_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="qdst_1_0_V_write_a_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="20" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_1_0_V_write_a/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="qdst_1_2_V_write_a_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="20" slack="1"/>
<pin id="129" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_1_2_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="qdst_1_2_V_write_a_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="20" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_1_2_V_write_a/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="qdst_1_3_V_write_a_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="20" slack="1"/>
<pin id="141" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_1_3_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="qdst_1_3_V_write_a_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="20" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_1_3_V_write_a/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="qdst_0_3_V_write_a_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="20" slack="1"/>
<pin id="153" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_0_3_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="qdst_0_3_V_write_a_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="20" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_0_3_V_write_a/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="qdst_2_0_V_write_a_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="20" slack="1"/>
<pin id="165" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_2_0_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="qdst_2_0_V_write_a_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="20" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_2_0_V_write_a/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="qdst_2_1_V_write_a_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="20" slack="1"/>
<pin id="177" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_2_1_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="qdst_2_1_V_write_a_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="20" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_2_1_V_write_a/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="qdst_0_2_V_write_a_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="20" slack="1"/>
<pin id="189" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_0_2_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="qdst_0_2_V_write_a_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="20" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_0_2_V_write_a/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="qdst_2_2_V_write_a_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="20" slack="1"/>
<pin id="201" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_2_2_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="qdst_2_2_V_write_a_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="20" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_2_2_V_write_a/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="qdst_2_3_V_write_a_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="20" slack="1"/>
<pin id="213" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_2_3_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="qdst_2_3_V_write_a_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="20" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_2_3_V_write_a/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="qdst_0_1_V_write_a_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="20" slack="1"/>
<pin id="225" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_0_1_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="qdst_0_1_V_write_a_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="20" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_0_1_V_write_a/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="qdst_3_0_V_write_a_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="20" slack="1"/>
<pin id="237" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_3_0_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="qdst_3_0_V_write_a_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="20" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_3_0_V_write_a/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="qdst_3_1_V_write_a_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="20" slack="1"/>
<pin id="249" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_3_1_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="qdst_3_1_V_write_a_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="20" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_3_1_V_write_a/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="qdst_0_0_V_write_a_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="20" slack="1"/>
<pin id="261" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_0_0_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="qdst_0_0_V_write_a_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="20" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_0_0_V_write_a/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="qdst_3_2_V_write_a_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="20" slack="1"/>
<pin id="273" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_3_2_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="qdst_3_2_V_write_a_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="20" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_3_2_V_write_a/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="qdst_3_3_V_write_a_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="1"/>
<pin id="285" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_3_3_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="qdst_3_3_V_write_a_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="20" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qdst_3_3_V_write_a/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="r_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="1"/>
<pin id="297" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="r_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="r_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_12_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="1"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_9_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_10_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_11_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="0" index="4" bw="6" slack="0"/>
<pin id="384" dir="0" index="5" bw="2" slack="1"/>
<pin id="385" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_s_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sel_tmp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="1"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sel_tmp2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sel_tmp4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="1"/>
<pin id="411" dir="0" index="1" bw="2" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_cond_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="newSel_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="20" slack="1"/>
<pin id="423" dir="0" index="2" bw="20" slack="0"/>
<pin id="424" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="newSel1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="20" slack="1"/>
<pin id="430" dir="0" index="2" bw="20" slack="0"/>
<pin id="431" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="newSel2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="20" slack="0"/>
<pin id="438" dir="0" index="2" bw="20" slack="1"/>
<pin id="439" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="newSel3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="20" slack="1"/>
<pin id="445" dir="0" index="2" bw="20" slack="0"/>
<pin id="446" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sel_tmp1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="20" slack="0"/>
<pin id="453" dir="0" index="2" bw="20" slack="1"/>
<pin id="454" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="qdst_V_016_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="20" slack="1"/>
<pin id="460" dir="0" index="2" bw="20" slack="0"/>
<pin id="461" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qdst_V_016_1/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="qdst_V_0_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="20" slack="0"/>
<pin id="468" dir="0" index="2" bw="20" slack="1"/>
<pin id="469" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qdst_V_0_1/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="0" index="3" bw="6" slack="0"/>
<pin id="477" dir="0" index="4" bw="6" slack="0"/>
<pin id="478" dir="0" index="5" bw="2" slack="1"/>
<pin id="479" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_3_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_1/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_4_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="0"/>
<pin id="491" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="qdst_V_16_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="20" slack="0"/>
<pin id="495" dir="0" index="1" bw="20" slack="1"/>
<pin id="496" dir="0" index="2" bw="20" slack="1"/>
<pin id="497" dir="0" index="3" bw="20" slack="1"/>
<pin id="498" dir="0" index="4" bw="20" slack="0"/>
<pin id="499" dir="0" index="5" bw="2" slack="1"/>
<pin id="500" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_16_1/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="qdst_V_15_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="20" slack="0"/>
<pin id="507" dir="0" index="1" bw="20" slack="1"/>
<pin id="508" dir="0" index="2" bw="20" slack="1"/>
<pin id="509" dir="0" index="3" bw="20" slack="0"/>
<pin id="510" dir="0" index="4" bw="20" slack="1"/>
<pin id="511" dir="0" index="5" bw="2" slack="1"/>
<pin id="512" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_15_1/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="qdst_V_1_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="20" slack="0"/>
<pin id="519" dir="0" index="1" bw="20" slack="0"/>
<pin id="520" dir="0" index="2" bw="20" slack="1"/>
<pin id="521" dir="0" index="3" bw="20" slack="1"/>
<pin id="522" dir="0" index="4" bw="20" slack="1"/>
<pin id="523" dir="0" index="5" bw="2" slack="1"/>
<pin id="524" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_1_1/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="qdst_V_14_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="20" slack="0"/>
<pin id="531" dir="0" index="1" bw="20" slack="1"/>
<pin id="532" dir="0" index="2" bw="20" slack="0"/>
<pin id="533" dir="0" index="3" bw="20" slack="1"/>
<pin id="534" dir="0" index="4" bw="20" slack="1"/>
<pin id="535" dir="0" index="5" bw="2" slack="1"/>
<pin id="536" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_14_1/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_3_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_2/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="qdst_V_29_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="20" slack="0"/>
<pin id="547" dir="0" index="1" bw="20" slack="2"/>
<pin id="548" dir="0" index="2" bw="20" slack="2"/>
<pin id="549" dir="0" index="3" bw="20" slack="2"/>
<pin id="550" dir="0" index="4" bw="20" slack="0"/>
<pin id="551" dir="0" index="5" bw="2" slack="2"/>
<pin id="552" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_29_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="qdst_V_28_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="20" slack="0"/>
<pin id="559" dir="0" index="1" bw="20" slack="2"/>
<pin id="560" dir="0" index="2" bw="20" slack="2"/>
<pin id="561" dir="0" index="3" bw="20" slack="0"/>
<pin id="562" dir="0" index="4" bw="20" slack="2"/>
<pin id="563" dir="0" index="5" bw="2" slack="2"/>
<pin id="564" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_28_1/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="qdst_V_27_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="20" slack="0"/>
<pin id="571" dir="0" index="1" bw="20" slack="2"/>
<pin id="572" dir="0" index="2" bw="20" slack="0"/>
<pin id="573" dir="0" index="3" bw="20" slack="2"/>
<pin id="574" dir="0" index="4" bw="20" slack="2"/>
<pin id="575" dir="0" index="5" bw="2" slack="2"/>
<pin id="576" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_27_1/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="qdst_V_2_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="20" slack="0"/>
<pin id="583" dir="0" index="1" bw="20" slack="0"/>
<pin id="584" dir="0" index="2" bw="20" slack="2"/>
<pin id="585" dir="0" index="3" bw="20" slack="2"/>
<pin id="586" dir="0" index="4" bw="20" slack="2"/>
<pin id="587" dir="0" index="5" bw="2" slack="2"/>
<pin id="588" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_2_1/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_3_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_3/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="qdst_V_312_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="20" slack="0"/>
<pin id="599" dir="0" index="1" bw="20" slack="2"/>
<pin id="600" dir="0" index="2" bw="20" slack="2"/>
<pin id="601" dir="0" index="3" bw="20" slack="2"/>
<pin id="602" dir="0" index="4" bw="20" slack="0"/>
<pin id="603" dir="0" index="5" bw="2" slack="2"/>
<pin id="604" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_312_1/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="qdst_V_311_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="20" slack="0"/>
<pin id="611" dir="0" index="1" bw="20" slack="2"/>
<pin id="612" dir="0" index="2" bw="20" slack="2"/>
<pin id="613" dir="0" index="3" bw="20" slack="0"/>
<pin id="614" dir="0" index="4" bw="20" slack="2"/>
<pin id="615" dir="0" index="5" bw="2" slack="2"/>
<pin id="616" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_311_1/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="qdst_V_310_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="20" slack="0"/>
<pin id="623" dir="0" index="1" bw="20" slack="2"/>
<pin id="624" dir="0" index="2" bw="20" slack="0"/>
<pin id="625" dir="0" index="3" bw="20" slack="2"/>
<pin id="626" dir="0" index="4" bw="20" slack="2"/>
<pin id="627" dir="0" index="5" bw="2" slack="2"/>
<pin id="628" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_310_1/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="qdst_V_3_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="20" slack="0"/>
<pin id="635" dir="0" index="1" bw="20" slack="0"/>
<pin id="636" dir="0" index="2" bw="20" slack="2"/>
<pin id="637" dir="0" index="3" bw="20" slack="2"/>
<pin id="638" dir="0" index="4" bw="20" slack="2"/>
<pin id="639" dir="0" index="5" bw="2" slack="2"/>
<pin id="640" dir="1" index="6" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="qdst_V_3_1/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="mrv_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="320" slack="0"/>
<pin id="647" dir="0" index="1" bw="20" slack="1"/>
<pin id="648" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="mrv_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="320" slack="0"/>
<pin id="653" dir="0" index="1" bw="20" slack="1"/>
<pin id="654" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="mrv_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="320" slack="0"/>
<pin id="659" dir="0" index="1" bw="20" slack="1"/>
<pin id="660" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="mrv_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="320" slack="0"/>
<pin id="665" dir="0" index="1" bw="20" slack="1"/>
<pin id="666" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="mrv_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="320" slack="0"/>
<pin id="671" dir="0" index="1" bw="20" slack="1"/>
<pin id="672" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="mrv_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="320" slack="0"/>
<pin id="677" dir="0" index="1" bw="20" slack="1"/>
<pin id="678" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mrv_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="320" slack="0"/>
<pin id="683" dir="0" index="1" bw="20" slack="1"/>
<pin id="684" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="mrv_7_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="320" slack="0"/>
<pin id="689" dir="0" index="1" bw="20" slack="1"/>
<pin id="690" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="mrv_8_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="320" slack="0"/>
<pin id="695" dir="0" index="1" bw="20" slack="1"/>
<pin id="696" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="mrv_9_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="320" slack="0"/>
<pin id="701" dir="0" index="1" bw="20" slack="1"/>
<pin id="702" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="mrv_s_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="320" slack="0"/>
<pin id="707" dir="0" index="1" bw="20" slack="1"/>
<pin id="708" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mrv_10_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="320" slack="0"/>
<pin id="713" dir="0" index="1" bw="20" slack="1"/>
<pin id="714" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="mrv_11_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="320" slack="0"/>
<pin id="719" dir="0" index="1" bw="20" slack="1"/>
<pin id="720" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="mrv_12_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="320" slack="0"/>
<pin id="725" dir="0" index="1" bw="20" slack="1"/>
<pin id="726" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="mrv_13_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="320" slack="0"/>
<pin id="731" dir="0" index="1" bw="20" slack="1"/>
<pin id="732" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="mrv_14_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="320" slack="0"/>
<pin id="737" dir="0" index="1" bw="20" slack="1"/>
<pin id="738" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/5 "/>
</bind>
</comp>

<comp id="741" class="1007" name="qdst_V_s_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="6" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="qdst_V_s/3 "/>
</bind>
</comp>

<comp id="751" class="1007" name="qdst_V_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="qdst_V_1/3 "/>
</bind>
</comp>

<comp id="761" class="1007" name="qdst_V_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="1"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="qdst_V_2/4 "/>
</bind>
</comp>

<comp id="770" class="1007" name="qdst_V_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="6" slack="1"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="qdst_V_3/4 "/>
</bind>
</comp>

<comp id="779" class="1005" name="exitcond1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="r_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="0"/>
<pin id="785" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="1"/>
<pin id="790" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="794" class="1005" name="qsrc_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="1"/>
<pin id="796" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="qsrc_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="qsrc_addr_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="1"/>
<pin id="801" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="qsrc_addr_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_12_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="2" slack="1"/>
<pin id="806" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="825" class="1005" name="qsrc_addr_2_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="1"/>
<pin id="827" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="qsrc_addr_2 "/>
</bind>
</comp>

<comp id="830" class="1005" name="qsrc_addr_3_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="qsrc_addr_3 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_s_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="20" slack="1"/>
<pin id="837" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="840" class="1005" name="newSel1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="20" slack="1"/>
<pin id="842" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="newSel1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="newSel3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="20" slack="1"/>
<pin id="847" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="newSel3 "/>
</bind>
</comp>

<comp id="850" class="1005" name="qdst_V_016_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="20" slack="1"/>
<pin id="852" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_016_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="qdst_V_0_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="20" slack="1"/>
<pin id="857" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_0_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_4_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="20" slack="1"/>
<pin id="862" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="qdst_V_16_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="20" slack="1"/>
<pin id="867" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_16_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="qdst_V_15_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="20" slack="1"/>
<pin id="872" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_15_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="qdst_V_1_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="20" slack="1"/>
<pin id="877" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_1_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="qdst_V_14_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="20" slack="1"/>
<pin id="882" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_14_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="qdst_V_29_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="20" slack="1"/>
<pin id="887" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_29_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="qdst_V_28_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="20" slack="1"/>
<pin id="892" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_28_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="qdst_V_27_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="20" slack="1"/>
<pin id="897" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_27_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="qdst_V_2_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="20" slack="1"/>
<pin id="902" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_2_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="qdst_V_312_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="20" slack="1"/>
<pin id="907" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_312_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="qdst_V_311_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="20" slack="1"/>
<pin id="912" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_311_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="qdst_V_310_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="20" slack="1"/>
<pin id="917" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_310_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="qdst_V_3_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="20" slack="1"/>
<pin id="922" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="qdst_V_3_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="64" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="71" pin="3"/><net_sink comp="78" pin=3"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="87" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="78" pin=3"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="2" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="298"><net_src comp="4" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="299" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="299" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="299" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="335"><net_src comp="318" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="18" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="337" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="349"><net_src comp="299" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="22" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="377"><net_src comp="369" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="378" pin=4"/></net>

<net id="394"><net_src comp="78" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="378" pin="6"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="404" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="399" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="151" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="414" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="151" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="420" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="399" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="187" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="414" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="187" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="435" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="404" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="223" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="409" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="223" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="450" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="409" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="259" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="480"><net_src comp="26" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="30" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="472" pin=4"/></net>

<net id="488"><net_src comp="78" pin="5"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="472" pin="6"/><net_sink comp="489" pin=0"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="139" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="139" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="139" pin="1"/><net_sink comp="493" pin=3"/></net>

<net id="513"><net_src comp="38" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="127" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="127" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="127" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="525"><net_src comp="38" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="115" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="115" pin="1"/><net_sink comp="517" pin=3"/></net>

<net id="528"><net_src comp="115" pin="1"/><net_sink comp="517" pin=4"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="103" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="103" pin="1"/><net_sink comp="529" pin=3"/></net>

<net id="540"><net_src comp="103" pin="1"/><net_sink comp="529" pin=4"/></net>

<net id="544"><net_src comp="78" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="553"><net_src comp="38" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="211" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="211" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="211" pin="1"/><net_sink comp="545" pin=3"/></net>

<net id="565"><net_src comp="38" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="199" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="199" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="199" pin="1"/><net_sink comp="557" pin=4"/></net>

<net id="577"><net_src comp="38" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="175" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="175" pin="1"/><net_sink comp="569" pin=3"/></net>

<net id="580"><net_src comp="175" pin="1"/><net_sink comp="569" pin=4"/></net>

<net id="589"><net_src comp="38" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="163" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="163" pin="1"/><net_sink comp="581" pin=3"/></net>

<net id="592"><net_src comp="163" pin="1"/><net_sink comp="581" pin=4"/></net>

<net id="596"><net_src comp="78" pin="5"/><net_sink comp="593" pin=0"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="283" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="283" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="283" pin="1"/><net_sink comp="597" pin=3"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="271" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="271" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="271" pin="1"/><net_sink comp="609" pin=4"/></net>

<net id="629"><net_src comp="38" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="247" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="247" pin="1"/><net_sink comp="621" pin=3"/></net>

<net id="632"><net_src comp="247" pin="1"/><net_sink comp="621" pin=4"/></net>

<net id="641"><net_src comp="38" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="235" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="643"><net_src comp="235" pin="1"/><net_sink comp="633" pin=3"/></net>

<net id="644"><net_src comp="235" pin="1"/><net_sink comp="633" pin=4"/></net>

<net id="649"><net_src comp="62" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="259" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="223" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="187" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="151" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="115" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="103" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="127" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="139" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="163" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="175" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="199" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="211" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="235" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="247" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="271" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="283" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="395" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="391" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="741" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="748"><net_src comp="741" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="749"><net_src comp="741" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="755"><net_src comp="489" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="485" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="751" pin="2"/><net_sink comp="493" pin=4"/></net>

<net id="758"><net_src comp="751" pin="2"/><net_sink comp="505" pin=3"/></net>

<net id="759"><net_src comp="751" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="765"><net_src comp="541" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="766"><net_src comp="761" pin="2"/><net_sink comp="545" pin=4"/></net>

<net id="767"><net_src comp="761" pin="2"/><net_sink comp="557" pin=3"/></net>

<net id="768"><net_src comp="761" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="769"><net_src comp="761" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="774"><net_src comp="593" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="775"><net_src comp="770" pin="2"/><net_sink comp="597" pin=4"/></net>

<net id="776"><net_src comp="770" pin="2"/><net_sink comp="609" pin=3"/></net>

<net id="777"><net_src comp="770" pin="2"/><net_sink comp="621" pin=2"/></net>

<net id="778"><net_src comp="770" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="782"><net_src comp="306" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="312" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="791"><net_src comp="318" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="797"><net_src comp="64" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="802"><net_src comp="71" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="807"><net_src comp="346" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="378" pin=5"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="472" pin=5"/></net>

<net id="813"><net_src comp="804" pin="1"/><net_sink comp="493" pin=5"/></net>

<net id="814"><net_src comp="804" pin="1"/><net_sink comp="505" pin=5"/></net>

<net id="815"><net_src comp="804" pin="1"/><net_sink comp="517" pin=5"/></net>

<net id="816"><net_src comp="804" pin="1"/><net_sink comp="529" pin=5"/></net>

<net id="817"><net_src comp="804" pin="1"/><net_sink comp="545" pin=5"/></net>

<net id="818"><net_src comp="804" pin="1"/><net_sink comp="557" pin=5"/></net>

<net id="819"><net_src comp="804" pin="1"/><net_sink comp="569" pin=5"/></net>

<net id="820"><net_src comp="804" pin="1"/><net_sink comp="581" pin=5"/></net>

<net id="821"><net_src comp="804" pin="1"/><net_sink comp="597" pin=5"/></net>

<net id="822"><net_src comp="804" pin="1"/><net_sink comp="609" pin=5"/></net>

<net id="823"><net_src comp="804" pin="1"/><net_sink comp="621" pin=5"/></net>

<net id="824"><net_src comp="804" pin="1"/><net_sink comp="633" pin=5"/></net>

<net id="828"><net_src comp="87" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="833"><net_src comp="94" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="838"><net_src comp="395" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="843"><net_src comp="427" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="848"><net_src comp="442" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="853"><net_src comp="457" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="858"><net_src comp="465" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="863"><net_src comp="489" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="868"><net_src comp="493" pin="6"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="873"><net_src comp="505" pin="6"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="878"><net_src comp="517" pin="6"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="883"><net_src comp="529" pin="6"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="888"><net_src comp="545" pin="6"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="893"><net_src comp="557" pin="6"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="898"><net_src comp="569" pin="6"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="903"><net_src comp="581" pin="6"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="908"><net_src comp="597" pin="6"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="913"><net_src comp="609" pin="6"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="918"><net_src comp="621" pin="6"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="923"><net_src comp="633" pin="6"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="239" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: quantificat : qsrc | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		r_1 : 1
		StgValue_26 : 2
		tmp : 1
		tmp_5 : 2
		qsrc_addr : 3
		tmp_6 : 2
		tmp_7 : 2
		qsrc_addr_1 : 3
		tmp_12 : 1
		qsrc_load : 4
		qsrc_load_1 : 4
	State 3
		qsrc_addr_2 : 1
		qsrc_addr_3 : 1
		tmp_3 : 1
		tmp_s : 1
		qdst_V_s : 2
		or_cond : 1
		newSel : 3
		newSel1 : 4
		newSel2 : 3
		newSel3 : 4
		sel_tmp1 : 3
		qdst_V_016_1 : 4
		qdst_V_0_1 : 3
		tmp_3_1 : 1
		tmp_4_1 : 1
		qdst_V_1 : 2
		qdst_V_16_1 : 3
		qdst_V_15_1 : 3
		qdst_V_1_1 : 3
		qdst_V_14_1 : 3
		qsrc_load_2 : 2
		qsrc_load_3 : 2
	State 4
		tmp_3_2 : 1
		qdst_V_2 : 2
		qdst_V_29_1 : 3
		qdst_V_28_1 : 3
		qdst_V_27_1 : 3
		qdst_V_2_1 : 3
		tmp_3_3 : 1
		qdst_V_3 : 2
		qdst_V_312_1 : 3
		qdst_V_311_1 : 3
		qdst_V_310_1 : 3
		qdst_V_3_1 : 3
		empty_7 : 1
	State 5
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		StgValue_105 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_378    |    0    |    0    |    17   |
|          |     tmp_2_fu_472    |    0    |    0    |    17   |
|          |  qdst_V_16_1_fu_493 |    0    |    0    |    17   |
|          |  qdst_V_15_1_fu_505 |    0    |    0    |    17   |
|          |  qdst_V_1_1_fu_517  |    0    |    0    |    17   |
|          |  qdst_V_14_1_fu_529 |    0    |    0    |    17   |
|    mux   |  qdst_V_29_1_fu_545 |    0    |    0    |    17   |
|          |  qdst_V_28_1_fu_557 |    0    |    0    |    17   |
|          |  qdst_V_27_1_fu_569 |    0    |    0    |    17   |
|          |  qdst_V_2_1_fu_581  |    0    |    0    |    17   |
|          | qdst_V_312_1_fu_597 |    0    |    0    |    17   |
|          | qdst_V_311_1_fu_609 |    0    |    0    |    17   |
|          | qdst_V_310_1_fu_621 |    0    |    0    |    17   |
|          |  qdst_V_3_1_fu_633  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|          |    newSel_fu_420    |    0    |    0    |    20   |
|          |    newSel1_fu_427   |    0    |    0    |    20   |
|          |    newSel2_fu_435   |    0    |    0    |    20   |
|  select  |    newSel3_fu_442   |    0    |    0    |    20   |
|          |   sel_tmp1_fu_450   |    0    |    0    |    20   |
|          | qdst_V_016_1_fu_457 |    0    |    0    |    20   |
|          |  qdst_V_0_1_fu_465  |    0    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond1_fu_306  |    0    |    0    |    9    |
|   icmp   |    sel_tmp_fu_399   |    0    |    0    |    8    |
|          |   sel_tmp2_fu_404   |    0    |    0    |    8    |
|          |   sel_tmp4_fu_409   |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    add   |      r_1_fu_312     |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_6_fu_331    |    0    |    0    |    0    |
|    or    |     tmp_8_fu_350    |    0    |    0    |    0    |
|          |    tmp_10_fu_364    |    0    |    0    |    0    |
|          |    or_cond_fu_414   |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|          |   qdst_V_s_fu_741   |    1    |    0    |    0    |
|    mul   |   qdst_V_1_fu_751   |    1    |    0    |    0    |
|          |   qdst_V_2_fu_761   |    1    |    0    |    0    |
|          |   qdst_V_3_fu_770   |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_318     |    0    |    0    |    0    |
|bitconcatenate|     tmp_7_fu_337    |    0    |    0    |    0    |
|          |     tmp_9_fu_355    |    0    |    0    |    0    |
|          |    tmp_11_fu_369    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_5_fu_326    |    0    |    0    |    0    |
|   zext   |     tmp_s_fu_395    |    0    |    0    |    0    |
|          |    tmp_4_1_fu_489   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_12_fu_346    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_3_fu_391    |    0    |    0    |    0    |
|   sext   |    tmp_3_1_fu_485   |    0    |    0    |    0    |
|          |    tmp_3_2_fu_541   |    0    |    0    |    0    |
|          |    tmp_3_3_fu_593   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      mrv_fu_645     |    0    |    0    |    0    |
|          |     mrv_1_fu_651    |    0    |    0    |    0    |
|          |     mrv_2_fu_657    |    0    |    0    |    0    |
|          |     mrv_3_fu_663    |    0    |    0    |    0    |
|          |     mrv_4_fu_669    |    0    |    0    |    0    |
|          |     mrv_5_fu_675    |    0    |    0    |    0    |
|          |     mrv_6_fu_681    |    0    |    0    |    0    |
|insertvalue|     mrv_7_fu_687    |    0    |    0    |    0    |
|          |     mrv_8_fu_693    |    0    |    0    |    0    |
|          |     mrv_9_fu_699    |    0    |    0    |    0    |
|          |     mrv_s_fu_705    |    0    |    0    |    0    |
|          |    mrv_10_fu_711    |    0    |    0    |    0    |
|          |    mrv_11_fu_717    |    0    |    0    |    0    |
|          |    mrv_12_fu_723    |    0    |    0    |    0    |
|          |    mrv_13_fu_729    |    0    |    0    |    0    |
|          |    mrv_14_fu_735    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    4    |    0    |   431   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     exitcond1_reg_779    |    1   |
|      newSel1_reg_840     |   20   |
|      newSel3_reg_845     |   20   |
|qdst_0_0_V_write_a_reg_259|   20   |
|qdst_0_1_V_write_a_reg_223|   20   |
|qdst_0_2_V_write_a_reg_187|   20   |
|qdst_0_3_V_write_a_reg_151|   20   |
|qdst_1_0_V_write_a_reg_115|   20   |
|qdst_1_1_V_write_a_reg_103|   20   |
|qdst_1_2_V_write_a_reg_127|   20   |
|qdst_1_3_V_write_a_reg_139|   20   |
|qdst_2_0_V_write_a_reg_163|   20   |
|qdst_2_1_V_write_a_reg_175|   20   |
|qdst_2_2_V_write_a_reg_199|   20   |
|qdst_2_3_V_write_a_reg_211|   20   |
|qdst_3_0_V_write_a_reg_235|   20   |
|qdst_3_1_V_write_a_reg_247|   20   |
|qdst_3_2_V_write_a_reg_271|   20   |
|qdst_3_3_V_write_a_reg_283|   20   |
|   qdst_V_016_1_reg_850   |   20   |
|    qdst_V_0_1_reg_855    |   20   |
|    qdst_V_14_1_reg_880   |   20   |
|    qdst_V_15_1_reg_870   |   20   |
|    qdst_V_16_1_reg_865   |   20   |
|    qdst_V_1_1_reg_875    |   20   |
|    qdst_V_27_1_reg_895   |   20   |
|    qdst_V_28_1_reg_890   |   20   |
|    qdst_V_29_1_reg_885   |   20   |
|    qdst_V_2_1_reg_900    |   20   |
|   qdst_V_310_1_reg_915   |   20   |
|   qdst_V_311_1_reg_910   |   20   |
|   qdst_V_312_1_reg_905   |   20   |
|    qdst_V_3_1_reg_920    |   20   |
|    qsrc_addr_1_reg_799   |    4   |
|    qsrc_addr_2_reg_825   |    4   |
|    qsrc_addr_3_reg_830   |    4   |
|     qsrc_addr_reg_794    |    4   |
|        r_1_reg_783       |    3   |
|         r_reg_295        |    3   |
|      tmp_12_reg_804      |    2   |
|      tmp_4_1_reg_860     |   20   |
|        tmp_reg_788       |    5   |
|       tmp_s_reg_835      |   20   |
+--------------------------+--------+
|           Total          |   710  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_78      |  p0  |   4  |   4  |   16   ||    21   |
|      grp_access_fu_78      |  p3  |   4  |   4  |   16   ||    21   |
| qdst_1_1_V_write_a_reg_103 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_1_0_V_write_a_reg_115 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_1_2_V_write_a_reg_127 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_1_3_V_write_a_reg_139 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_0_3_V_write_a_reg_151 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_2_0_V_write_a_reg_163 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_2_1_V_write_a_reg_175 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_0_2_V_write_a_reg_187 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_2_2_V_write_a_reg_199 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_2_3_V_write_a_reg_211 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_0_1_V_write_a_reg_223 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_3_0_V_write_a_reg_235 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_3_1_V_write_a_reg_247 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_0_0_V_write_a_reg_259 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_3_2_V_write_a_reg_271 |  p0  |   2  |  20  |   40   ||    9    |
| qdst_3_3_V_write_a_reg_283 |  p0  |   2  |  20  |   40   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   672  ||  10.911 ||   186   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   431  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   186  |
|  Register |    -   |    -   |   710  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   10   |   710  |   617  |
+-----------+--------+--------+--------+--------+
