#define AUTOGEN_MSR
struct test_msr msr_cases[] = {
	DEF_READ_MSR("IA32_P5_MC_ADDR", 0x0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_P5_MC_ADDR", 0x0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_P5_MC_TYPE", 0x1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_P5_MC_TYPE", 0x1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MONITOR_FILTER_SIZE", 0x6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MONITOR_FILTER_SIZE", 0x6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_TIME_STAMP_COUNTER", 0x10, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_TIME_STAMP_COUNTER", 0x10, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PLATFORM_ID", 0x17, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PLATFORM_ID", 0x17, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_APIC_BASE", 0x1b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_APIC_BASE", 0x1b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_TEST_CTRL", 0x33, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_TEST_CTRL", 0x33, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FEATURE_CONTROL", 0x3a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FEATURE_CONTROL", 0x3a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_TSC_ADJUST", 0x3b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_TSC_ADJUST", 0x3b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SPEC_CTRL", 0x48, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_SPEC_CTRL", 0x48, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_PRED_CMD", 0x49, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_PRED_CMD", 0x49, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("PPIN_CTL", 0x4e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("PPIN_CTL", 0x4e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("PPIN", 0x4f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("PPIN", 0x4f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_BIOS_UPDT_TRIG", 0x79, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_BIOS_UPDT_TRIG", 0x79, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FEATURE_ACTIVATION", 0x7a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FEATURE_ACTIVATION", 0x7a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FZM_RANGE_INDEX", 0x82, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FZM_RANGE_INDEX", 0x82, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FZM_DOMAIN_CONFIG", 0x83, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FZM_DOMAIN_CONFIG", 0x83, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FZM_RANGE_STARTADDR", 0x84, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FZM_RANGE_STARTADDR", 0x84, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FZM_RANGE_ENDADDR", 0x85, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FZM_RANGE_ENDADDR", 0x85, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FZM_RANGE_WRITESTATUS", 0x86, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FZM_RANGE_WRITESTATUS", 0x86, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MKTME_PARTITIONING", 0x87, X86_TRAP_VE, pre_0x7_edx18, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MKTME_PARTITIONING", 0x87, X86_TRAP_VE, pre_0x7_edx18, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_BIOS_SIGN_ID", 0x8b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_BIOS_SIGN_ID", 0x8b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_SGXLEPUBKEYHASHx", 0x8c, X86_TRAP_GP, NO_PRE_COND, 0x4, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_SGXLEPUBKEYHASHx", 0x8c, X86_TRAP_GP, NO_PRE_COND, 0x4, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_WBINVDP", 0x98, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_WBINVDP", 0x98, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_WBNOINVDP", 0x99, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_WBNOINVDP", 0x99, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_INTR_PENDING", 0x9a, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_INTR_PENDING", 0x9a, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SMM_MONITOR_CTL", 0x9b, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SMM_MONITOR_CTL", 0x9b, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SMBASE", 0x9e, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SMBASE", 0x9e, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MISC_PACKAGE_CTLS", 0xbc, NO_EXCP, NO_PRE_COND, VER2_0),
	DEF_WRITE_MSR("IA32_MISC_PACKAGE_CTLS", 0xbc, X86_TRAP_VE, NO_PRE_COND, VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_PMCx", 0xc1, X86_TRAP_GP, pre_perfmon, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_PMCx", 0xc1, X86_TRAP_GP, pre_perfmon, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_CORE_CAPABILITIES", 0xcf, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_CORE_CAPABILITIES", 0xcf, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_UMWAIT_CONTROL", 0xe1, X86_TRAP_GP, pre_0x7_ecx5, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_UMWAIT_CONTROL", 0xe1, X86_TRAP_GP, pre_0x7_ecx5, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPERF", 0xe7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPERF", 0xe7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_APERF", 0xe8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_APERF", 0xe8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_RAR_CONTROL", 0xed, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("MSR_RAR_CONTROL", 0xed, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_READ_MSR("MSR_RAR_ACTION_VECTOR", 0xee, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("MSR_RAR_ACTION_VECTOR", 0xee, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_READ_MSR("MSR_RAR_PAYLOAD_TABLE_BASE ", 0xef, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("MSR_RAR_PAYLOAD_TABLE_BASE ", 0xef, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_READ_MSR("MSR_RAR_INFO", 0xf0, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("MSR_RAR_INFO", 0xf0, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_READ_MSR("IA32_MTRRCAP", 0xfe, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRRCAP", 0xfe, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_ARCH_CAPABILITIES", 0x10a, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_FLUSH_CMD", 0x10b, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_FLUSH_CMD", 0x10b, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_TSX_CTRL", 0x122, X86_TRAP_GP, pre_tsx, VER1_0),
	DEF_READ_MSR("IA32_TSX_CTRL", 0x122, X86_TRAP_GP, NO_PRE_COND, VER2_0),
	DEF_WRITE_MSR("IA32_TSX_CTRL", 0x122, X86_TRAP_GP, pre_tsx, VER1_0),
	DEF_WRITE_MSR("IA32_TSX_CTRL", 0x122, X86_TRAP_GP, NO_PRE_COND, VER2_0),
	DEF_READ_MSR("IA32_SYSENTER_CS", 0x174, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_SYSENTER_CS", 0x174, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_SYSENTER_ESP", 0x175, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_SYSENTER_ESP", 0x175, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_SYSENTER_EIP", 0x176, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_SYSENTER_EIP", 0x176, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_MCG_CAP", 0x179, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MCG_CAP", 0x179, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MCG_STATUS", 0x17a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MCG_STATUS", 0x17a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MCG_CTL", 0x17b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MCG_CTL", 0x17b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_PERFEVTSELx", 0x186, X86_TRAP_GP, pre_perfmon, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_PERFEVTSELx", 0x186, X86_TRAP_GP, pre_perfmon, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_STATUS", 0x198, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_STATUS", 0x198, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_CTL", 0x199, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_CTL", 0x199, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_CLOCK_MODULATION", 0x19a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_CLOCK_MODULATION", 0x19a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_THERM_INTERRUPT", 0x19b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_THERM_INTERRUPT", 0x19b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_THERM_STATUS", 0x19c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_THERM_STATUS", 0x19c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_STATUS2", 0x19d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_STATUS2", 0x19d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_CTL2", 0x19e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_CTL2", 0x19e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MISC_ENABLE", 0x1a0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("MSR_OFFCORE_RSPx", 0x1a6, X86_TRAP_GP, pre_perfmon, 0x2, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("MSR_OFFCORE_RSPx", 0x1a6, X86_TRAP_GP, pre_perfmon, 0x2, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_ENERGY_PERF_BIAS", 0x1b0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_ENERGY_PERF_BIAS", 0x1b0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PACKAGE_THERM_STATUS", 0x1b1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PACKAGE_THERM_STATUS", 0x1b1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PACKAGE_THERM_INTERRUPT", 0x1b2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PACKAGE_THERM_INTERRUPT", 0x1b2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HW_GET_LP_PM_META_DATA", 0x1c2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HW_GET_LP_PM_META_DATA", 0x1c2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HW_SET_LP_PM_META_DATA", 0x1c3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HW_SET_LP_PM_META_DATA", 0x1c3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_XFD", 0x1c4, X86_TRAP_GP, pre_0xd_0x1_eax4, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_XFD", 0x1c4, X86_TRAP_GP, pre_0xd_0x1_eax4, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_XFD_ERR", 0x1c5, X86_TRAP_GP, pre_0xd_0x1_eax4, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_XFD_ERR", 0x1c5, X86_TRAP_GP, pre_0xd_0x1_eax4, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_DD_TRHTTLE_DEACTIVATE_MSR ", 0x1c7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_DD_TRHTTLE_DEACTIVATE_MSR ", 0x1c7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_DD_DI_CAPABILITY_MSR ", 0x1ca, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_DD_DI_CAPABILITY_MSR ", 0x1ca, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_DD_DI_ACTIVATE_MSR ", 0x1cb, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_DD_DI_ACTIVATE_MSR ", 0x1cb, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SMRR_PHYSBASE", 0x1f2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SMRR_PHYSBASE", 0x1f2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SMRR_PHYSMASK", 0x1f3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SMRR_PHYSMASK", 0x1f3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SMRR2_PHYSBASE", 0x1f6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SMRR2_PHYSBASE", 0x1f6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SMRR2_PHYSMASK", 0x1f7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SMRR2_PHYSMASK", 0x1f7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PLATFORM_DCA_CAP", 0x1f8, X86_TRAP_VE, pre_0x1_ecx18, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PLATFORM_DCA_CAP", 0x1f8, X86_TRAP_VE, pre_0x1_ecx18, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_CPU_DCA_CAP", 0x1f9, X86_TRAP_VE, pre_0x1_ecx18, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_CPU_DCA_CAP", 0x1f9, X86_TRAP_VE, pre_0x1_ecx18, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_DCA_0_CAP", 0x1fa, X86_TRAP_VE, pre_0x1_ecx18, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_DCA_0_CAP", 0x1fa, X86_TRAP_VE, pre_0x1_ecx18, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE0", 0x200, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE0", 0x200, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK0", 0x201, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK0", 0x201, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE1", 0x202, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE1", 0x202, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK1", 0x203, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK1", 0x203, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE2", 0x204, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE2", 0x204, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK2", 0x205, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK2", 0x205, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE3", 0x206, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE3", 0x206, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK3", 0x207, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK3", 0x207, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE4", 0x208, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE4", 0x208, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK4", 0x209, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK4", 0x209, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE5", 0x20a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE5", 0x20a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK5", 0x20b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK5", 0x20b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE6", 0x20c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE6", 0x20c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK6", 0x20d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK6", 0x20d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE7", 0x20e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE7", 0x20e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK7", 0x20f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK7", 0x20f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE8", 0x210, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE8", 0x210, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK8", 0x211, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK8", 0x211, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSBASE9", 0x212, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSBASE9", 0x212, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_PHYSMASK9", 0x213, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_PHYSMASK9", 0x213, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX64K_00000", 0x250, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX64K_00000", 0x250, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX16K_80000", 0x258, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX16K_80000", 0x258, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX16K_A0000", 0x259, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX16K_A0000", 0x259, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_C0000", 0x268, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_C0000", 0x268, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_C8000", 0x269, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_C8000", 0x269, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_D0000", 0x26a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_D0000", 0x26a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_D8000", 0x26b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_D8000", 0x26b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_E0000", 0x26c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_E0000", 0x26c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_E8000", 0x26d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_E8000", 0x26d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_F0000", 0x26e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_F0000", 0x26e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_FIX4K_F8000", 0x26f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_FIX4K_F8000", 0x26f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_SLAM_ENABLE", 0x276, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_SLAM_ENABLE", 0x276, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PAT", 0x277, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_PAT", 0x277, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_MCx_CTL2", 0x280, X86_TRAP_VE, NO_PRE_COND, 0x20, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_MCx_CTL2", 0x280, X86_TRAP_VE, NO_PRE_COND, 0x20, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_PRMRR_BASEx", 0x2a0, X86_TRAP_VE, NO_PRE_COND, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_PRMRR_BASEx", 0x2a0, X86_TRAP_VE, NO_PRE_COND, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FUSARR_BASE", 0x2c0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FUSARR_BASE", 0x2c0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FUSARR_MASK", 0x2c1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FUSARR_MASK", 0x2c1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MTRR_DEF_TYPE", 0x2ff, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MTRR_DEF_TYPE", 0x2ff, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("BIOS_SE_SVN", 0x302, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("BIOS_SE_SVN", 0x302, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("Future BIOS_SE_SVN Expansion", 0x303, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("Future BIOS_SE_SVN Expansion", 0x303, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_FIXED_CTRx", 0x309, X86_TRAP_GP, pre_perfmon, 0x4, VER1_0 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_FIXED_CTRx", 0x309, X86_TRAP_GP, pre_perfmon, 0x4, VER1_0 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_FIXED_CTRx", 0x309, X86_TRAP_GP, pre_perfmon, 0x8, VER1_5),
	DEF_WRITE_MSR_SIZE("IA32_FIXED_CTRx", 0x309, X86_TRAP_GP, pre_perfmon, 0x8, VER1_5),
	DEF_READ_MSR("IA32_PERF_METRICS", 0x329, X86_TRAP_GP, pre_perfmon, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_METRICS", 0x329, X86_TRAP_GP, pre_perfmon, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_CAPABILITIES", 0x345, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FIXED_CTR_CTRL", 0x38d, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_FIXED_CTR_CTRL", 0x38d, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_GLOBAL_STATUS", 0x38e, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_GLOBAL_STATUS", 0x38e, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_GLOBAL_CTRL", 0x38f, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_GLOBAL_CTRL", 0x38f, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_GLOBAL_STATUS_RESET", 0x390, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_GLOBAL_STATUS_RESET", 0x390, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_GLOBAL_STATUS_SET", 0x391, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_GLOBAL_STATUS_SET", 0x391, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PERF_GLOBAL_INUSE", 0x392, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PERF_GLOBAL_INUSE", 0x392, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PEBS_ENABLE", 0x3f1, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PEBS_ENABLE", 0x3f1, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_PEBS_DATA_CFG", 0x3f2, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_PEBS_DATA_CFG", 0x3f2, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_PEBS_LD_LAT", 0x3f6, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_PEBS_LD_LAT", 0x3f6, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("MSR_PEBS_FRONTEND", 0x3f7, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("MSR_PEBS_FRONTEND", 0x3f7, X86_TRAP_GP, pre_perfmon, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC0_CTL", 0x400, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC0_CTL", 0x400, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC0_STATUS", 0x401, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC0_STATUS", 0x401, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC0_ADDR", 0x402, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC0_ADDR", 0x402, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC0_MISC", 0x403, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC0_MISC", 0x403, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC1_CTL", 0x404, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC1_CTL", 0x404, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC1_STATUS", 0x405, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC1_STATUS", 0x405, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC1_ADDR", 0x406, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC1_ADDR", 0x406, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC1_MISC", 0x407, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC1_MISC", 0x407, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC2_CTL", 0x408, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC2_CTL", 0x408, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC2_STATUS", 0x409, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC2_STATUS", 0x409, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC2_ADDR", 0x40a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC2_ADDR", 0x40a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC2_MISC", 0x40b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC2_MISC", 0x40b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC3_CTL", 0x40c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC3_CTL", 0x40c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC3_STATUS", 0x40d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC3_STATUS", 0x40d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC3_ADDR", 0x40e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC3_ADDR", 0x40e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC3_MISC", 0x40f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC3_MISC", 0x40f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC4_CTL", 0x410, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC4_CTL", 0x410, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC4_STATUS", 0x411, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC4_STATUS", 0x411, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC4_ADDR", 0x412, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC4_ADDR", 0x412, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC4_MISC", 0x413, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC4_MISC", 0x413, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC5_CTL", 0x414, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC5_CTL", 0x414, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC5_STATUS", 0x415, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC5_STATUS", 0x415, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC5_ADDR", 0x416, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC5_ADDR", 0x416, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC5_MISC", 0x417, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC5_MISC", 0x417, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC6_CTL", 0x418, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC6_CTL", 0x418, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC6_STATUS", 0x419, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC6_STATUS", 0x419, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC6_ADDR", 0x41a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC6_ADDR", 0x41a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC6_MISC", 0x41b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC6_MISC", 0x41b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC7_CTL", 0x41c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC7_CTL", 0x41c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC7_STATUS", 0x41d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC7_STATUS", 0x41d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC7_ADDR", 0x41e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC7_ADDR", 0x41e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC7_MISC", 0x41f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC7_MISC", 0x41f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC8_CTL", 0x420, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC8_CTL", 0x420, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC8_STATUS", 0x421, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC8_STATUS", 0x421, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC8_ADDR", 0x422, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC8_ADDR", 0x422, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC8_MISC", 0x423, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC8_MISC", 0x423, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC9_CTL", 0x424, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC9_CTL", 0x424, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC9_STATUS", 0x425, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC9_STATUS", 0x425, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC9_ADDR", 0x426, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC9_ADDR", 0x426, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC9_MISC", 0x427, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC9_MISC", 0x427, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC10_CTL", 0x428, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC10_CTL", 0x428, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC10_STATUS", 0x429, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC10_STATUS", 0x429, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC10_ADDR", 0x42a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC10_ADDR", 0x42a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC10_MISC", 0x42b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC10_MISC", 0x42b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC11_CTL", 0x42c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC11_CTL", 0x42c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC11_STATUS", 0x42d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC11_STATUS", 0x42d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC11_ADDR", 0x42e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC11_ADDR", 0x42e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC11_MISC", 0x42f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC11_MISC", 0x42f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC12_CTL", 0x430, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC12_CTL", 0x430, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC12_STATUS", 0x431, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC12_STATUS", 0x431, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC12_ADDR", 0x432, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC12_ADDR", 0x432, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC12_MISC", 0x433, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC12_MISC", 0x433, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC13_CTL", 0x434, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC13_CTL", 0x434, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC13_STATUS", 0x435, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC13_STATUS", 0x435, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC13_ADDR", 0x436, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC13_ADDR", 0x436, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC13_MISC", 0x437, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC13_MISC", 0x437, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC14_CTL", 0x438, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC14_CTL", 0x438, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC14_STATUS", 0x439, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC14_STATUS", 0x439, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC14_ADDR", 0x43a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC14_ADDR", 0x43a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC14_MISC", 0x43b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC14_MISC", 0x43b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC15_CTL", 0x43c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC15_CTL", 0x43c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC15_STATUS", 0x43d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC15_STATUS", 0x43d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC15_ADDR", 0x43e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC15_ADDR", 0x43e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC15_MISC", 0x43f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC15_MISC", 0x43f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC16_CTL", 0x440, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC16_CTL", 0x440, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC16_STATUS", 0x441, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC16_STATUS", 0x441, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC16_ADDR", 0x442, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC16_ADDR", 0x442, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC16_MISC", 0x443, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC16_MISC", 0x443, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC17_CTL", 0x444, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC17_CTL", 0x444, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC17_STATUS", 0x445, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC17_STATUS", 0x445, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC17_ADDR", 0x446, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC17_ADDR", 0x446, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC17_MISC", 0x447, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC17_MISC", 0x447, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC18_CTL", 0x448, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC18_CTL", 0x448, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC18_STATUS", 0x449, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC18_STATUS", 0x449, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC18_ADDR", 0x44a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC18_ADDR", 0x44a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC18_MISC", 0x44b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC18_MISC", 0x44b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC19_CTL", 0x44c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC19_CTL", 0x44c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC19_STATUS", 0x44d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC19_STATUS", 0x44d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC19_ADDR", 0x44e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC19_ADDR", 0x44e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC19_MISC", 0x44f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC19_MISC", 0x44f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC20_CTL", 0x450, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC20_CTL", 0x450, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC20_STATUS", 0x451, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC20_STATUS", 0x451, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC20_ADDR", 0x452, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC20_ADDR", 0x452, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC20_MISC", 0x453, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC20_MISC", 0x453, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC21_CTL", 0x454, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC21_CTL", 0x454, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC21_STATUS", 0x455, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC21_STATUS", 0x455, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC21_ADDR", 0x456, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC21_ADDR", 0x456, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC21_MISC", 0x457, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC21_MISC", 0x457, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC22_CTL", 0x458, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC22_CTL", 0x458, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC22_STATUS", 0x459, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC22_STATUS", 0x459, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC22_ADDR", 0x45a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC22_ADDR", 0x45a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC22_MISC", 0x45b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC22_MISC", 0x45b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC23_CTL", 0x45c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC23_CTL", 0x45c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC23_STATUS", 0x45d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC23_STATUS", 0x45d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC23_ADDR", 0x45e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC23_ADDR", 0x45e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC23_MISC", 0x45f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC23_MISC", 0x45f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC24_CTL", 0x460, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC24_CTL", 0x460, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC24_STATUS", 0x461, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC24_STATUS", 0x461, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC24_ADDR", 0x462, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC24_ADDR", 0x462, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC24_MISC", 0x463, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC24_MISC", 0x463, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC25_CTL", 0x464, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC25_CTL", 0x464, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC25_STATUS", 0x465, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC25_STATUS", 0x465, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC25_ADDR", 0x466, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC25_ADDR", 0x466, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC25_MISC", 0x467, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC25_MISC", 0x467, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC26_CTL", 0x468, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC26_CTL", 0x468, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC26_STATUS", 0x469, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC26_STATUS", 0x469, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC26_ADDR", 0x46a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC26_ADDR", 0x46a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC26_MISC", 0x46b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC26_MISC", 0x46b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC27_CTL", 0x46c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC27_CTL", 0x46c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC27_STATUS", 0x46d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC27_STATUS", 0x46d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC27_ADDR", 0x46e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC27_ADDR", 0x46e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC27_MISC", 0x46f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC27_MISC", 0x46f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC28_CTL", 0x470, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC28_CTL", 0x470, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC28_STATUS", 0x471, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC28_STATUS", 0x471, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC28_ADDR", 0x472, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC28_ADDR", 0x472, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MC28_MISC", 0x473, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MC28_MISC", 0x473, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_BASIC", 0x480, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_BASIC", 0x480, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_PINBASED_CTLS", 0x481, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_VMX_PINBASED_CTLS", 0x481, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_VMX_PINBASED_CTLS", 0x481, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_PROCBASED_CTLS", 0x482, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_VMX_PROCBASED_CTLS", 0x482, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_VMX_PROCBASED_CTLS", 0x482, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_EXIT_CTLS", 0x483, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_VMX_EXIT_CTLS", 0x483, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_VMX_EXIT_CTLS", 0x483, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_ENTRY_CTLS", 0x484, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_VMX_ENTRY_CTLS", 0x484, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_VMX_ENTRY_CTLS", 0x484, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_MISC", 0x485, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_MISC", 0x485, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_CR0_FIXED0", 0x486, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_CR0_FIXED0", 0x486, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_CR0_FIXED1", 0x487, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_CR0_FIXED1", 0x487, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_CR4_FIXED0", 0x488, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_CR4_FIXED0", 0x488, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_CR4_FIXED1", 0x489, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_CR4_FIXED1", 0x489, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_VMCS_ENUM", 0x48a, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_VMX_VMCS_ENUM", 0x48a, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_VMX_VMCS_ENUM", 0x48a, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_PROCBASED_CTLS2", 0x48b, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_PROCBASED_CTLS2", 0x48b, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_EPT_VPID_CAP", 0x48c, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_EPT_VPID_CAP", 0x48c, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_TRUE_PINBASED_CTLS", 0x48d, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_TRUE_PINBASED_CTLS", 0x48d, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_TRUE_PROCBASED_CTLS", 0x48e, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_TRUE_PROCBASED_CTLS", 0x48e, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_TRUE_EXIT_CTLS", 0x48f, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_TRUE_EXIT_CTLS", 0x48f, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_TRUE_ENTRY_CTLS", 0x490, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_TRUE_ENTRY_CTLS", 0x490, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_VMFUNC", 0x491, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_VMFUNC", 0x491, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_VMX_PROCBASED_CTLS3", 0x492, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_VMX_PROCBASED_CTLS3", 0x492, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_A_PMCx", 0x4c1, X86_TRAP_GP, pre_perfmon, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_A_PMCx", 0x4c1, X86_TRAP_GP, pre_perfmon, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MCG_EXT_CTL", 0x4d0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MCG_EXT_CTL", 0x4d0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SGX_SVN_STATUS", 0x500, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SGX_SVN_STATUS", 0x500, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("Future IA32_SE_SVN Expansion", 0x501, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("Future IA32_SE_SVN Expansion", 0x501, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_OUTPUT_BASE", 0x560, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_OUTPUT_BASE", 0x560, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_OUTPUT_MASK_PTRS", 0x561, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_OUTPUT_MASK_PTRS", 0x561, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_CTL", 0x570, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_CTL", 0x570, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_STATUS", 0x571, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_STATUS", 0x571, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_CR3_MATCH", 0x572, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_CR3_MATCH", 0x572, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR0_A", 0x580, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR0_A", 0x580, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR0_B", 0x581, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR0_B", 0x581, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR1_A", 0x582, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR1_A", 0x582, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR1_B", 0x583, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR1_B", 0x583, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR2_A", 0x584, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR2_A", 0x584, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR2_B", 0x585, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR2_B", 0x585, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR3_A", 0x586, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR3_A", 0x586, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_RTIT_ADDR3_B", 0x587, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_RTIT_ADDR3_B", 0x587, X86_TRAP_GP, pre_xfam_8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_CAP", 0x5d0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_CAP", 0x5d0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_DEFAULT", 0x5d1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_DEFAULT", 0x5d1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR1", 0x5d2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR1", 0x5d2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR1", 0x5d3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR1", 0x5d3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR1", 0x5d4, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR1", 0x5d4, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR2", 0x5d5, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR2", 0x5d5, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR2", 0x5d6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR2", 0x5d6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR2", 0x5d7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR2", 0x5d7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR3", 0x5d8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR3", 0x5d8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR3", 0x5d9, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR3", 0x5d9, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR3", 0x5da, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR3", 0x5da, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR4", 0x5db, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR4", 0x5db, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR4", 0x5dc, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR4", 0x5dc, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR4", 0x5dd, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR4", 0x5dd, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR5", 0x5de, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR5", 0x5de, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR5", 0x5df, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR5", 0x5df, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR5", 0x5e0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR5", 0x5e0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR6", 0x5e1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR6", 0x5e1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR6", 0x5e2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR6", 0x5e2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR6", 0x5e3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR6", 0x5e3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR7", 0x5e4, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR7", 0x5e4, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR7", 0x5e5, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR7", 0x5e5, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR7", 0x5e6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR7", 0x5e6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR8", 0x5e7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR8", 0x5e7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR8", 0x5e8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR8", 0x5e8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR8", 0x5e9, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR8", 0x5e9, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR9", 0x5ea, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR9", 0x5ea, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR9", 0x5eb, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR9", 0x5eb, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR9", 0x5ec, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR9", 0x5ec, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR10", 0x5ed, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR10", 0x5ed, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR10", 0x5ee, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR10", 0x5ee, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR10", 0x5ef, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR10", 0x5ef, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR11", 0x5f0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR11", 0x5f0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR11", 0x5f1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR11", 0x5f1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR11", 0x5f2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR11", 0x5f2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR12", 0x5f3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR12", 0x5f3, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR12", 0x5f4, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR12", 0x5f4, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR12", 0x5f5, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR12", 0x5f5, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR13", 0x5f6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR13", 0x5f6, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR13", 0x5f7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR13", 0x5f7, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR13", 0x5f8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR13", 0x5f8, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR14", 0x5f9, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR14", 0x5f9, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR14", 0x5fa, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR14", 0x5fa, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR_ATTR14", 0x5fb, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR_ATTR14", 0x5fb, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_LOW_ADDR15", 0x5fc, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_LOW_ADDR15", 0x5fc, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_HIGH_ADDR15", 0x5fd, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_HIGH_ADDR15", 0x5fd, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_DS_AREA", 0x600, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_DS_AREA", 0x600, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_U_CET", 0x6a0, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_U_CET", 0x6a0, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_S_CET", 0x6a2, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_S_CET", 0x6a2, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PL0_SSP", 0x6a4, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PL0_SSP", 0x6a4, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PL1_SSP", 0x6a5, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PL1_SSP", 0x6a5, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PL2_SSP", 0x6a6, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PL2_SSP", 0x6a6, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PL3_SSP", 0x6a7, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PL3_SSP", 0x6a7, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_INTERRUPT_SSP_TABLE_ADDR", 0x6a8, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_INTERRUPT_SSP_TABLE_ADDR", 0x6a8, X86_TRAP_GP, pre_xfam_12_11, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_TSC_DEADLINE", 0x6e0, X86_TRAP_VE, NO_PRE_COND, VER2_0),
	DEF_WRITE_MSR("IA32_TSC_DEADLINE", 0x6e0, X86_TRAP_VE, NO_PRE_COND, VER2_0),
	DEF_READ_MSR("IA32_PKRS", 0x6e1, X86_TRAP_GP, pre_pks, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PKRS", 0x6e1, X86_TRAP_GP, pre_pks, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PM_ENABLE", 0x770, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PM_ENABLE", 0x770, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HWP_CAPABILITIES", 0x771, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HWP_CAPABILITIES", 0x771, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HWP_REQUEST_PKG", 0x772, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HWP_REQUEST_PKG", 0x772, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HWP_INTERRUPT", 0x773, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HWP_INTERRUPT", 0x773, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HWP_REQUEST", 0x774, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HWP_REQUEST", 0x774, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PECI_HWP_REQUEST_INFO", 0x775, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PECI_HWP_REQUEST_INFO", 0x775, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HWP_CTL", 0x776, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HWP_CTL", 0x776, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HWP_STATUS", 0x777, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HWP_STATUS", 0x777, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("EXTENDED_MCG_PTR", 0x793, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("EXTENDED_MCG_PTR", 0x793, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("Reserved for xAPIC MSRs", 0x800, X86_TRAP_GP, NO_PRE_COND, 0x2, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("Reserved for xAPIC MSRs", 0x800, X86_TRAP_GP, NO_PRE_COND, 0x2, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_APICID", 0x802, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_APICID", 0x802, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_VERSION", 0x803, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_VERSION", 0x803, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("Reserved for xAPIC MSRs", 0x804, X86_TRAP_GP, NO_PRE_COND, 0x4, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("Reserved for xAPIC MSRs", 0x804, X86_TRAP_GP, NO_PRE_COND, 0x4, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_TPR", 0x808, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_TPR", 0x808, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("Reserved for xAPIC MSRs", 0x809, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("Reserved for xAPIC MSRs", 0x809, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_PPR", 0x80a, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_PPR", 0x80a, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_EOI", 0x80b, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_EOI", 0x80b, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("Reserved for xAPIC MSRs", 0x80c, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("Reserved for xAPIC MSRs", 0x80c, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LDR", 0x80d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LDR", 0x80d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("Reserved for xAPIC MSRs", 0x80e, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("Reserved for xAPIC MSRs", 0x80e, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_SIVR", 0x80f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_SIVR", 0x80f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_X2APIC_ISRx", 0x810, NO_EXCP, NO_PRE_COND, 0x8, VER1_0 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_X2APIC_ISRx", 0x810, NO_EXCP, NO_PRE_COND, 0x8, VER1_0 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_X2APIC_TMRx", 0x818, NO_EXCP, NO_PRE_COND, 0x8, VER1_0 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_X2APIC_TMRx", 0x818, NO_EXCP, NO_PRE_COND, 0x8, VER1_0 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_X2APIC_IRRx", 0x820, NO_EXCP, NO_PRE_COND, 0x8, VER1_0 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_X2APIC_IRRx", 0x820, NO_EXCP, NO_PRE_COND, 0x8, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_ESR", 0x828, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_ESR", 0x828, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("Reserved for xAPIC MSRs", 0x829, X86_TRAP_GP, NO_PRE_COND, 0x6, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("Reserved for xAPIC MSRs", 0x829, X86_TRAP_GP, NO_PRE_COND, 0x6, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_CMCI", 0x82f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_CMCI", 0x82f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_ICR", 0x830, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_ICR", 0x830, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("Reserved for xAPIC MSRs", 0x831, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("Reserved for xAPIC MSRs", 0x831, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_TIMER", 0x832, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_TIMER", 0x832, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_THERMAL", 0x833, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_THERMAL", 0x833, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_PMI", 0x834, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_PMI", 0x834, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_LINT0", 0x835, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_LINT0", 0x835, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_LINT1", 0x836, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_LINT1", 0x836, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_ERROR", 0x837, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_ERROR", 0x837, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_INIT_COUNT", 0x838, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_INIT_COUNT", 0x838, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_CUR_COUNT", 0x839, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_CUR_COUNT", 0x839, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_LVT_HWP", 0x83a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_LVT_HWP", 0x83a, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("Reserved for xAPIC MSRs", 0x83b, X86_TRAP_VE, NO_PRE_COND, 0x3, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("Reserved for xAPIC MSRs", 0x83b, X86_TRAP_VE, NO_PRE_COND, 0x3, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_DIV_CONF", 0x83e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_DIV_CONF", 0x83e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_X2APIC_SELF_IPI", 0x83f, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_X2APIC_SELF_IPI", 0x83f, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR_SIZE("Reserved for xAPIC MSRs", 0x840, X86_TRAP_GP, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("Reserved for xAPIC MSRs", 0x840, X86_TRAP_GP, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("Reserved for xAPIC MSRs", 0x880, X86_TRAP_GP, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("Reserved for xAPIC MSRs", 0x880, X86_TRAP_GP, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("Reserved for xAPIC MSRs", 0x8c0, X86_TRAP_GP, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("Reserved for xAPIC MSRs", 0x8c0, X86_TRAP_GP, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PK_CFG_MSR", 0x980, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PK_CFG_MSR", 0x980, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_TME_CAPABILITY", 0x981, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_TME_CAPABILITY", 0x981, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_TME_ACTIVATE", 0x982, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_TME_ACTIVATE", 0x982, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_TME_EXCLUDE_MASK", 0x983, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_TME_EXCLUDE_MASK", 0x983, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_TME_EXCLUDE_BASE", 0x984, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_TME_EXCLUDE_BASE", 0x984, X86_TRAP_VE, pre_0x7_ecx13, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_UINT_RR", 0x985, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_UINT_RR", 0x985, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_UINT_HANDLER", 0x986, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_UINT_HANDLER", 0x986, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_UINT_STACKADJUST", 0x987, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_UINT_STACKADJUST", 0x987, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_UINT_MISC", 0x988, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_UINT_MISC", 0x988, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_UINT_PD", 0x989, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_UINT_PD", 0x989, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_UINT_TT", 0x98a, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_UINT_TT", 0x98a, X86_TRAP_GP, pre_xfam_14, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR-High-ADDR15", 0x98b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR-High-ADDR15", 0x98b, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR15", 0x98c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR15", 0x98c, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR-Low-ADDR16", 0x98d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR-Low-ADDR16", 0x98d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR-High-ADDR16", 0x98e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR-High-ADDR16", 0x98e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_MPRR_EN_ATTR16", 0x98f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPRR_EN_ATTR16", 0x98f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_COPY_STATUS", 0x990, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_COPY_STATUS", 0x990, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_IWKeyBackup_Status", 0x991, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_IWKeyBackup_Status", 0x991, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_L3_QOS_CODE_MASK_n", 0xa80, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_L3_QOS_CODE_MASK_n", 0xa80, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_L2_QOS_CODE_MASK_n", 0xb00, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_L2_QOS_CODE_MASK_n", 0xb00, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_L4_QOS_CODE_MASK_n", 0xb80, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_L4_QOS_CODE_MASK_n", 0xb80, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_DEBUG_INTERFACE", 0xc80, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_DEBUG_INTERFACE", 0xc80, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_L3_QOS_CFG", 0xc81, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_L3_QOS_CFG", 0xc81, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_L2_QOS_CFG", 0xc82, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_L2_QOS_CFG", 0xc82, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_QM_EVTSEL", 0xc8d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_QM_EVTSEL", 0xc8d, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_QM_CTR", 0xc8e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_QM_CTR", 0xc8e, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PQR_ASSOC", 0xc8f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PQR_ASSOC", 0xc8f, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_L3_MASK_x", 0xc90, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_L3_MASK_x", 0xc90, X86_TRAP_VE, NO_PRE_COND, 0x80, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_L2_MASK_x", 0xd10, X86_TRAP_VE, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_L2_MASK_x", 0xd10, X86_TRAP_VE, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_L2_QOS_Ext_BW_Thrtl_x", 0xd50, X86_TRAP_VE, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_L2_QOS_Ext_BW_Thrtl_x", 0xd50, X86_TRAP_VE, NO_PRE_COND, 0x40, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_BNDCFGS", 0xd90, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_BNDCFGS", 0xd90, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_COPY_LOCAL_TO_PLATFORM", 0xd91, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_COPY_LOCAL_TO_PLATFORM", 0xd91, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_COPY_PLATFORM_TO_LOCAL", 0xd92, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_COPY_PLATFORM_TO_LOCAL", 0xd92, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PASID", 0xd93, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PASID", 0xd93, X86_TRAP_GP, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_XSS", 0xda0, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_PKG_HDC_CTL", 0xdb0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PKG_HDC_CTL", 0xdb0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_PM_CTL1", 0xdb1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_PM_CTL1", 0xdb1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_THREAD_STALL", 0xdb2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_THREAD_STALL", 0xdb2, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("previously Reserved for LBR_INFO", 0xdc0, X86_TRAP_VE, NO_PRE_COND, 0x40, VER1_0 | VER2_0),
	DEF_WRITE_MSR_SIZE("previously Reserved for LBR_INFO", 0xdc0, X86_TRAP_VE, NO_PRE_COND, 0x40, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_MPX_LAX", 0x1000, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_MPX_LAX", 0x1000, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_LBR_INFO", 0x1200, X86_TRAP_GP, pre_xfam_15, 0x100, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_LBR_INFO", 0x1200, X86_TRAP_GP, pre_xfam_15, 0x100, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_RELOAD_FIXED_CTRx", 0x1309, X86_TRAP_VE, NO_PRE_COND, 0x3, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_RELOAD_FIXED_CTRx", 0x1309, X86_TRAP_VE, NO_PRE_COND, 0x3, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SEAMRR_BASE", 0x1400, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SEAMRR_BASE", 0x1400, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SEAMRR_MASK", 0x1401, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SEAMRR_MASK", 0x1401, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_SEAM_EXTEND", 0x1402, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_SEAM_EXTEND", 0x1402, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_RELOAD_PMCx", 0x14c1, X86_TRAP_VE, NO_PRE_COND, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_RELOAD_PMCx", 0x14c1, X86_TRAP_VE, NO_PRE_COND, 0x8, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_LBR_CTL", 0x14ce, X86_TRAP_GP, pre_xfam_15, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_LBR_CTL", 0x14ce, X86_TRAP_GP, pre_xfam_15, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_LBR_DEPTH", 0x14cf, X86_TRAP_GP, pre_xfam_15, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_LBR_DEPTH", 0x14cf, X86_TRAP_GP, pre_xfam_15, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_LBR_FROM_IP", 0x1500, X86_TRAP_GP, pre_xfam_15, 0x100, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_LBR_FROM_IP", 0x1500, X86_TRAP_GP, pre_xfam_15, 0x100, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR_SIZE("IA32_LBR_TO_IP", 0x1600, X86_TRAP_GP, pre_xfam_15, 0x100, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR_SIZE("IA32_LBR_TO_IP", 0x1600, X86_TRAP_GP, pre_xfam_15, 0x100, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HW_FEEDBACK_PTR", 0x17d0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HW_FEEDBACK_PTR", 0x17d0, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_HW_FEEDBACK_CONFIG", 0x17d1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_HW_FEEDBACK_CONFIG", 0x17d1, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_THREAD_FEEDBACK_CHAR", 0x17d2, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_THREAD_FEEDBACK_CHAR", 0x17d2, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_READ_MSR("IA32_HW_FFEDBACK_THREAD_CONFIG", 0x17d4, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_HW_FFEDBACK_THREAD_CONFIG", 0x17d4, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_READ_MSR("IA32_HRESET_ENABLE", 0x17da, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_WRITE_MSR("IA32_HRESET_ENABLE", 0x17da, X86_TRAP_VE, NO_PRE_COND, VER1_5),
	DEF_READ_MSR("IA32_EFER", 0xc0000080, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_EFER", 0xc0000080, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_STAR", 0xc0000081, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_STAR", 0xc0000081, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_LSTAR", 0xc0000082, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_LSTAR", 0xc0000082, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_CSTAR", 0xc0000083, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_WRITE_MSR("IA32_CSTAR", 0xc0000083, X86_TRAP_VE, NO_PRE_COND, VER1_0 | VER1_5 | VER2_0),
	DEF_READ_MSR("IA32_FMASK", 0xc0000084, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_FMASK", 0xc0000084, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_FSBASE", 0xc0000100, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_FSBASE", 0xc0000100, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_GSBASE", 0xc0000101, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_GSBASE", 0xc0000101, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_KERNEL_GS_BASE", 0xc0000102, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_KERNEL_GS_BASE", 0xc0000102, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_READ_MSR("IA32_TSC_AUX", 0xc0000103, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
	DEF_WRITE_MSR("IA32_TSC_AUX", 0xc0000103, NO_EXCP, NO_PRE_COND, VER1_0 | VER2_0),
};
