ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB42:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include <assembly.h>
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 2


  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c ****   ASM_Main();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     /* USER CODE END WHILE */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 102:Core/Src/main.c ****   }
 103:Core/Src/main.c ****   /* USER CODE END 3 */
 104:Core/Src/main.c **** }
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /**
 107:Core/Src/main.c ****   * @brief System Clock Configuration
 108:Core/Src/main.c ****   * @retval None
 109:Core/Src/main.c ****   */
 110:Core/Src/main.c **** void SystemClock_Config(void)
 111:Core/Src/main.c **** {
 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 116:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 123:Core/Src/main.c ****   {
 124:Core/Src/main.c ****     Error_Handler();
 125:Core/Src/main.c ****   }
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 131:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     Error_Handler();
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief GPIO Initialization Function
 143:Core/Src/main.c ****   * @param None
 144:Core/Src/main.c ****   * @retval None
 145:Core/Src/main.c ****   */
 146:Core/Src/main.c **** static void MX_GPIO_Init(void)
 147:Core/Src/main.c **** {
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 4


  26              		.loc 1 147 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 148:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 149:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 152:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  34              		.loc 1 152 3 view .LVU1
  35              	.LBB4:
  36              		.loc 1 152 3 view .LVU2
  37              		.loc 1 152 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 5969     		ldr	r1, [r3, #20]
  40 0006 8020     		movs	r0, #128
  41 0008 C003     		lsls	r0, r0, #15
  42 000a 0143     		orrs	r1, r0
  43 000c 5961     		str	r1, [r3, #20]
  44              		.loc 1 152 3 view .LVU4
  45 000e 5A69     		ldr	r2, [r3, #20]
  46 0010 0240     		ands	r2, r0
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 152 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE4:
  51              		.loc 1 152 3 view .LVU6
 153:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  52              		.loc 1 153 3 view .LVU7
  53              	.LBB5:
  54              		.loc 1 153 3 view .LVU8
  55              		.loc 1 153 3 view .LVU9
  56 0016 5A69     		ldr	r2, [r3, #20]
  57 0018 8021     		movs	r1, #128
  58 001a 8902     		lsls	r1, r1, #10
  59 001c 0A43     		orrs	r2, r1
  60 001e 5A61     		str	r2, [r3, #20]
  61              		.loc 1 153 3 view .LVU10
  62 0020 5B69     		ldr	r3, [r3, #20]
  63 0022 0B40     		ands	r3, r1
  64 0024 0193     		str	r3, [sp, #4]
  65              		.loc 1 153 3 view .LVU11
  66 0026 019B     		ldr	r3, [sp, #4]
  67              	.LBE5:
  68              		.loc 1 153 3 view .LVU12
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 156:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 157:Core/Src/main.c **** }
  69              		.loc 1 157 1 is_stmt 0 view .LVU13
  70 0028 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 002a 7047     		bx	lr
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 5


  73              	.L3:
  74              		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE42:
  80              		.section	.text.Error_Handler,"ax",%progbits
  81              		.align	1
  82              		.global	Error_Handler
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	Error_Handler:
  88              	.LFB43:
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** /* USER CODE END 4 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** /**
 164:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 165:Core/Src/main.c ****   * @retval None
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c **** void Error_Handler(void)
 168:Core/Src/main.c **** {
  89              		.loc 1 168 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ Volatile: function does not return.
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
 169:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 170:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 171:Core/Src/main.c ****   __disable_irq();
  95              		.loc 1 171 3 view .LVU15
  96              	.LBB6:
  97              	.LBI6:
  98              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 6


  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 7


  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 8


 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  99              		.loc 2 140 27 view .LVU16
 100              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 101              		.loc 2 142 3 view .LVU17
 102              		.syntax divided
 103              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 104 0000 72B6     		cpsid i
 105              	@ 0 "" 2
 106              		.thumb
 107              		.syntax unified
 108              	.L5:
 109              	.LBE7:
 110              	.LBE6:
 172:Core/Src/main.c ****   while (1)
 111              		.loc 1 172 3 discriminator 1 view .LVU18
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****   }
 112              		.loc 1 174 3 discriminator 1 view .LVU19
 172:Core/Src/main.c ****   while (1)
 113              		.loc 1 172 9 discriminator 1 view .LVU20
 114 0002 FEE7     		b	.L5
 115              		.cfi_endproc
 116              	.LFE43:
 118              		.section	.text.SystemClock_Config,"ax",%progbits
 119              		.align	1
 120              		.global	SystemClock_Config
 121              		.syntax unified
 122              		.code	16
 123              		.thumb_func
 125              	SystemClock_Config:
 126              	.LFB41:
 111:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 127              		.loc 1 111 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 64
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131 0000 00B5     		push	{lr}
 132              	.LCFI1:
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 14, -4
 135 0002 91B0     		sub	sp, sp, #68
 136              	.LCFI2:
 137              		.cfi_def_cfa_offset 72
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 138              		.loc 1 112 3 view .LVU22
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 139              		.loc 1 112 22 is_stmt 0 view .LVU23
 140 0004 3022     		movs	r2, #48
 141 0006 0021     		movs	r1, #0
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 9


 142 0008 04A8     		add	r0, sp, #16
 143 000a FFF7FEFF 		bl	memset
 144              	.LVL0:
 113:Core/Src/main.c **** 
 145              		.loc 1 113 3 is_stmt 1 view .LVU24
 113:Core/Src/main.c **** 
 146              		.loc 1 113 22 is_stmt 0 view .LVU25
 147 000e 1022     		movs	r2, #16
 148 0010 0021     		movs	r1, #0
 149 0012 6846     		mov	r0, sp
 150 0014 FFF7FEFF 		bl	memset
 151              	.LVL1:
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 152              		.loc 1 118 3 is_stmt 1 view .LVU26
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 153              		.loc 1 118 36 is_stmt 0 view .LVU27
 154 0018 0223     		movs	r3, #2
 155 001a 0493     		str	r3, [sp, #16]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 156              		.loc 1 119 3 is_stmt 1 view .LVU28
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 157              		.loc 1 119 30 is_stmt 0 view .LVU29
 158 001c 013B     		subs	r3, r3, #1
 159 001e 0793     		str	r3, [sp, #28]
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 160              		.loc 1 120 3 is_stmt 1 view .LVU30
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 161              		.loc 1 120 41 is_stmt 0 view .LVU31
 162 0020 0F33     		adds	r3, r3, #15
 163 0022 0893     		str	r3, [sp, #32]
 121:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 164              		.loc 1 121 3 is_stmt 1 view .LVU32
 122:Core/Src/main.c ****   {
 165              		.loc 1 122 3 view .LVU33
 122:Core/Src/main.c ****   {
 166              		.loc 1 122 7 is_stmt 0 view .LVU34
 167 0024 04A8     		add	r0, sp, #16
 168 0026 FFF7FEFF 		bl	HAL_RCC_OscConfig
 169              	.LVL2:
 122:Core/Src/main.c ****   {
 170              		.loc 1 122 6 view .LVU35
 171 002a 0028     		cmp	r0, #0
 172 002c 0DD1     		bne	.L9
 129:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 173              		.loc 1 129 3 is_stmt 1 view .LVU36
 129:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 174              		.loc 1 129 31 is_stmt 0 view .LVU37
 175 002e 0723     		movs	r3, #7
 176 0030 0093     		str	r3, [sp]
 131:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177              		.loc 1 131 3 is_stmt 1 view .LVU38
 131:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 178              		.loc 1 131 34 is_stmt 0 view .LVU39
 179 0032 0023     		movs	r3, #0
 180 0034 0193     		str	r3, [sp, #4]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 181              		.loc 1 132 3 is_stmt 1 view .LVU40
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 10


 132:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 182              		.loc 1 132 35 is_stmt 0 view .LVU41
 183 0036 0293     		str	r3, [sp, #8]
 133:Core/Src/main.c **** 
 184              		.loc 1 133 3 is_stmt 1 view .LVU42
 133:Core/Src/main.c **** 
 185              		.loc 1 133 36 is_stmt 0 view .LVU43
 186 0038 0393     		str	r3, [sp, #12]
 135:Core/Src/main.c ****   {
 187              		.loc 1 135 3 is_stmt 1 view .LVU44
 135:Core/Src/main.c ****   {
 188              		.loc 1 135 7 is_stmt 0 view .LVU45
 189 003a 0021     		movs	r1, #0
 190 003c 6846     		mov	r0, sp
 191 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 192              	.LVL3:
 135:Core/Src/main.c ****   {
 193              		.loc 1 135 6 view .LVU46
 194 0042 0028     		cmp	r0, #0
 195 0044 03D1     		bne	.L10
 139:Core/Src/main.c **** 
 196              		.loc 1 139 1 view .LVU47
 197 0046 11B0     		add	sp, sp, #68
 198              		@ sp needed
 199 0048 00BD     		pop	{pc}
 200              	.L9:
 124:Core/Src/main.c ****   }
 201              		.loc 1 124 5 is_stmt 1 view .LVU48
 202 004a FFF7FEFF 		bl	Error_Handler
 203              	.LVL4:
 204              	.L10:
 137:Core/Src/main.c ****   }
 205              		.loc 1 137 5 view .LVU49
 206 004e FFF7FEFF 		bl	Error_Handler
 207              	.LVL5:
 208              		.cfi_endproc
 209              	.LFE41:
 211              		.section	.text.main,"ax",%progbits
 212              		.align	1
 213              		.global	main
 214              		.syntax unified
 215              		.code	16
 216              		.thumb_func
 218              	main:
 219              	.LFB40:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 220              		.loc 1 67 1 view -0
 221              		.cfi_startproc
 222              		@ Volatile: function does not return.
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225 0000 10B5     		push	{r4, lr}
 226              	.LCFI3:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 4, -8
 229              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 11


 230              		.loc 1 75 3 view .LVU51
 231 0002 FFF7FEFF 		bl	HAL_Init
 232              	.LVL6:
  78:Core/Src/main.c **** 
 233              		.loc 1 78 3 view .LVU52
 234 0006 FFF7FEFF 		bl	ASM_Main
 235              	.LVL7:
  83:Core/Src/main.c **** 
 236              		.loc 1 83 3 view .LVU53
 237 000a FFF7FEFF 		bl	SystemClock_Config
 238              	.LVL8:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 239              		.loc 1 90 3 view .LVU54
 240 000e FFF7FEFF 		bl	MX_GPIO_Init
 241              	.LVL9:
 242              	.L12:
  97:Core/Src/main.c ****   {
 243              		.loc 1 97 3 discriminator 1 view .LVU55
 102:Core/Src/main.c ****   /* USER CODE END 3 */
 244              		.loc 1 102 3 discriminator 1 view .LVU56
  97:Core/Src/main.c ****   {
 245              		.loc 1 97 9 discriminator 1 view .LVU57
 246 0012 FEE7     		b	.L12
 247              		.cfi_endproc
 248              	.LFE40:
 250              		.text
 251              	.Letext0:
 252              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 253              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 254              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 255              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 256              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 257              		.file 8 "Core/Inc/assembly.h"
 258              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 259              		.file 10 "<built-in>"
ARM GAS  C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:76     .text.MX_GPIO_Init:0000002c $d
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:81     .text.Error_Handler:00000000 $t
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:87     .text.Error_Handler:00000000 Error_Handler
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:119    .text.SystemClock_Config:00000000 $t
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:125    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:212    .text.main:00000000 $t
C:\Users\tsian\AppData\Local\Temp\ccd2uMvP.s:218    .text.main:00000000 main

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ASM_Main
