

================================================================
== Vitis HLS Report for 'zint_mod_small_signed_1'
================================================================
* Date:           Mon Mar  4 11:09:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  28.493 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        5|      421|  0.500 us|  42.100 us|    5|  421|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1520_1  |        3|      419|         2|          -|          -|  1 ~ 209|        no|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    622|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|       0|     66|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     66|    -|
|Register         |        -|    -|     243|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     243|    754|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_31ns_31ns_62_1_1_U239  |mul_31ns_31ns_62_1_1  |        0|   3|  0|  23|    0|
    |mul_31ns_32ns_63_1_1_U237  |mul_31ns_32ns_63_1_1  |        0|   3|  0|  20|    0|
    |mul_31s_31s_31_1_1_U238    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   9|  0|  66|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1524_fu_244_p2     |         +|   0|  0|  20|          15|          15|
    |add_ln1544_1_fu_420_p2   |         +|   0|  0|  20|          15|          15|
    |add_ln1544_fu_410_p2     |         +|   0|  0|  13|          10|           4|
    |add_ln685_3_fu_348_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln685_fu_342_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln723_fu_216_p2      |         +|   0|  0|  70|          63|          63|
    |d_3_fu_297_p2            |         +|   0|  0|  32|          32|          32|
    |u_fu_179_p2              |         +|   0|  0|  14|           9|           2|
    |x_7_fu_383_p2            |         +|   0|  0|  39|          32|          32|
    |z_fu_503_p2              |         +|   0|  0|  39|          32|          32|
    |d_1_fu_264_p2            |         -|   0|  0|  39|          32|          32|
    |sub_ln1544_fu_454_p2     |         -|   0|  0|  11|           1|           3|
    |sub_ln697_fu_469_p2      |         -|   0|  0|  39|          32|          32|
    |w_6_fu_337_p2            |         -|   0|  0|  32|          32|          32|
    |w_fu_303_p2              |         -|   0|  0|  39|          32|          32|
    |and_ln1525_fu_324_p2     |       and|   0|  0|  25|          25|          25|
    |and_ln1544_fu_464_p2     |       and|   0|  0|  32|          32|          32|
    |and_ln685_fu_370_p2      |       and|   0|  0|  25|          25|          25|
    |and_ln697_fu_490_p2      |       and|   0|  0|  25|          25|          25|
    |and_ln724_fu_284_p2      |       and|   0|  0|  25|          25|          25|
    |icmp_ln1520_fu_389_p2    |      icmp|   0|  0|  11|           9|           1|
    |select_ln1525_fu_316_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln685_fu_362_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln697_fu_482_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln724_fu_276_p3   |    select|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 622|         546|         531|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  25|          5|    1|          5|
    |ap_return       |   9|          2|   32|         64|
    |u_22_fu_82      |   9|          2|    9|         18|
    |vla18_address0  |  14|          3|   13|         39|
    |x_fu_78         |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         14|   87|        190|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_return_preg                  |  32|   0|   32|          0|
    |p_cast2_cast_cast_cast_reg_552  |  31|   0|   32|          1|
    |trunc_ln_reg_575                |  32|   0|   32|          0|
    |u_22_fu_82                      |   9|   0|    9|          0|
    |u_reg_569                       |   9|   0|    9|          0|
    |x_7_reg_585                     |  32|   0|   32|          0|
    |x_fu_78                         |  32|   0|   32|          0|
    |zext_ln1510_reg_564             |  31|   0|   62|         31|
    |zext_ln722_reg_559              |  31|   0|   63|         32|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 243|   0|  307|         64|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|  zint_mod_small_signed.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|                    vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|                    vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|                    vla18|         array|
|d               |   in|   15|     ap_none|                        d|        scalar|
|dlen            |   in|    8|     ap_none|                     dlen|        scalar|
|p               |   in|   25|     ap_none|                        p|        scalar|
|p0i             |   in|   31|     ap_none|                      p0i|        scalar|
|R2              |   in|   31|     ap_none|                       R2|        scalar|
|Rx              |   in|   32|     ap_none|                       Rx|        scalar|
+----------------+-----+-----+------------+-------------------------+--------------+

