{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714571564705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714571564705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 06:52:44 2024 " "Processing started: Wed May  1 06:52:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714571564705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571564705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2__part1_tb -c lab2__part1_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2__part1_tb -c lab2__part1_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571564705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714571565015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714571565016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "Top_Level.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/Top_Level.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714571571523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571571523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_int3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_int3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_int " "Found entity 1: lcd_int" {  } { { "lcd_int3.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/lcd_int3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714571571525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571571525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_part1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_part1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2__part1_tb " "Found entity 1: lab2__part1_tb" {  } { { "lab2_part1_tb.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/lab2_part1_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714571571527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571571527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_tb_part1.sv 0 0 " "Found 0 design units, including 0 entities, in source file display_tb_part1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571571529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file ct_mod_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mod_N " "Found entity 1: ct_mod_N" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/ct_mod_N.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714571571531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571571531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/alarm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714571571533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571571533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2__part1_tb " "Elaborating entity \"lab2__part1_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714571571585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clk lab2_part1_tb.sv(6) " "Verilog HDL or VHDL warning at lab2_part1_tb.sv(6): object \"Clk\" assigned a value but never read" {  } { { "lab2_part1_tb.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/lab2_part1_tb.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714571571590 "|lab2__part1_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen display_tb_part1.sv(9) " "Verilog HDL Unsupported Feature error at display_tb_part1.sv(9): system function \"\$fopen\" is not supported for synthesis" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 9 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1714571571591 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(15) " "Verilog HDL warning at display_tb_part1.sv(15): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571591 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(18) " "Verilog HDL warning at display_tb_part1.sv(18): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 18 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571591 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(21) " "Verilog HDL warning at display_tb_part1.sv(21): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 21 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571591 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(24) " "Verilog HDL warning at display_tb_part1.sv(24): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571591 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(27) " "Verilog HDL warning at display_tb_part1.sv(27): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571591 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(31) " "Verilog HDL warning at display_tb_part1.sv(31): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(41) " "Verilog HDL warning at display_tb_part1.sv(41): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 41 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(49) " "Verilog HDL warning at display_tb_part1.sv(49): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(57) " "Verilog HDL warning at display_tb_part1.sv(57): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 57 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(65) " "Verilog HDL warning at display_tb_part1.sv(65): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 65 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(73) " "Verilog HDL warning at display_tb_part1.sv(73): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 73 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(81) " "Verilog HDL warning at display_tb_part1.sv(81): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 81 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(91) " "Verilog HDL warning at display_tb_part1.sv(91): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 91 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(99) " "Verilog HDL warning at display_tb_part1.sv(99): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 99 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(107) " "Verilog HDL warning at display_tb_part1.sv(107): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 107 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(115) " "Verilog HDL warning at display_tb_part1.sv(115): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 115 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(123) " "Verilog HDL warning at display_tb_part1.sv(123): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 123 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "display_tb_part1.sv(132) " "Verilog HDL warning at display_tb_part1.sv(132): ignoring unsupported system task" {  } { { "display_tb_part1.sv" "" { Text "C:/Users/Lazer/Desktop/sp24-cse140L-lab2/part1/display_tb_part1.sv" 132 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 "|lab2__part1_tb"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714571571592 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714571571650 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  1 06:52:51 2024 " "Processing ended: Wed May  1 06:52:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714571571650 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714571571650 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714571571650 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571571650 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714571572266 ""}
