vhdtdtfi -lib work C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Judge.v -lang verilog -prj Project_Blocks -o Judge.spl -module Judge -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family kintex7 Judge.spl C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Judge.sym 
vhdtdtfi -lib work C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Judge.v -lang verilog -prj Project_Blocks -o Judge.spl -module Judge -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family kintex7 Judge.spl C:/Users/poi/Repos/Logic-Computer-Design/Project_Blocks/Judge.sym 
