{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698263777828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698263777833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 16:56:17 2023 " "Processing started: Wed Oct 25 16:56:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698263777833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263777833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263777833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698263778058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698263778058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux2_1 " "Found entity 1: modulo_mux2_1" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_matriz_reg_po.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_matriz_reg_po.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_matriz_reg_po " "Found entity 1: modulo_matriz_reg_po" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784110 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(7) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(7): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784112 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(8) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784112 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(12) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_3_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_3_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_3_bits " "Found entity 1: modulo_contador_sync_3_bits" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784113 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(13) " "Verilog HDL Module Instantiation warning at modulo_status.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784115 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(17) " "Verilog HDL Module Instantiation warning at modulo_status.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784115 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(18) " "Verilog HDL Module Instantiation warning at modulo_status.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784115 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(20) " "Verilog HDL Module Instantiation warning at modulo_status.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784116 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(24) " "Verilog HDL Module Instantiation warning at modulo_status.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784116 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(25) " "Verilog HDL Module Instantiation warning at modulo_status.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784116 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(27) " "Verilog HDL Module Instantiation warning at modulo_status.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784116 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(31) " "Verilog HDL Module Instantiation warning at modulo_status.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_status.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_status " "Found entity 1: modulo_status" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784117 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(12) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(13) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux4_1 " "Found entity 1: modulo_mux4_1" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784123 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(11) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784125 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(12) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784125 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(13) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784125 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(14) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_4 " "Found entity 1: modulo_demux1_4" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784126 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(15) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784128 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(16) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784128 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(17) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784128 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(18) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784128 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(23) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784128 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(24) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784128 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(25) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(26) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(30) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(31) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(32) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(33) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(34) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(39) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(40) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(41) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(42) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(43) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(44) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(49) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(50) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(51) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(52) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(53) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(53): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(58) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(58): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(59) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(60) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(61) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(62) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(62): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(66) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(66): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(67) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(67): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784129 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(68) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784130 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(69) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784130 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(70) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(70): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784130 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(75) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(75): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificador_bcd_ex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificador_bcd_ex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificador_bcd_ex_7seg " "Found entity 1: modulo_decodificador_bcd_ex_7seg" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784131 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(13) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784133 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(16) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784133 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(19) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784133 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(22) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_coord_linha.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_coord_linha.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_coord_linha " "Found entity 1: modulo_coord_linha" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784134 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(15) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(17) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(19) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(23) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(27) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(29) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(33) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(35) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_coord_coluna.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_coord_coluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_coord_coluna " "Found entity 1: modulo_coord_coluna" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784137 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(8) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784139 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(12) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(16) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(20) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(24) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(28) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(32) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(36) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(40) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(44) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(48) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(52) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(56) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(56): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(60) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(64) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(64): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(68) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(72) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(72): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(76) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(76): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(80) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(80): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(84) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(84): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784141 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(66) " "Verilog HDL Module Instantiation warning at pbl.v(66): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784143 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(67) " "Verilog HDL Module Instantiation warning at pbl.v(67): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(68) " "Verilog HDL Module Instantiation warning at pbl.v(68): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(76) " "Verilog HDL Module Instantiation warning at pbl.v(76): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(83) " "Verilog HDL Module Instantiation warning at pbl.v(83): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(90) " "Verilog HDL Module Instantiation warning at pbl.v(90): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(96) " "Verilog HDL Module Instantiation warning at pbl.v(96): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(97) " "Verilog HDL Module Instantiation warning at pbl.v(97): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 97 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(99) " "Verilog HDL Module Instantiation warning at pbl.v(99): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(100) " "Verilog HDL Module Instantiation warning at pbl.v(100): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(101) " "Verilog HDL Module Instantiation warning at pbl.v(101): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(102) " "Verilog HDL Module Instantiation warning at pbl.v(102): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(103) " "Verilog HDL Module Instantiation warning at pbl.v(103): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 103 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(104) " "Verilog HDL Module Instantiation warning at pbl.v(104): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 104 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(122) " "Verilog HDL Module Instantiation warning at pbl.v(122): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 122 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(138) " "Verilog HDL Module Instantiation warning at pbl.v(138): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(144) " "Verilog HDL Module Instantiation warning at pbl.v(144): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 144 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(162) " "Verilog HDL Module Instantiation warning at pbl.v(162): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 162 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(163) " "Verilog HDL Module Instantiation warning at pbl.v(163): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 163 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(164) " "Verilog HDL Module Instantiation warning at pbl.v(164): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 164 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(165) " "Verilog HDL Module Instantiation warning at pbl.v(165): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(166) " "Verilog HDL Module Instantiation warning at pbl.v(166): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(167) " "Verilog HDL Module Instantiation warning at pbl.v(167): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 167 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(168) " "Verilog HDL Module Instantiation warning at pbl.v(168): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 168 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 9 9 " "Found 9 design units, including 9 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_4_inputs " "Found entity 2: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_7_inputs " "Found entity 3: and_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate_4_inputs " "Found entity 4: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate_3_inputs " "Found entity 5: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_2_inputs " "Found entity 6: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_5_inputs " "Found entity 7: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "8 and_gate_2_inputs " "Found entity 8: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""} { "Info" "ISGN_ENTITY_NAME" "9 and_gate_5_inputs " "Found entity 9: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784158 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(17) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(19) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(21) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(23) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(25) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(27) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(29) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(32) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(34) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(36) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux8_1 " "Found entity 1: modulo_mux8_1" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784162 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_2_bits.v(6) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_2_bits.v(6): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784164 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_2_bits.v(8) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_2_bits.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_2_bits " "Found entity 1: modulo_contador_sync_2_bits" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_matriz_reg_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_matriz_reg_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_matriz_reg_at " "Found entity 1: modulo_matriz_reg_at" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784169 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784171 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784171 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784171 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784171 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_1 " "Found entity 1: modulo_preset_linha_1" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784172 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784174 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784174 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784175 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784175 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_2 " "Found entity 1: modulo_preset_linha_2" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784176 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(11) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(23) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(27) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(31) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(32) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(34) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_6.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_6 " "Found entity 1: modulo_preset_linha_6" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784179 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(11) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784181 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(15) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784181 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(20) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784182 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(23) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784182 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(26) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_7.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_7 " "Found entity 1: modulo_preset_linha_7" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784183 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_3.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_3 " "Found entity 1: modulo_preset_linha_3" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784186 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784188 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784188 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784188 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784188 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_4 " "Found entity 1: modulo_preset_linha_4" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784190 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784192 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784192 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784192 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784192 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_5 " "Found entity 1: modulo_preset_linha_5" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784193 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(12) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784195 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(13) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784195 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(14) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784195 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(15) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784195 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(16) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784195 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(17) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784195 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(18) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784195 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(19) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_8 " "Found entity 1: modulo_demux1_8" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_deboucing.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_deboucing.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_deboucing " "Found entity 1: modulo_deboucing" {  } { { "modulo_deboucing.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_deboucing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784200 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_rgb_sel_out.v(16) " "Verilog HDL Module Instantiation warning at modulo_rgb_sel_out.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784202 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_rgb_sel_out.v(18) " "Verilog HDL Module Instantiation warning at modulo_rgb_sel_out.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_rgb_sel_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_rgb_sel_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_rgb_sel_out " "Found entity 1: modulo_rgb_sel_out" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_negar_input_m_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_negar_input_m_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_negar_input_m_at " "Found entity 1: modulo_negar_input_m_at" {  } { { "modulo_negar_input_m_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_negar_input_m_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784207 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(19) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(20) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(21) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(22) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(23) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(24) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(25) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(26) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(27) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(28) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(29) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(30) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(31) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(32) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(33) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784209 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(34) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(35) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(36) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(37) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(38) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(38): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(39) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(40) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(41) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(42) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(43) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(44) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(45) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(45): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(46) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(46): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(47) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(47): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(48) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(49) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(50) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(51) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(52) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(55) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(55): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(56) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(56): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(57) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(57): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(58) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(58): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784210 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(59) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(60) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(61) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(63) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(63): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(64) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(64): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux35_1.v(66) " "Verilog HDL Module Instantiation warning at modulo_mux35_1.v(66): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux35_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux35_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux35_1 " "Found entity 1: modulo_mux35_1" {  } { { "modulo_mux35_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784212 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(15) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784214 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(16) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784214 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(17) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784214 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(18) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784214 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(19) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(20) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(21) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(22) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(23) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(24) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(25) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(26) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(27) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(28) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(29) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(30) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(31) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(32) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(33) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(34) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(35) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(36) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(37) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(38) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(38): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(39) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(40) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(41) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(42) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(43) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(44) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(45) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(45): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(46) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(46): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(47) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(47): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(48) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_35.v(49) " "Verilog HDL Module Instantiation warning at modulo_demux1_35.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_35.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_35 " "Found entity 1: modulo_demux1_35" {  } { { "modulo_demux1_35.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784217 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(31) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784219 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(32) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784219 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(33) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(34) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(36) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(38) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(38): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(39) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(40) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(41) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(42) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(43) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(45) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(45): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(46) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(46): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(47) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(47): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(49) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(50) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(51) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(52) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(53) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(53): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(54) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(54): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(55) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(55): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(56) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(56): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(58) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(58): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(59) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(60) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(63) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(63): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(64) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(64): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(65) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(65): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(66) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(66): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(67) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(67): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(68) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(69) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(70) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(70): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(71) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(71): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(72) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(72): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(73) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(73): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(75) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(75): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(76) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(76): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(77) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(77): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(78) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(78): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 78 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(80) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(80): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(81) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(81): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(82) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(82): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(83) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(83): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(84) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(84): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(85) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(85): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(86) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(86): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(87) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(87): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 87 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(88) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(88): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(90) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(90): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(91) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(91): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 91 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(92) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(92): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 92 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(94) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(94): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784221 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(95) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(95): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 95 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(96) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(96): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(97) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(97): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 97 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(98) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(98): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_dmx_mx_35_sel.v(100) " "Verilog HDL Module Instantiation warning at modulo_dmx_mx_35_sel.v(100): ignored dangling comma in List of Port Connections" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_dmx_mx_35_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_dmx_mx_35_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_dmx_mx_35_sel " "Found entity 1: modulo_dmx_mx_35_sel" {  } { { "modulo_dmx_mx_35_sel.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784223 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_clear_and_reset_AC.v(14) " "Verilog HDL Module Instantiation warning at modulo_clear_and_reset_AC.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_clear_and_reset_AC.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784225 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_clear_and_reset_AC.v(16) " "Verilog HDL Module Instantiation warning at modulo_clear_and_reset_AC.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_clear_and_reset_AC.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784225 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_clear_and_reset_AC.v(18) " "Verilog HDL Module Instantiation warning at modulo_clear_and_reset_AC.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_clear_and_reset_AC.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784225 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_clear_and_reset_AC.v(20) " "Verilog HDL Module Instantiation warning at modulo_clear_and_reset_AC.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_clear_and_reset_AC.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784225 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_clear_and_reset_AC.v(22) " "Verilog HDL Module Instantiation warning at modulo_clear_and_reset_AC.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_clear_and_reset_AC.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784225 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_clear_and_reset_AC.v(24) " "Verilog HDL Module Instantiation warning at modulo_clear_and_reset_AC.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_clear_and_reset_AC.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698263784225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_clear_and_reset_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_clear_and_reset_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_clear_and_reset_AC " "Found entity 1: modulo_clear_and_reset_AC" {  } { { "modulo_clear_and_reset_AC.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698263784227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263784227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button_confirmation_input pbl.v(57) " "Verilog HDL Implicit Net warning at pbl.v(57): created implicit net for \"button_confirmation_input\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784227 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl.v(110) " "Verilog HDL Instantiation warning at pbl.v(110): instance has no name" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1698263784228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl.v(140) " "Verilog HDL Instantiation warning at pbl.v(140): instance has no name" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 140 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1698263784229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl.v(142) " "Verilog HDL Instantiation warning at pbl.v(142): instance has no name" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1698263784229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698263784254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divisor_frequencia modulo_divisor_frequencia:div_1 " "Elaborating entity \"modulo_divisor_frequencia\" for hierarchy \"modulo_divisor_frequencia:div_1\"" {  } { { "pbl.v" "div_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_t modulo_divisor_frequencia:div_1\|modulo_ff_t:ff_1 " "Elaborating entity \"modulo_ff_t\" for hierarchy \"modulo_divisor_frequencia:div_1\|modulo_ff_t:ff_1\"" {  } { { "modulo_divisor_frequencia.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_deboucing modulo_deboucing:deboucing_1_confirmation " "Elaborating entity \"modulo_deboucing\" for hierarchy \"modulo_deboucing:deboucing_1_confirmation\"" {  } { { "pbl.v" "deboucing_1_confirmation" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_d modulo_deboucing:deboucing_1_confirmation\|modulo_ff_d:ff_1 " "Elaborating entity \"modulo_ff_d\" for hierarchy \"modulo_deboucing:deboucing_1_confirmation\|modulo_ff_d:ff_1\"" {  } { { "modulo_deboucing.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_deboucing.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs modulo_deboucing:deboucing_1_confirmation\|and_gate_2_inputs:gate_1 " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"modulo_deboucing:deboucing_1_confirmation\|and_gate_2_inputs:gate_1\"" {  } { { "modulo_deboucing.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_deboucing.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_status modulo_status:mod_sta " "Elaborating entity \"modulo_status\" for hierarchy \"modulo_status:mod_sta\"" {  } { { "pbl.v" "mod_sta" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_2_inputs modulo_status:mod_sta\|or_gate_2_inputs:gate_4 " "Elaborating entity \"or_gate_2_inputs\" for hierarchy \"modulo_status:mod_sta\|or_gate_2_inputs:gate_4\"" {  } { { "modulo_status.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_coord_coluna modulo_coord_coluna:mod_coord_col_1 " "Elaborating entity \"modulo_coord_coluna\" for hierarchy \"modulo_coord_coluna:mod_coord_col_1\"" {  } { { "pbl.v" "mod_coord_col_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_coord_linha modulo_coord_linha:mod_coord_linha_1 " "Elaborating entity \"modulo_coord_linha\" for hierarchy \"modulo_coord_linha:mod_coord_linha_1\"" {  } { { "pbl.v" "mod_coord_linha_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs modulo_coord_linha:mod_coord_linha_1\|and_gate_3_inputs:gate_1 " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"modulo_coord_linha:mod_coord_linha_1\|and_gate_3_inputs:gate_1\"" {  } { { "modulo_coord_linha.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_2_bits modulo_contador_sync_2_bits:count_2_bits_1 " "Elaborating entity \"modulo_contador_sync_2_bits\" for hierarchy \"modulo_contador_sync_2_bits:count_2_bits_1\"" {  } { { "pbl.v" "count_2_bits_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux4_1 modulo_mux4_1:mux_1 " "Elaborating entity \"modulo_mux4_1\" for hierarchy \"modulo_mux4_1:mux_1\"" {  } { { "pbl.v" "mux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs modulo_mux4_1:mux_1\|or_gate_4_inputs:gate_5 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"modulo_mux4_1:mux_1\|or_gate_4_inputs:gate_5\"" {  } { { "modulo_mux4_1.v" "gate_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificador_bcd_ex_7seg modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1 " "Elaborating entity \"modulo_decodificador_bcd_ex_7seg\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\"" {  } { { "pbl.v" "decodificador_bcd_ex_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_4_inputs modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|and_gate_4_inputs:gate_1 " "Elaborating entity \"and_gate_4_inputs\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|and_gate_4_inputs:gate_1\"" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_3_inputs:gate_4 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_3_inputs:gate_4\"" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_5_inputs modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_5_inputs:gate_19 " "Elaborating entity \"or_gate_5_inputs\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_5_inputs:gate_19\"" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "gate_19" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_clear_and_reset_AC modulo_clear_and_reset_AC:decodificador_ac_and_reset_count " "Elaborating entity \"modulo_clear_and_reset_AC\" for hierarchy \"modulo_clear_and_reset_AC:decodificador_ac_and_reset_count\"" {  } { { "pbl.v" "decodificador_ac_and_reset_count" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_4 modulo_demux1_4:demux_button_confirmation " "Elaborating entity \"modulo_demux1_4\" for hierarchy \"modulo_demux1_4:demux_button_confirmation\"" {  } { { "pbl.v" "demux_button_confirmation" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_3_bits modulo_contador_sync_3_bits:count_3_bits_1 " "Elaborating entity \"modulo_contador_sync_3_bits\" for hierarchy \"modulo_contador_sync_3_bits:count_3_bits_1\"" {  } { { "pbl.v" "count_3_bits_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_8 modulo_demux1_8:demux_col " "Elaborating entity \"modulo_demux1_8\" for hierarchy \"modulo_demux1_8:demux_col\"" {  } { { "pbl.v" "demux_col" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_dmx_mx_35_sel modulo_dmx_mx_35_sel:comb_15 " "Elaborating entity \"modulo_dmx_mx_35_sel\" for hierarchy \"modulo_dmx_mx_35_sel:comb_15\"" {  } { { "pbl.v" "comb_15" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_1 modulo_preset_linha_1:preset_1 " "Elaborating entity \"modulo_preset_linha_1\" for hierarchy \"modulo_preset_linha_1:preset_1\"" {  } { { "pbl.v" "preset_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_2 modulo_preset_linha_2:preset_2 " "Elaborating entity \"modulo_preset_linha_2\" for hierarchy \"modulo_preset_linha_2:preset_2\"" {  } { { "pbl.v" "preset_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_3 modulo_preset_linha_3:preset_3 " "Elaborating entity \"modulo_preset_linha_3\" for hierarchy \"modulo_preset_linha_3:preset_3\"" {  } { { "pbl.v" "preset_3" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_4 modulo_preset_linha_4:preset_4 " "Elaborating entity \"modulo_preset_linha_4\" for hierarchy \"modulo_preset_linha_4:preset_4\"" {  } { { "pbl.v" "preset_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_5 modulo_preset_linha_5:preset_5 " "Elaborating entity \"modulo_preset_linha_5\" for hierarchy \"modulo_preset_linha_5:preset_5\"" {  } { { "pbl.v" "preset_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_6 modulo_preset_linha_6:preset_6 " "Elaborating entity \"modulo_preset_linha_6\" for hierarchy \"modulo_preset_linha_6:preset_6\"" {  } { { "pbl.v" "preset_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_7 modulo_preset_linha_7:preset_7 " "Elaborating entity \"modulo_preset_linha_7\" for hierarchy \"modulo_preset_linha_7:preset_7\"" {  } { { "pbl.v" "preset_7" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_matriz_reg_po modulo_matriz_reg_po:reg_matriz_po_1 " "Elaborating entity \"modulo_matriz_reg_po\" for hierarchy \"modulo_matriz_reg_po:reg_matriz_po_1\"" {  } { { "pbl.v" "reg_matriz_po_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux8_1 modulo_mux8_1:mux_5 " "Elaborating entity \"modulo_mux8_1\" for hierarchy \"modulo_mux8_1:mux_5\"" {  } { { "pbl.v" "mux_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux35_1 modulo_mux35_1:mux_12_rgb_out_po " "Elaborating entity \"modulo_mux35_1\" for hierarchy \"modulo_mux35_1:mux_12_rgb_out_po\"" {  } { { "pbl.v" "mux_12_rgb_out_po" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_7_inputs modulo_mux35_1:mux_12_rgb_out_po\|and_gate_7_inputs:gate_1 " "Elaborating entity \"and_gate_7_inputs\" for hierarchy \"modulo_mux35_1:mux_12_rgb_out_po\|and_gate_7_inputs:gate_1\"" {  } { { "modulo_mux35_1.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_35 modulo_demux1_35:comb_16 " "Elaborating entity \"modulo_demux1_35\" for hierarchy \"modulo_demux1_35:comb_16\"" {  } { { "pbl.v" "comb_16" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_negar_input_m_at modulo_negar_input_m_at:comb_17 " "Elaborating entity \"modulo_negar_input_m_at\" for hierarchy \"modulo_negar_input_m_at:comb_17\"" {  } { { "pbl.v" "comb_17" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_matriz_reg_at modulo_matriz_reg_at:reg_matriz_at_1 " "Elaborating entity \"modulo_matriz_reg_at\" for hierarchy \"modulo_matriz_reg_at:reg_matriz_at_1\"" {  } { { "pbl.v" "reg_matriz_at_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_rgb_sel_out modulo_rgb_sel_out:rgb_input " "Elaborating entity \"modulo_rgb_sel_out\" for hierarchy \"modulo_rgb_sel_out:rgb_input\"" {  } { { "pbl.v" "rgb_input" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux2_1 modulo_mux2_1:mux_21 " "Elaborating entity \"modulo_mux2_1\" for hierarchy \"modulo_mux2_1:mux_21\"" {  } { { "pbl.v" "mux_21" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698263784884 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784929 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784929 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784929 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784929 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784929 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784929 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784929 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784929 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784930 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784930 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784930 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784931 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784931 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784932 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784932 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784933 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784933 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784933 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784933 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784933 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784933 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784933 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784933 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784934 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784934 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784934 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784934 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784937 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784937 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784937 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784937 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784938 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784938 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m_at_in_aux\[35\] " "Net \"m_at_in_aux\[35\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "m_at_in_aux\[35\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698263784942 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698263784942 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "modulo_dmx_mx_35_sel:comb_15\|or_gate_3_inputs:gate_63\|WideOr0~0 " "Found clock multiplexer modulo_dmx_mx_35_sel:comb_15\|or_gate_3_inputs:gate_63\|WideOr0~0" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1698263785147 "|pbl|modulo_dmx_mx_35_sel:comb_15|or_gate_3_inputs:gate_63|WideOr0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "modulo_dmx_mx_35_sel:comb_15\|or_gate_3_inputs:gate_63\|WideOr0~1 " "Found clock multiplexer modulo_dmx_mx_35_sel:comb_15\|or_gate_3_inputs:gate_63\|WideOr0~1" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1698263785147 "|pbl|modulo_dmx_mx_35_sel:comb_15|or_gate_3_inputs:gate_63|WideOr0~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "modulo_dmx_mx_35_sel:comb_15\|or_gate_3_inputs:gate_63\|WideOr0~2 " "Found clock multiplexer modulo_dmx_mx_35_sel:comb_15\|or_gate_3_inputs:gate_63\|WideOr0~2" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1698263785147 "|pbl|modulo_dmx_mx_35_sel:comb_15|or_gate_3_inputs:gate_63|WideOr0~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1698263785147 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698263785228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[0\] VCC " "Pin \"out_7seg\[0\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698263785392 "|pbl|out_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg_ac\[0\] VCC " "Pin \"out_7seg_ac\[0\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698263785392 "|pbl|out_7seg_ac[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698263785392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698263785661 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698263785661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "263 " "Implemented 263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698263785661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698263785661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 414 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 414 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698263785721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 16:56:25 2023 " "Processing ended: Wed Oct 25 16:56:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698263785721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698263785721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698263785721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698263785721 ""}
