$date
	Wed Aug 20 14:56:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seqdetector $end
$var wire 1 ! dout $end
$var parameter 32 " T $end
$var reg 1 # clk $end
$var reg 1 $ din $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ din $end
$var wire 1 % rst $end
$var reg 1 ! dout $end
$var integer 32 & state_next [31:0] $end
$var integer 32 ' state_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 "
$end
#0
$dumpvars
b0 '
b1 &
1%
1$
0#
0!
$end
#10
1#
#20
0#
0%
#30
b1 '
1#
#40
b10 &
0$
0#
#50
b10 '
1#
#60
b11 &
1$
0#
#70
1!
b1 &
b11 '
1#
#80
1!
b0 &
0$
0#
#90
0!
b0 '
1#
#100
0#
#110
1#
#120
b1 &
1$
0#
#130
b1 '
1#
#140
b10 &
0$
0#
#150
b10 '
1#
#160
0#
#170
1#
#180
b11 &
1$
0#
#190
1!
b1 &
b11 '
1#
#200
1!
b0 &
0$
0#
#210
0!
b0 '
1#
#220
0#
#230
1#
#240
b1 &
1$
0#
#250
b1 '
1#
#260
b10 &
0$
0#
#270
b10 '
1#
#280
0#
#290
1#
#300
b11 &
1$
0#
#310
1!
b1 &
b11 '
1#
#320
1!
b0 &
0$
0#
#330
0!
b0 '
1#
#340
0#
#350
1#
#360
b1 &
1$
0#
#370
b1 '
1#
#380
b10 &
0$
0#
#390
b10 '
1#
#400
0#
#410
1#
#420
b11 &
1$
0#
#430
1!
b1 &
b11 '
1#
#440
1!
b0 &
0$
0#
#450
0!
b0 '
1#
#460
0#
#470
1#
#480
b1 &
1$
0#
#490
b1 '
1#
#500
b10 &
0$
0#
#510
b10 '
1#
#520
0#
#530
1#
#540
b11 &
1$
0#
#550
1!
b1 &
b11 '
1#
#560
1!
b0 &
0$
0#
#570
0!
b0 '
1#
#580
0#
#590
1#
#600
b1 &
1$
0#
#610
b1 '
1#
#620
b10 &
0$
0#
