// Seed: 1595573037
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  wire id_3;
  supply1 id_4;
  wor id_5 = id_4;
  assign id_4 = id_1;
  tri0 id_6;
  assign id_3 = 1;
  genvar id_7;
  supply0 id_8 = 1;
  always_ff id_6 = id_7 ? id_0 : id_6;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    id_12,
    output wand id_4,
    output supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    output wand id_8,
    input tri1 id_9,
    input tri0 id_10,
    id_13
);
  assign id_12 = id_10;
  assign id_4  = 1'h0;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign modCall_1.id_3 = 0;
endmodule
