Classic Timing Analyzer report for Lab_3
Sun May 20 18:46:11 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                    ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.620 ns    ; Control_IN_27 ; ControlOUT[27] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------+
; tpd                                                                          ;
+-------+-------------------+-----------------+---------------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To             ;
+-------+-------------------+-----------------+---------------+----------------+
; N/A   ; None              ; 7.620 ns        ; Control_IN_27 ; ControlOUT[27] ;
; N/A   ; None              ; 7.585 ns        ; Control_IN_22 ; ControlOUT[22] ;
; N/A   ; None              ; 7.496 ns        ; Control_IN_11 ; ControlOUT[11] ;
; N/A   ; None              ; 7.454 ns        ; Control_IN_0  ; ControlOUT[0]  ;
; N/A   ; None              ; 7.405 ns        ; Control_IN_31 ; ControlOUT[31] ;
; N/A   ; None              ; 7.308 ns        ; Control_IN_24 ; ControlOUT[24] ;
; N/A   ; None              ; 7.291 ns        ; Control_IN_17 ; ControlOUT[17] ;
; N/A   ; None              ; 7.239 ns        ; Control_IN_25 ; ControlOUT[25] ;
; N/A   ; None              ; 7.137 ns        ; Control_IN_15 ; ControlOUT[15] ;
; N/A   ; None              ; 7.110 ns        ; Control_IN_2  ; ControlOUT[2]  ;
; N/A   ; None              ; 7.105 ns        ; Control_IN_32 ; ControlOUT[32] ;
; N/A   ; None              ; 7.093 ns        ; Control_IN_28 ; ControlOUT[28] ;
; N/A   ; None              ; 6.969 ns        ; Control_IN_12 ; ControlOUT[12] ;
; N/A   ; None              ; 6.965 ns        ; Control_IN_4  ; ControlOUT[4]  ;
; N/A   ; None              ; 6.943 ns        ; Control_IN_16 ; ControlOUT[16] ;
; N/A   ; None              ; 6.917 ns        ; Control_IN_6  ; ControlOUT[6]  ;
; N/A   ; None              ; 6.891 ns        ; Control_IN_21 ; ControlOUT[21] ;
; N/A   ; None              ; 6.881 ns        ; Control_IN_29 ; ControlOUT[29] ;
; N/A   ; None              ; 6.879 ns        ; Control_IN_3  ; ControlOUT[3]  ;
; N/A   ; None              ; 6.870 ns        ; Control_IN_36 ; ControlOUT[36] ;
; N/A   ; None              ; 6.868 ns        ; Control_IN_26 ; ControlOUT[26] ;
; N/A   ; None              ; 6.857 ns        ; Control_IN_5  ; ControlOUT[5]  ;
; N/A   ; None              ; 6.849 ns        ; Control_IN_9  ; ControlOUT[9]  ;
; N/A   ; None              ; 6.848 ns        ; Control_IN_14 ; ControlOUT[14] ;
; N/A   ; None              ; 6.685 ns        ; Control_IN_7  ; ControlOUT[7]  ;
; N/A   ; None              ; 6.683 ns        ; Control_IN_33 ; ControlOUT[33] ;
; N/A   ; None              ; 6.676 ns        ; Control_IN_35 ; ControlOUT[35] ;
; N/A   ; None              ; 6.662 ns        ; Control_IN_18 ; ControlOUT[18] ;
; N/A   ; None              ; 6.655 ns        ; Control_IN_8  ; ControlOUT[8]  ;
; N/A   ; None              ; 6.648 ns        ; Control_IN_30 ; ControlOUT[30] ;
; N/A   ; None              ; 6.644 ns        ; Control_IN_37 ; ControlOUT[37] ;
; N/A   ; None              ; 6.638 ns        ; Control_IN_1  ; ControlOUT[1]  ;
; N/A   ; None              ; 6.622 ns        ; Control_IN_19 ; ControlOUT[19] ;
; N/A   ; None              ; 6.608 ns        ; Control_IN_10 ; ControlOUT[10] ;
; N/A   ; None              ; 6.597 ns        ; Control_IN_34 ; ControlOUT[34] ;
; N/A   ; None              ; 6.592 ns        ; Control_IN_38 ; ControlOUT[38] ;
; N/A   ; None              ; 6.589 ns        ; Control_IN_20 ; ControlOUT[20] ;
; N/A   ; None              ; 6.588 ns        ; Control_IN_23 ; ControlOUT[23] ;
; N/A   ; None              ; 6.538 ns        ; Control_IN_39 ; ControlOUT[39] ;
; N/A   ; None              ; 4.424 ns        ; Control_IN_13 ; ControlOUT[13] ;
+-------+-------------------+-----------------+---------------+----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun May 20 18:46:11 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only
Info: Longest tpd from source pin "Control_IN_27" to destination pin "ControlOUT[27]" is 7.620 ns
    Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H5; Fanout = 1; PIN Node = 'Control_IN_27'
    Info: 2: + IC(4.666 ns) + CELL(2.154 ns) = 7.620 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'ControlOUT[27]'
    Info: Total cell delay = 2.954 ns ( 38.77 % )
    Info: Total interconnect delay = 4.666 ns ( 61.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Sun May 20 18:46:11 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


