#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555680a309b0 .scope module, "data_memory_test" "data_memory_test" 2 4;
 .timescale -12 -12;
P_0x555680a163c0 .param/l "SIZE" 0 2 6, +C4<00000000000000000000001000000000>;
P_0x555680a16400 .param/l "WORDSIZE" 0 2 5, +C4<00000000000000000000000001000000>;
v0x555680a5b9b0_0 .var "addr", 63 0;
v0x555680a5ba90_0 .var "clk", 0 0;
v0x555680a5bb30_0 .var "data_input", 63 0;
v0x555680a5bc30_0 .net "data_output", 63 0, L_0x555680a5bee0;  1 drivers
v0x555680a5bd00_0 .var "write_en", 0 0;
S_0x555680a3c3f0 .scope module, "uut" "data_memory" 2 15, 3 2 0, S_0x555680a309b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "addr"
    .port_info 2 /INPUT 64 "data_input"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /OUTPUT 64 "data_output"
P_0x555680a16450 .param/l "SIZE" 0 3 4, +C4<00000000000000000000001000000000>;
P_0x555680a16490 .param/l "WORDSIZE" 0 3 3, +C4<00000000000000000000000001000000>;
v0x555680a3c660_0 .net *"_s0", 64 0, L_0x555680a5bdf0;  1 drivers
v0x555680a5b400_0 .net "addr", 63 0, v0x555680a5b9b0_0;  1 drivers
v0x555680a5b4e0_0 .net "clk", 0 0, v0x555680a5ba90_0;  1 drivers
v0x555680a5b580_0 .net "data_input", 63 0, v0x555680a5bb30_0;  1 drivers
v0x555680a5b660_0 .net "data_output", 63 0, L_0x555680a5bee0;  alias, 1 drivers
v0x555680a5b790 .array "memory", 0 511, 64 0;
v0x555680a5b850_0 .net "write_en", 0 0, v0x555680a5bd00_0;  1 drivers
E_0x555680a3aab0 .event posedge, v0x555680a5b4e0_0;
L_0x555680a5bdf0 .array/port v0x555680a5b790, v0x555680a5b9b0_0;
L_0x555680a5bee0 .part L_0x555680a5bdf0, 0, 64;
    .scope S_0x555680a3c3f0;
T_0 ;
    %wait E_0x555680a3aab0;
    %load/vec4 v0x555680a5b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555680a5b580_0;
    %pad/u 65;
    %ix/getv 3, v0x555680a5b400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555680a5b790, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555680a309b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 54, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 27 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 54, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 38 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 54, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 49 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 13, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 60 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 13, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 71 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 13, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 82 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 13, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 93 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5ba90_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x555680a5b9b0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555680a5bd00_0, 0, 1;
    %pushi/vec4 54, 0, 64;
    %store/vec4 v0x555680a5bb30_0, 0, 64;
    %vpi_call 2 104 "$monitor", "clk = %B; write_en = %B; addr = %H\012input = %H\012output = %H\012", v0x555680a5ba90_0, v0x555680a5bd00_0, v0x555680a5b9b0_0, v0x555680a5bb30_0, v0x555680a5bc30_0 {0 0 0};
    %delay 100, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../src/testbenchs/tests/processor/data_memory_test.v";
    "../src/modules/processor/data_memory.v";
