// Seed: 3535348993
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  wand id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output tri1 id_2,
    inout wor id_3,
    input tri id_4,
    input supply1 id_5
);
  assign id_2 = 1'b0;
  supply0 id_7 = id_1;
  always @(posedge id_7) id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.type_4 = 0;
  wire id_8;
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3
    , id_8,
    input wand id_4,
    input uwire id_5,
    output uwire id_6
);
  assign id_1 = id_8++;
  xnor primCall (id_6, id_2, id_4, id_8, id_3);
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
