{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.254
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.19999999999999998,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.21,
        0.25,
        0.3,
        0.4,
        0.5
      ],
      "via_dimensions": [],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "GfxV9990.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "POWER",
        "nets": [
          "+5V",
          "+5VA",
          "GND",
          "GNDA"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.4,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SIGNAL",
        "nets": [
          "/A1",
          "/A2",
          "/A3",
          "/A4",
          "/A5",
          "/A6",
          "/A7",
          "/CPU_CLK",
          "/D0",
          "/D1",
          "/D2",
          "/D3",
          "/D4",
          "/D5",
          "/D6",
          "/D7",
          "/LED",
          "/R~{W}",
          "/VDP/B",
          "/VDP/G",
          "/VDP/R",
          "/VDP/V0A0",
          "/VDP/V0A1",
          "/VDP/V0A2",
          "/VDP/V0A3",
          "/VDP/V0A4",
          "/VDP/V0A5",
          "/VDP/V0A6",
          "/VDP/V0A7",
          "/VDP/V0A8",
          "/VDP/V0D0",
          "/VDP/V0D1",
          "/VDP/V0D2",
          "/VDP/V0D3",
          "/VDP/V0D4",
          "/VDP/V0D5",
          "/VDP/V0D6",
          "/VDP/V0D7",
          "/VDP/V0S0",
          "/VDP/V0S1",
          "/VDP/V0S2",
          "/VDP/V0S3",
          "/VDP/V0S4",
          "/VDP/V0S5",
          "/VDP/V0S6",
          "/VDP/V0S7",
          "/VDP/V1A0",
          "/VDP/V1A1",
          "/VDP/V1A2",
          "/VDP/V1A3",
          "/VDP/V1A4",
          "/VDP/V1A5",
          "/VDP/V1A6",
          "/VDP/V1A7",
          "/VDP/V1A8",
          "/VDP/V1D0",
          "/VDP/V1D1",
          "/VDP/V1D2",
          "/VDP/V1D3",
          "/VDP/V1D4",
          "/VDP/V1D5",
          "/VDP/V1D6",
          "/VDP/V1D7",
          "/VDP/V1S0",
          "/VDP/V1S1",
          "/VDP/V1S2",
          "/VDP/V1S3",
          "/VDP/V1S4",
          "/VDP/V1S5",
          "/VDP/V1S6",
          "/VDP/V1S7",
          "/VDP/~{CSYNC}",
          "/Video/AUDIO_L",
          "/Video/AUDIO_R",
          "/Video/BOUT",
          "/Video/COUT",
          "/Video/CVOUT",
          "/Video/GOUT",
          "/Video/PAL_CLK",
          "/Video/ROUT",
          "/Video/SYNCOUT",
          "/Video/YOUT",
          "/~{CS_DATA}",
          "/~{CS_REG}",
          "/~{DTACK}",
          "/~{IRQ}",
          "/~{LDS}",
          "/~{RESET}",
          "/~{UDS}",
          "/~{VDPR}",
          "/~{VDPW}",
          "/~{WAIT}",
          "Net-(C11-Pad1)",
          "Net-(C12-Pad1)",
          "Net-(C13-Pad1)",
          "Net-(C14-Pad1)",
          "Net-(C15-Pad1)",
          "Net-(C16-Pad1)",
          "Net-(C17-Pad1)",
          "Net-(C17-Pad2)",
          "Net-(C20-Pad1)",
          "Net-(C21-Pad1)",
          "Net-(C4-Pad1)",
          "Net-(C5-Pad1)",
          "Net-(C6-Pad1)",
          "Net-(C7-Pad1)",
          "Net-(C8-Pad1)",
          "Net-(C9-Pad1)",
          "Net-(D1-Pad2)",
          "Net-(J1-PadA28)",
          "Net-(J1-PadC28)",
          "Net-(J2-Pad2)",
          "Net-(J2-Pad3)",
          "Net-(J2-Pad4)",
          "Net-(J2-Pad5)",
          "Net-(R10-Pad2)",
          "Net-(R11-Pad2)",
          "Net-(R12-Pad2)",
          "Net-(R13-Pad2)",
          "Net-(R14-Pad2)",
          "Net-(R22-Pad2)",
          "Net-(R23-Pad2)",
          "Net-(R24-Pad2)",
          "Net-(R7-Pad2)",
          "Net-(R8-Pad2)",
          "Net-(R9-Pad2)",
          "Net-(U5-Pad113)",
          "Net-(U5-Pad38)",
          "Net-(U5-Pad39)",
          "Net-(U5-Pad40)",
          "Net-(U5-Pad41)",
          "Net-(U5-Pad42)",
          "Net-(U5-Pad43)",
          "Net-(U5-Pad62)",
          "Net-(U5-Pad63)",
          "Net-(U5-Pad65)",
          "Net-(U5-Pad66)",
          "Net-(U5-Pad67)",
          "Net-(U5-Pad68)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.21,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "../../ddraig-libs/CAD/Boards/GfxV9990.step",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "../../ddraig-libs/Ddraig_A3.kicad_wks",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "c29dcbd0-528a-4f01-82f8-b8e6b1738ec4",
      ""
    ],
    [
      "00000000-0000-0000-0000-000060fa5bb4",
      "VDP"
    ],
    [
      "00000000-0000-0000-0000-000060f8dea9",
      "Video"
    ]
  ],
  "text_variables": {}
}
