# //  Questa Sim-64
# //  Version 2025.1_1 linux_x86_64 Feb 13 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim do 
# Start time: 20:35:04 on Aug 12,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 20:35:05 on Aug 12,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
do run.do
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 20:36:35 on Aug 12,2025
# vlog -reportprogress 300 union.sv 
# -- Compiling package union_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:36:35 on Aug 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top -sv_seed 95869 
# Start time: 20:36:37 on Aug 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.union_sv_unit(fast)
# Loading work.top(fast)
# pkt.sof=ef
# pkt.da=345678abcdef
# pkt.count=78abcdef
# pkt.preamble=12345678abcdcd
