{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 23:58:53 2021 " "Info: Processing started: Sun Jun 27 23:58:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MasterSlave_SR_FF -c MasterSlave_SR_FF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MasterSlave_SR_FF -c MasterSlave_SR_FF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst8~1 " "Warning: Node \"inst8~1\" is a latch" {  } { { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "inst5 " "Warning: Node \"inst5\"" {  } { { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 144 488 552 192 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 144 488 552 192 "inst5" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cp " "Info: Assuming node \"Cp\" is a latch enable. Will not compute fmax for this pin." {  } { { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 248 136 304 264 "Cp" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst8~1 S Cp 5.167 ns register " "Info: tsu for register \"inst8~1\" (data pin = \"S\", clock pin = \"Cp\") is 5.167 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.388 ns + Longest pin register " "Info: + Longest pin to register delay is 6.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns S 1 PIN PIN_AB8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 3; PIN Node = 'S'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 64 136 304 80 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.923 ns) 5.780 ns inst5 2 COMB LOOP LCCOMB_X25_Y26_N22 5 " "Info: 2: + IC(0.000 ns) + CELL(4.923 ns) = 5.780 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 5; COMB LOOP Node = 'inst5'" { { "Info" "ITDB_PART_OF_SCC" "inst5 LCCOMB_X25_Y26_N22 " "Info: Loc. = LCCOMB_X25_Y26_N22; Node \"inst5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 144 488 552 192 "inst5" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { S inst5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.346 ns) 6.388 ns inst8~1 3 REG LCCOMB_X25_Y26_N16 2 " "Info: 3: + IC(0.262 ns) + CELL(0.346 ns) = 6.388 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst5 inst8~1 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.126 ns ( 95.90 % ) " "Info: Total cell delay = 6.126 ns ( 95.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.262 ns ( 4.10 % ) " "Info: Total interconnect delay = 0.262 ns ( 4.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { S inst5 inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { S {} S~combout {} inst5 {} inst8~1 {} } { 0.000ns 0.000ns 0.000ns 0.262ns } { 0.000ns 0.857ns 4.923ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.686 ns + " "Info: + Micro setup delay of destination is 0.686 ns" {  } { { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cp destination 1.907 ns - Shortest register " "Info: - Shortest clock path from clock \"Cp\" to destination register is 1.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Cp 1 CLK PIN_E4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cp } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 248 136 304 264 "Cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.053 ns) 1.907 ns inst8~1 2 REG LCCOMB_X25_Y26_N16 2 " "Info: 2: + IC(1.034 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Cp inst8~1 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.873 ns ( 45.78 % ) " "Info: Total cell delay = 0.873 ns ( 45.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 54.22 % ) " "Info: Total interconnect delay = 1.034 ns ( 54.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Cp inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.907 ns" { Cp {} Cp~combout {} inst8~1 {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.820ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { S inst5 inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.388 ns" { S {} S~combout {} inst5 {} inst8~1 {} } { 0.000ns 0.000ns 0.000ns 0.262ns } { 0.000ns 0.857ns 4.923ns 0.346ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Cp inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.907 ns" { Cp {} Cp~combout {} inst8~1 {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.820ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cp Q_Bar inst8~1 6.079 ns register " "Info: tco from clock \"Cp\" to destination pin \"Q_Bar\" through register \"inst8~1\" is 6.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cp source 1.907 ns + Longest register " "Info: + Longest clock path from clock \"Cp\" to source register is 1.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Cp 1 CLK PIN_E4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cp } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 248 136 304 264 "Cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.053 ns) 1.907 ns inst8~1 2 REG LCCOMB_X25_Y26_N16 2 " "Info: 2: + IC(1.034 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Cp inst8~1 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.873 ns ( 45.78 % ) " "Info: Total cell delay = 0.873 ns ( 45.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 54.22 % ) " "Info: Total interconnect delay = 1.034 ns ( 54.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Cp inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.907 ns" { Cp {} Cp~combout {} inst8~1 {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.820ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.172 ns + Longest register pin " "Info: + Longest register to pin delay is 4.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8~1 1 REG LCCOMB_X25_Y26_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8~1 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.366 ns) 0.633 ns inst9 2 COMB LCCOMB_X25_Y26_N18 1 " "Info: 2: + IC(0.267 ns) + CELL(0.366 ns) = 0.633 ns; Loc. = LCCOMB_X25_Y26_N18; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst8~1 inst9 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 144 768 832 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(2.104 ns) 4.172 ns Q_Bar 3 PIN PIN_J8 0 " "Info: 3: + IC(1.435 ns) + CELL(2.104 ns) = 4.172 ns; Loc. = PIN_J8; Fanout = 0; PIN Node = 'Q_Bar'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.539 ns" { inst9 Q_Bar } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 160 896 1072 176 "Q_Bar" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.470 ns ( 59.20 % ) " "Info: Total cell delay = 2.470 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 40.80 % ) " "Info: Total interconnect delay = 1.702 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { inst8~1 inst9 Q_Bar } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { inst8~1 {} inst9 {} Q_Bar {} } { 0.000ns 0.267ns 1.435ns } { 0.000ns 0.366ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Cp inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.907 ns" { Cp {} Cp~combout {} inst8~1 {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.820ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { inst8~1 inst9 Q_Bar } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.172 ns" { inst8~1 {} inst9 {} Q_Bar {} } { 0.000ns 0.267ns 1.435ns } { 0.000ns 0.366ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S Y_Bar 10.163 ns Longest " "Info: Longest tpd from source pin \"S\" to destination pin \"Y_Bar\" is 10.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns S 1 PIN PIN_AB8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 3; PIN Node = 'S'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 64 136 304 80 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.923 ns) 5.780 ns inst5 2 COMB LOOP LCCOMB_X25_Y26_N22 5 " "Info: 2: + IC(0.000 ns) + CELL(4.923 ns) = 5.780 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 5; COMB LOOP Node = 'inst5'" { { "Info" "ITDB_PART_OF_SCC" "inst5 LCCOMB_X25_Y26_N22 " "Info: Loc. = LCCOMB_X25_Y26_N22; Node \"inst5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 144 488 552 192 "inst5" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { S inst5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(2.046 ns) 10.163 ns Y_Bar 3 PIN PIN_AB10 0 " "Info: 3: + IC(2.337 ns) + CELL(2.046 ns) = 10.163 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'Y_Bar'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { inst5 Y_Bar } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 256 704 880 272 "Y_Bar" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.826 ns ( 77.00 % ) " "Info: Total cell delay = 7.826 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.337 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.337 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { S inst5 Y_Bar } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { S {} S~combout {} inst5 {} Y_Bar {} } { 0.000ns 0.000ns 0.000ns 2.337ns } { 0.000ns 0.857ns 4.923ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst8~1 Cp Cp -3.705 ns register " "Info: th for register \"inst8~1\" (data pin = \"Cp\", clock pin = \"Cp\") is -3.705 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cp destination 1.907 ns + Longest register " "Info: + Longest clock path from clock \"Cp\" to destination register is 1.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Cp 1 CLK PIN_E4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cp } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 248 136 304 264 "Cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.053 ns) 1.907 ns inst8~1 2 REG LCCOMB_X25_Y26_N16 2 " "Info: 2: + IC(1.034 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Cp inst8~1 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.873 ns ( 45.78 % ) " "Info: Total cell delay = 0.873 ns ( 45.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 54.22 % ) " "Info: Total interconnect delay = 1.034 ns ( 54.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Cp inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.907 ns" { Cp {} Cp~combout {} inst8~1 {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.820ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.612 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Cp 1 CLK PIN_E4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E4; Fanout = 5; CLK Node = 'Cp'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cp } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 248 136 304 264 "Cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.184 ns) 5.004 ns inst5 2 COMB LOOP LCCOMB_X25_Y26_N22 5 " "Info: 2: + IC(0.000 ns) + CELL(4.184 ns) = 5.004 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 5; COMB LOOP Node = 'inst5'" { { "Info" "ITDB_PART_OF_SCC" "inst5 LCCOMB_X25_Y26_N22 " "Info: Loc. = LCCOMB_X25_Y26_N22; Node \"inst5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 144 488 552 192 "inst5" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { Cp inst5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.346 ns) 5.612 ns inst8~1 3 REG LCCOMB_X25_Y26_N16 2 " "Info: 3: + IC(0.262 ns) + CELL(0.346 ns) = 5.612 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 2; REG Node = 'inst8~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst5 inst8~1 } "NODE_NAME" } } { "MasterSlave_SR_FF.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/MasterSlave_SRFF/MasterSlave_SR_FF.bdf" { { 56 768 832 104 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.350 ns ( 95.33 % ) " "Info: Total cell delay = 5.350 ns ( 95.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.262 ns ( 4.67 % ) " "Info: Total interconnect delay = 0.262 ns ( 4.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { Cp inst5 inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.612 ns" { Cp {} Cp~combout {} inst5 {} inst8~1 {} } { 0.000ns 0.000ns 0.000ns 0.262ns } { 0.000ns 0.820ns 4.184ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Cp inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.907 ns" { Cp {} Cp~combout {} inst8~1 {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.820ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { Cp inst5 inst8~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.612 ns" { Cp {} Cp~combout {} inst5 {} inst8~1 {} } { 0.000ns 0.000ns 0.000ns 0.262ns } { 0.000ns 0.820ns 4.184ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 23:58:54 2021 " "Info: Processing ended: Sun Jun 27 23:58:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
