Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May  4 14:15:16 2019
| Host         : Asus-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file transmitter_control_sets_placed.rpt
| Design       : transmitter
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+-------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+-------------------+------------------+----------------+
|  clk_in_IBUF_BUFG             |               |                   |                2 |              2 |
|  temp_clk_out_in_reg_n_0_BUFG |               | y[127][7]_i_1_n_0 |                3 |              5 |
|  clk_in_IBUF_BUFG             |               | temp_clk_out      |                4 |             15 |
|  temp_clk_out_in_reg_n_0_BUFG |               | y[160]            |                8 |             17 |
|  temp_clk_out_in_reg_n_0_BUFG |               |                   |               13 |             25 |
|  clk                          |               |                   |               13 |             26 |
+-------------------------------+---------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 5      |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


