-- VHDL for IBM SMS ALD page 13.65.05.1
-- Title: E CH STATUS SAMPLE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/6/2020 8:34:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_65_05_1_E_CH_STATUS_SAMPLE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		MS_E_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_E_CH_INT_END_OF_TRANSFER:	 in STD_LOGIC;
		PS_LOGIC_GATE_Z:	 in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		MS_PROGRAM_RESET_2:	 in STD_LOGIC;
		MS_RECOVER_LATCH_STAR_1311:	 in STD_LOGIC;
		PS_GT_OFF_E_CH_ST_SPL_DLY:	 in STD_LOGIC;
		MS_E_CH_INT_END_OF_XFER_DELAYED:	 out STD_LOGIC;
		PS_E_CH_INT_END_OF_TRF_DELAYED:	 out STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B:	 out STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B:	 out STD_LOGIC;
		PS_E_CH_SECOND_SAMPLE_B:	 out STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY:	 out STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B_DELAY:	 out STD_LOGIC);
end ALD_13_65_05_1_E_CH_STATUS_SAMPLE_ACC;

architecture behavioral of ALD_13_65_05_1_E_CH_STATUS_SAMPLE_ACC is 

	signal OUT_5A_E: STD_LOGIC;
	signal OUT_5A_E_Latch: STD_LOGIC;
	signal OUT_4A_F: STD_LOGIC;
	signal OUT_4A_F_Latch: STD_LOGIC;
	signal OUT_3A_L: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_R: STD_LOGIC;
	signal OUT_3C_H: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_2C_B: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_3F_B: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_5H_K: STD_LOGIC;
	signal OUT_3H_F: STD_LOGIC;
	signal OUT_3H_B: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;
	signal OUT_DOT_3I: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;

begin

	OUT_5A_E_Latch <= NOT(MS_E_CH_RESET AND OUT_4A_F AND MS_E_CH_END_OF_2ND_ADDR_TRF );
	OUT_4A_F_Latch <= NOT(OUT_5A_E AND OUT_5B_NoPin );
	OUT_3A_L <= OUT_4A_F;
	OUT_5B_NoPin <= NOT(PS_E_CH_INT_END_OF_TRANSFER AND PS_LOGIC_GATE_Z );
	OUT_4B_G <= NOT(PS_LOGIC_GATE_Z AND OUT_2F_D );
	OUT_5C_C <= NOT(OUT_2C_B AND OUT_4A_F AND PS_E_CH_EXT_END_OF_TRANSFER );
	OUT_4C_R <= NOT(OUT_DOT_5C );

	SMS_DEZ_3C: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_4C_R,	-- Pin A
		ACSET => OUT_5F_C,	-- Pin G
		GATEOFF => OUT_2D_C,	-- Pin F
		DCRFORCE => OUT_3E_G,	-- Pin W
		OUTON => OUT_3C_H,
		OUTOFF => OUT_3C_E,
		DCRESET => OPEN );

	OUT_2C_B <= NOT OUT_3C_H;

	SMS_AEK_2D: entity SMS_AEK
	    port map (
		IN1 => OUT_3C_E,	-- Pin D
		OUT1 => OUT_2D_C,
		IN2 => OPEN );

	OUT_3E_G <= NOT(PS_E_CH_IN_PROCESS );
	OUT_5F_C <= NOT PS_2ND_CLOCK_PULSE_2;

	SMS_DEY_3F: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_2D_C,	-- Pin K
		ACSET => OUT_5F_C,	-- Pin H
		GATEOFF => OUT_2C_B,	-- Pin E
		ACRESET => OUT_5F_C,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_2,	-- Pin P
		OUTON => OUT_3F_F,
		OUTOFF => OUT_3F_B,
		GROUND => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN );

	OUT_2F_D <= NOT OUT_3F_F;
	OUT_2G_C <= NOT OUT_3F_B;
	OUT_5H_K <= NOT(MS_RECOVER_LATCH_STAR_1311 );

	SMS_DEY_3H: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET => OUT_5F_C,	-- Pin H
		GATEON => OUT_2G_C,	-- Pin K
		ACRESET => OUT_5F_C,	-- Pin A
		GATEOFF => OUT_2F_D,	-- Pin E
		DCRESET => MS_PROGRAM_RESET_2,	-- Pin P
		OUTON => OUT_3H_F,
		OUTOFF => OUT_3H_B,
		GROUND => OPEN,
		DCRFORCE => OPEN,
		DCSFORCE => OPEN );

	OUT_2H_D <= NOT OUT_3H_F;
	OUT_2I_C <= NOT OUT_DOT_3I;
	OUT_DOT_5C <= OUT_4B_G OR OUT_5C_C;
	OUT_DOT_3I <= OUT_3H_B OR PS_GT_OFF_E_CH_ST_SPL_DLY;
	OUT_DOT_1H <= OUT_5H_K OR OUT_2H_D;

	MS_E_CH_INT_END_OF_XFER_DELAYED <= OUT_5A_E;
	PS_E_CH_INT_END_OF_TRF_DELAYED <= OUT_3A_L;
	MS_E_CH_STATUS_SAMPLE_B <= OUT_2C_B;
	PS_E_CH_STATUS_SAMPLE_B <= OUT_2D_C;
	PS_E_CH_SECOND_SAMPLE_B <= OUT_2G_C;
	PS_E_CH_STATUS_SAMPLE_B_DELAY <= OUT_2I_C;
	MS_E_CH_STATUS_SAMPLE_B_DELAY <= OUT_DOT_1H;

	Latch_5A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5A_E_Latch,
		Q => OUT_5A_E,
		QBar => OPEN );

	Latch_4A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4A_F_Latch,
		Q => OUT_4A_F,
		QBar => OPEN );


end;
