{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696338978502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696338978512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 10:16:18 2023 " "Processing started: Tue Oct 03 10:16:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696338978512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338978512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338978512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696338979647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696338979647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991708 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(545) " "Verilog HDL Module Instantiation warning at mainmodule.v(545): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 545 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696338991756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderline.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderline " "Found entity 1: decoderline" {  } { { "decoderline.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/decoderline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex21to7.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex21to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex21to7 " "Found entity 1: multiplex21to7" {  } { { "multiplex21to7.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex21to7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayselector " "Found entity 1: displayselector" {  } { { "displayselector.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/displayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower18clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower18clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower18clockdivider " "Found entity 1: binpower18clockdivider" {  } { { "binpower18clockdivider.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower4buttonbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower4buttonbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower4buttonbouncer " "Found entity 1: binpower4buttonbouncer" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex140to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex140to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex140to35 " "Found entity 1: multiplex140to35" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bselector.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bselector " "Found entity 1: bin2bselector" {  } { { "bin2bselector.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin2bselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex70to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex70to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex70to35 " "Found entity 1: multiplex70to35" {  } { { "multiplex70to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin6switchregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bin6switchregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin6switchregister " "Found entity 1: bin6switchregister" {  } { { "bin6switchregister.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin6switchregister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonenabler.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonenabler.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonenabler " "Found entity 1: buttonenabler" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(24) " "Verilog HDL Implicit Net warning at shipgunner.v(24): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(24) " "Verilog HDL Implicit Net warning at shipgunner.v(24): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(31) " "Verilog HDL Implicit Net warning at shipgunner.v(31): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matchlastwire mainmodule.v(481) " "Verilog HDL Implicit Net warning at mainmodule.v(481): created implicit net for \"matchlastwire\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 481 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit0 binpower4buttonbouncer.v(25) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(25): created implicit net for \"Nconditionbit0\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit1 binpower4buttonbouncer.v(26) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(26): created implicit net for \"Nconditionbit1\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit2 binpower4buttonbouncer.v(27) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(27): created implicit net for \"Nconditionbit2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit3 binpower4buttonbouncer.v(28) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(28): created implicit net for \"Nconditionbit3\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "togglecondition2 binpower4buttonbouncer.v(35) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(35): created implicit net for \"togglecondition2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex140to35.v(129) " "Verilog HDL Implicit Net warning at multiplex140to35.v(129): created implicit net for \"bitsel0\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex140to35.v(130) " "Verilog HDL Implicit Net warning at multiplex140to35.v(130): created implicit net for \"bitsel1\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel2 multiplex140to35.v(131) " "Verilog HDL Implicit Net warning at multiplex140to35.v(131): created implicit net for \"bitsel2\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel3 multiplex140to35.v(132) " "Verilog HDL Implicit Net warning at multiplex140to35.v(132): created implicit net for \"bitsel3\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex70to35.v(98) " "Verilog HDL Implicit Net warning at multiplex70to35.v(98): created implicit net for \"bitsel0\"" {  } { { "multiplex70to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex70to35.v(99) " "Verilog HDL Implicit Net warning at multiplex70to35.v(99): created implicit net for \"bitsel1\"" {  } { { "multiplex70to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MATCHTEST bin6switchregister.v(86) " "Verilog HDL Implicit Net warning at bin6switchregister.v(86): created implicit net for \"MATCHTEST\"" {  } { { "bin6switchregister.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin6switchregister.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696338992139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower18clockdivider binpower18clockdivider:clkdiv_0 " "Elaborating entity \"binpower18clockdivider\" for hierarchy \"binpower18clockdivider:clkdiv_0\"" {  } { { "mainmodule.v" "clkdiv_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_gate binpower18clockdivider:clkdiv_0\|tff_gate:ff00 " "Elaborating entity \"tff_gate\" for hierarchy \"binpower18clockdivider:clkdiv_0\|tff_gate:ff00\"" {  } { { "binpower18clockdivider.v" "ff00" { Text "E:/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcount bin3bcount:bin3bc_0 " "Elaborating entity \"bin3bcount\" for hierarchy \"bin3bcount:bin3bc_0\"" {  } { { "mainmodule.v" "bin3bc_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonenabler buttonenabler:btnebl_0 " "Elaborating entity \"buttonenabler\" for hierarchy \"buttonenabler:btnebl_0\"" {  } { { "mainmodule.v" "btnebl_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992345 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "q buttonenabler.v(28) " "Verilog HDL Port Connection error at buttonenabler.v(28): output or inout port \"q\" must be connected to a structural net expression" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1696338992365 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "s buttonenabler.v(26) " "Verilog HDL error at buttonenabler.v(26): can't resolve reference to object \"s\"" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 26 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992414 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "r buttonenabler.v(27) " "Verilog HDL error at buttonenabler.v(27): can't resolve reference to object \"r\"" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 27 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992420 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "qbar buttonenabler.v(28) " "Verilog HDL error at buttonenabler.v(28): can't resolve reference to object \"qbar\"" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 28 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992420 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "buttonenabler:btnebl_0 " "Can't elaborate user hierarchy \"buttonenabler:btnebl_0\"" {  } { { "mainmodule.v" "btnebl_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 150 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696338992965 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 03 10:16:32 2023 " "Processing ended: Tue Oct 03 10:16:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696338992965 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696338992965 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696338992965 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338992965 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338993947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696338978502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696338978512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 10:16:18 2023 " "Processing started: Tue Oct 03 10:16:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696338978512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338978512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338978512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696338979647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696338979647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991708 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(545) " "Verilog HDL Module Instantiation warning at mainmodule.v(545): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 545 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696338991756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderline.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderline " "Found entity 1: decoderline" {  } { { "decoderline.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/decoderline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex21to7.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex21to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex21to7 " "Found entity 1: multiplex21to7" {  } { { "multiplex21to7.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex21to7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayselector " "Found entity 1: displayselector" {  } { { "displayselector.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/displayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower18clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower18clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower18clockdivider " "Found entity 1: binpower18clockdivider" {  } { { "binpower18clockdivider.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower4buttonbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower4buttonbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower4buttonbouncer " "Found entity 1: binpower4buttonbouncer" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex140to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex140to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex140to35 " "Found entity 1: multiplex140to35" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bselector.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bselector " "Found entity 1: bin2bselector" {  } { { "bin2bselector.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin2bselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex70to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex70to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex70to35 " "Found entity 1: multiplex70to35" {  } { { "multiplex70to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin6switchregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bin6switchregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin6switchregister " "Found entity 1: bin6switchregister" {  } { { "bin6switchregister.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin6switchregister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonenabler.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonenabler.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonenabler " "Found entity 1: buttonenabler" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696338991907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338991907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(24) " "Verilog HDL Implicit Net warning at shipgunner.v(24): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(24) " "Verilog HDL Implicit Net warning at shipgunner.v(24): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(31) " "Verilog HDL Implicit Net warning at shipgunner.v(31): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matchlastwire mainmodule.v(481) " "Verilog HDL Implicit Net warning at mainmodule.v(481): created implicit net for \"matchlastwire\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 481 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit0 binpower4buttonbouncer.v(25) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(25): created implicit net for \"Nconditionbit0\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit1 binpower4buttonbouncer.v(26) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(26): created implicit net for \"Nconditionbit1\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit2 binpower4buttonbouncer.v(27) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(27): created implicit net for \"Nconditionbit2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit3 binpower4buttonbouncer.v(28) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(28): created implicit net for \"Nconditionbit3\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "togglecondition2 binpower4buttonbouncer.v(35) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(35): created implicit net for \"togglecondition2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex140to35.v(129) " "Verilog HDL Implicit Net warning at multiplex140to35.v(129): created implicit net for \"bitsel0\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex140to35.v(130) " "Verilog HDL Implicit Net warning at multiplex140to35.v(130): created implicit net for \"bitsel1\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel2 multiplex140to35.v(131) " "Verilog HDL Implicit Net warning at multiplex140to35.v(131): created implicit net for \"bitsel2\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel3 multiplex140to35.v(132) " "Verilog HDL Implicit Net warning at multiplex140to35.v(132): created implicit net for \"bitsel3\"" {  } { { "multiplex140to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex70to35.v(98) " "Verilog HDL Implicit Net warning at multiplex70to35.v(98): created implicit net for \"bitsel0\"" {  } { { "multiplex70to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex70to35.v(99) " "Verilog HDL Implicit Net warning at multiplex70to35.v(99): created implicit net for \"bitsel1\"" {  } { { "multiplex70to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MATCHTEST bin6switchregister.v(86) " "Verilog HDL Implicit Net warning at bin6switchregister.v(86): created implicit net for \"MATCHTEST\"" {  } { { "bin6switchregister.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin6switchregister.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338991922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696338992139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower18clockdivider binpower18clockdivider:clkdiv_0 " "Elaborating entity \"binpower18clockdivider\" for hierarchy \"binpower18clockdivider:clkdiv_0\"" {  } { { "mainmodule.v" "clkdiv_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_gate binpower18clockdivider:clkdiv_0\|tff_gate:ff00 " "Elaborating entity \"tff_gate\" for hierarchy \"binpower18clockdivider:clkdiv_0\|tff_gate:ff00\"" {  } { { "binpower18clockdivider.v" "ff00" { Text "E:/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcount bin3bcount:bin3bc_0 " "Elaborating entity \"bin3bcount\" for hierarchy \"bin3bcount:bin3bc_0\"" {  } { { "mainmodule.v" "bin3bc_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonenabler buttonenabler:btnebl_0 " "Elaborating entity \"buttonenabler\" for hierarchy \"buttonenabler:btnebl_0\"" {  } { { "mainmodule.v" "btnebl_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992345 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "q buttonenabler.v(28) " "Verilog HDL Port Connection error at buttonenabler.v(28): output or inout port \"q\" must be connected to a structural net expression" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1696338992365 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "s buttonenabler.v(26) " "Verilog HDL error at buttonenabler.v(26): can't resolve reference to object \"s\"" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 26 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992414 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "r buttonenabler.v(27) " "Verilog HDL error at buttonenabler.v(27): can't resolve reference to object \"r\"" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 27 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992420 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "qbar buttonenabler.v(28) " "Verilog HDL error at buttonenabler.v(28): can't resolve reference to object \"qbar\"" {  } { { "buttonenabler.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/buttonenabler.v" 28 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992420 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "buttonenabler:btnebl_0 " "Can't elaborate user hierarchy \"buttonenabler:btnebl_0\"" {  } { { "mainmodule.v" "btnebl_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 150 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696338992421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696338992965 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 03 10:16:32 2023 " "Processing ended: Tue Oct 03 10:16:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696338992965 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696338992965 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696338992965 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696338992965 ""}
