WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1252134 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1252134 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 11399525 heartbeat IPC: 0.8772 cumulative IPC: 0.4927 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 10147392 cumulative IPC: 0.4927 (Simulation time: 00 hr 03 min 11 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 10147392 cumulative IPC: 0.4927 (Simulation time: 00 hr 03 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_99B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4927 instructions: 5000001 cycles: 10147392
CPU 0 Branch Prediction Accuracy: 99.15% MPKI: 2.58 Average ROB Occupancy at Mispredict: 175.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0136
BRANCH_INDIRECT: 0.0086
BRANCH_CONDITIONAL: 2.48
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0284
BRANCH_RETURN: 0.053

LLC TOTAL        ACCESS:     170232 HIT:      20054 MISS:     150178
LLC LOAD         ACCESS:     160516 HIT:      17234 MISS:     143282
LLC RFO          ACCESS:        336 HIT:         57 MISS:        279
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        940 HIT:        926 MISS:         14
LLC TRANSLATION  ACCESS:       8440 HIT:       1837 MISS:       6603
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 358.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1184007 HIT:    1086699 MISS:      97308
cpu0_DTLB LOAD         ACCESS:    1184007 HIT:    1086699 MISS:      97308
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 36.03 cycles
cpu0_ITLB TOTAL        ACCESS:      19625 HIT:      16456 MISS:       3169
cpu0_ITLB LOAD         ACCESS:      19625 HIT:      16456 MISS:       3169
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 26.97 cycles
cpu0_L1D TOTAL        ACCESS:    1456117 HIT:    1002085 MISS:     454032
cpu0_L1D LOAD         ACCESS:    1347184 HIT:     908653 MISS:     438531
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      89894 HIT:      87952 MISS:       1942
cpu0_L1D TRANSLATION  ACCESS:      19039 HIT:       5480 MISS:      13559
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 124.1 cycles
cpu0_L1I TOTAL        ACCESS:      21937 HIT:      13611 MISS:       8326
cpu0_L1I LOAD         ACCESS:      21937 HIT:      13611 MISS:       8326
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 88.71 cycles
cpu0_L2C TOTAL        ACCESS:     183306 HIT:      13994 MISS:     169312
cpu0_L2C LOAD         ACCESS:     166743 HIT:       6225 MISS:     160518
cpu0_L2C RFO          ACCESS:        734 HIT:        398 MISS:        336
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2329 HIT:       2311 MISS:         18
cpu0_L2C TRANSLATION  ACCESS:      13500 HIT:       5060 MISS:       8440
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 338.9 cycles
cpu0_STLB TOTAL        ACCESS:      25124 HIT:       7606 MISS:      17518
cpu0_STLB LOAD         ACCESS:      25124 HIT:       7606 MISS:      17518
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 223.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      87174
  ROW_BUFFER_MISS:      62904
 AVG DBUS CONGESTED CYCLE: 3.882
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        209
  FULL:        328
