// Seed: 3495234047
module module_0 (
    output wire id_0,
    input wor id_1,
    output tri id_2,
    input wor id_3,
    output wand id_4,
    input supply1 module_0,
    input tri0 id_6
);
  assign id_4 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    output tri1 id_6,
    input wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    input wire id_11,
    output supply1 id_12,
    input wand id_13,
    input uwire id_14,
    input tri1 id_15,
    input tri1 id_16,
    input tri0 id_17
);
  always @(-1) begin : LABEL_0
    id_0 <= id_14;
  end
  module_0 modCall_1 (
      id_12,
      id_16,
      id_6,
      id_2,
      id_8,
      id_13,
      id_4
  );
endmodule
