$version Generated by VerilatedVcd $end
$timescale 1us $end
 $scope module RestoringDivider $end
  $var wire 1 & clock $end
  $var wire 1 ' reset $end
  $var wire 1 ( io_in_valid $end
  $var wire 32 ) io_in_dividend [31:0] $end
  $var wire 32 * io_in_divisor [31:0] $end
  $var wire 1 + io_out_ready $end
  $var wire 32 , io_out_quotient [31:0] $end
  $var wire 32 - io_out_remainder [31:0] $end
  $scope module RestoringDivider $end
   $var wire 1 & clock $end
   $var wire 1 ' reset $end
   $var wire 1 ( io_in_valid $end
   $var wire 32 ) io_in_dividend [31:0] $end
   $var wire 32 * io_in_divisor [31:0] $end
   $var wire 1 + io_out_ready $end
   $var wire 32 , io_out_quotient [31:0] $end
   $var wire 32 - io_out_remainder [31:0] $end
   $var wire 32 # quotientReg [31:0] $end
   $var wire 32 $ remainderReg [31:0] $end
   $var wire 2 % state [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00 %
0&
1'
0(
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
0+
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
#2
1&
#3
0&
#4
1&
#5
0&
#6
1&
#7
0&
#8
1&
#9
0&
#10
1&
#11
0&
#12
1&
#13
0&
#14
1&
#15
0&
#16
1&
#17
0&
#18
1&
#19
0&
#20
1&
#21
0&
0'
1(
b00000000000000000000000000000110 )
b00000000000000000000000000000011 *
#22
b00000000000000000000000000000110 $
b01 %
1&
b00000000000000000000000000000110 -
#23
0&
#24
b10 %
1&
1+
