Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri May 27 17:18:29 2022
| Host         : ALIENWARE-M15-UDRC running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1537 |     0 |    230400 |  0.67 |
|   LUT as Logic             | 1405 |     0 |    230400 |  0.61 |
|   LUT as Memory            |  132 |     0 |    101760 |  0.13 |
|     LUT as Distributed RAM |   64 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 2681 |     0 |    460800 |  0.58 |
|   Register as Flip Flop    | 2681 |     0 |    460800 |  0.58 |
|   Register as Latch        |    0 |     0 |    460800 |  0.00 |
| CARRY8                     |   25 |     0 |     28800 |  0.09 |
| F7 Muxes                   |    2 |     0 |    115200 | <0.01 |
| F8 Muxes                   |    0 |     0 |     57600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     28800 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 80    |          Yes |           - |          Set |
| 342   |          Yes |           - |        Reset |
| 24    |          Yes |         Set |            - |
| 2235  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  413 |     0 |     28800 |  1.43 |
|   CLBL                                     |  196 |     0 |           |       |
|   CLBM                                     |  217 |     0 |           |       |
| LUT as Logic                               | 1405 |     0 |    230400 |  0.61 |
|   using O5 output only                     |   67 |       |           |       |
|   using O6 output only                     | 1115 |       |           |       |
|   using O5 and O6                          |  223 |       |           |       |
| LUT as Memory                              |  132 |     0 |    101760 |  0.13 |
|   LUT as Distributed RAM                   |   64 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   64 |       |           |       |
|   LUT as Shift Register                    |   68 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   36 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
| CLB Registers                              | 2681 |     0 |    460800 |  0.58 |
|   Register driven from within the CLB      | 1146 |       |           |       |
|   Register driven from outside the CLB     | 1535 |       |           |       |
|     LUT in front of the register is unused | 1157 |       |           |       |
|     LUT in front of the register is used   |  378 |       |           |       |
| Unique Control Sets                        |  182 |       |     57600 |  0.32 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       312 |  0.16 |
|   RAMB36/FIFO*    |    0 |     0 |       312 |  0.00 |
|   RAMB18          |    1 |     0 |       624 |  0.16 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   13 |    13 |       360 |  3.61 |
| HPIOB_M          |    6 |     6 |       144 |  4.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    7 |     7 |       144 |  4.86 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    2 |     0 |       208 |  0.96 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2235 |            Register |
| LUT6       |  558 |                 CLB |
| FDCE       |  342 |            Register |
| LUT3       |  308 |                 CLB |
| LUT4       |  275 |                 CLB |
| LUT5       |  217 |                 CLB |
| LUT2       |  216 |                 CLB |
| RAMD32     |  112 |                 CLB |
| FDPE       |   80 |            Register |
| SRLC32E    |   54 |                 CLB |
| LUT1       |   54 |                 CLB |
| SRL16E     |   44 |                 CLB |
| CARRY8     |   25 |                 CLB |
| FDSE       |   24 |            Register |
| RAMS32     |   16 |                 CLB |
| OBUF       |    8 |                 I/O |
| IBUFCTRL   |    4 |              Others |
| INBUF      |    3 |                 I/O |
| SRLC16E    |    2 |                 CLB |
| MUXF7      |    2 |                 CLB |
| BUFGCE     |    2 |               Clock |
| RAMB18E2   |    1 |           Block Ram |
| MMCME4_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| vio_0     |    1 |
| math_rp   |    1 |
| ila_mult  |    1 |
| dbg_hub_1 |    1 |
| dbg_hub   |    1 |
| clk_wiz_0 |    1 |
+-----------+------+


