<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___d_m_a___data__transfer__direction" xml:lang="en-US">
<title>DMA Data transfer direction</title>
<indexterm><primary>DMA Data transfer direction</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1gacb2cbf03ecae6804ae4a6f60a3e37c12">DMA_PERIPH_TO_MEMORY</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</link>)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___d_m_a___data__transfer__direction_1ga0695035d725855ccf64d2d8452a33810"/>    <section>
    <title>DMA_MEMORY_TO_MEMORY</title>
<indexterm><primary>DMA_MEMORY_TO_MEMORY</primary><secondary>DMA Data transfer direction</secondary></indexterm>
<indexterm><primary>DMA Data transfer direction</primary><secondary>DMA_MEMORY_TO_MEMORY</secondary></indexterm>
<para><computeroutput>#define DMA_MEMORY_TO_MEMORY   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</link>)</computeroutput></para>
<para>Memory to memory direction 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___d_m_a___data__transfer__direction_1ga9e76fc559a2d5c766c969e6e921b1ee9"/>    <section>
    <title>DMA_MEMORY_TO_PERIPH</title>
<indexterm><primary>DMA_MEMORY_TO_PERIPH</primary><secondary>DMA Data transfer direction</secondary></indexterm>
<indexterm><primary>DMA Data transfer direction</primary><secondary>DMA_MEMORY_TO_PERIPH</secondary></indexterm>
<para><computeroutput>#define DMA_MEMORY_TO_PERIPH   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</link>)</computeroutput></para>
<para>Memory to peripheral direction </para>
    </section><anchor xml:id="_group___d_m_a___data__transfer__direction_1gacb2cbf03ecae6804ae4a6f60a3e37c12"/>    <section>
    <title>DMA_PERIPH_TO_MEMORY</title>
<indexterm><primary>DMA_PERIPH_TO_MEMORY</primary><secondary>DMA Data transfer direction</secondary></indexterm>
<indexterm><primary>DMA Data transfer direction</primary><secondary>DMA_PERIPH_TO_MEMORY</secondary></indexterm>
<para><computeroutput>#define DMA_PERIPH_TO_MEMORY   0x00000000U</computeroutput></para>
<para>Peripheral to memory direction </para>
</section>
</section>
</section>
