Path: news.gmane.org!not-for-mail
From: Jiang Liu <liuj97@gmail.com>
Newsgroups: gmane.linux.kernel,gmane.linux.kernel.pci
Subject: [PATCH v3 23/32] PCI/atl1c: use PCIe capabilities access functions to simplify implementation
Date: Wed,  1 Aug 2012 23:54:28 +0800
Lines: 26
Approved: news@gmane.org
Message-ID: <1343836477-7287-24-git-send-email-jiang.liu@huawei.com>
References: <1343836477-7287-1-git-send-email-jiang.liu@huawei.com>
NNTP-Posting-Host: plane.gmane.org
X-Trace: dough.gmane.org 1343836954 21632 80.91.229.3 (1 Aug 2012 16:02:34 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Wed, 1 Aug 2012 16:02:34 +0000 (UTC)
Cc: Jiang Liu <jiang.liu@huawei.com>, Yinghai Lu <yinghai@kernel.org>,
	Taku Izumi <izumi.taku@jp.fujitsu.com>,
	"Rafael J . Wysocki" <rjw@sisk.pl>,
	Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
	Yijing Wang <wangyijing@huawei.com>,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	Jiang Liu <liuj97@gmail.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
	Don Dutile <ddutile@redhat.com>,
	Jay Cliburn <jcliburn@gmail.com>,
	Chris Snook <chris.snook@gmail.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Wed Aug 01 18:02:31 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1SwbNU-0006LJ-Bh
	for glk-linux-kernel-3@plane.gmane.org; Wed, 01 Aug 2012 18:02:28 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751980Ab2HAQCU (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Wed, 1 Aug 2012 12:02:20 -0400
Original-Received: from mail-pb0-f46.google.com ([209.85.160.46]:61939 "EHLO
	mail-pb0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1756036Ab2HAP67 (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Wed, 1 Aug 2012 11:58:59 -0400
Original-Received: by mail-pb0-f46.google.com with SMTP id rp8so1286503pbb.19
        for <multiple recipients>; Wed, 01 Aug 2012 08:58:58 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20120113;
        h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references;
        bh=PcI9gFcMofhZAKPAJap3WLHyZ/BYDv5MT/QuTqPZIVw=;
        b=Q4goCuKZEMlVqX4Tn85Ggso/1G8Ee5t6AEIUBaL4f3BsEslJ1v+zA9fXvX5Ss5PRkP
         rEz9mPkD1jiORv342Aa52ZJw8U59Gwd7Qb2upuW8bXSkzQS3g0t3Wpgy/Du85v66Ael5
         KrpXd20EaWhIqoO3UBDM1Ws994j2YzgrEkN6hJlh4qnVyKMB/g0XIFBEAamvKj8EGbzs
         Z+dzmiopEOddF7u17Ow2dLCdaihCTIKUK2P0XwIHuUzYuyn0mRsFp9ewz6GMP+/R36dJ
         pbRcBKGC8/KCF/WVcDYsoaaReJn1wGXSTYs+3JdoQmWWM0zow1cYPdlOOxBnhppfb/US
         Gvkw==
Original-Received: by 10.68.138.169 with SMTP id qr9mr53118416pbb.27.1343836738904;
        Wed, 01 Aug 2012 08:58:58 -0700 (PDT)
Original-Received: from localhost.localdomain ([58.250.81.2])
        by mx.google.com with ESMTPS id pe8sm2816231pbc.76.2012.08.01.08.58.49
        (version=TLSv1/SSLv3 cipher=OTHER);
        Wed, 01 Aug 2012 08:58:57 -0700 (PDT)
X-Mailer: git-send-email 1.7.9.5
In-Reply-To: <1343836477-7287-1-git-send-email-jiang.liu@huawei.com>
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1336436 gmane.linux.kernel.pci:16792
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1336436>

From: Jiang Liu <jiang.liu@huawei.com>

Use PCIe capabilities access functions to simplify atl1c driver's
implementation.

Signed-off-by: Jiang Liu <liuj97@gmail.com>
---
 drivers/net/ethernet/atheros/atl1c/atl1c_main.c |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/net/ethernet/atheros/atl1c/atl1c_main.c b/drivers/net/ethernet/atheros/atl1c/atl1c_main.c
index 9cc1570..1b7e1ff 100644
--- a/drivers/net/ethernet/atheros/atl1c/atl1c_main.c
+++ b/drivers/net/ethernet/atheros/atl1c/atl1c_main.c
@@ -149,7 +149,7 @@ static void atl1c_reset_pcie(struct atl1c_hw *hw, u32 flag)
 	data &= ~(PCI_ERR_UNC_DLP | PCI_ERR_UNC_FCP);
 	pci_write_config_dword(pdev, pos + PCI_ERR_UNCOR_SEVER, data);
 	/* clear error status */
-	pci_write_config_word(pdev, pci_pcie_cap(pdev) + PCI_EXP_DEVSTA,
+	pci_pcie_capability_write_word(pdev, PCI_EXP_DEVSTA,
 			PCI_EXP_DEVSTA_NFED |
 			PCI_EXP_DEVSTA_FED |
 			PCI_EXP_DEVSTA_CED |
-- 
1.7.9.5

