<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>
defines: 
time_elapsed: 2.028s
ram usage: 40576 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbeyhhycj/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:2</a>: No timescale set for &#34;test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:15</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:15</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:2</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:15</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_main of type 32 (module) @ 15
Object:  of type 40 (param_assign) @ 17
Object: width of type 41 (parameter) @ 17
Object:  of type 7 (constant) @ 17
Object:  of type 24 (initial) @ 0
Object: work_main of type 4 (begin) @ 28
Object:  of type 3 (assignment) @ 29
Object:  of type 7 (constant) @ 29
Object: clk of type 608 (ref_obj) @ 29
Object:  of type 3 (assignment) @ 30
Object:  of type 7 (constant) @ 30
Object: data of type 106 (bit_select) @ 30
Object:  of type 7 (constant) @ 30
Object:  of type 3 (assignment) @ 31
Object:  of type 7 (constant) @ 31
Object: data of type 106 (bit_select) @ 31
Object:  of type 7 (constant) @ 31
Object:  of type 3 (assignment) @ 32
Object:  of type 7 (constant) @ 32
Object: data of type 106 (bit_select) @ 32
Object:  of type 7 (constant) @ 32
Object:  of type 3 (assignment) @ 33
Object:  of type 7 (constant) @ 33
Object: data of type 106 (bit_select) @ 33
Object:  of type 7 (constant) @ 33
Object:  of type 3 (assignment) @ 34
Object:  of type 7 (constant) @ 34
Object: addr of type 608 (ref_obj) @ 34
Object: work_main of type 15 (for_stmt) @ 36
Object:  of type 2 (assign_stmt) @ 0
Object:  of type 7 (constant) @ 36
Object: work_main of type 3007 (logic_var) @ 36
Object:  of type 39 (operation) @ 36
Object: idx of type 608 (ref_obj) @ 36
Object:  of type 7 (constant) @ 36
Object:  of type 39 (operation) @ 36
Object: idx of type 608 (ref_obj) @ 36
%Error: Internal Error: ../V3Ast.cpp:354: Null item passed to setOp2p
                        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>