/*
 * VARCem	Virtual ARchaeological Computer EMulator.
 *		An emulator of (mostly) x86-based PC systems and devices,
 *		using the ISA,EISA,VLB,MCA  and PCI system buses, roughly
 *		spanning the era between 1981 and 1995.
 *
 *		This file is part of the VARCem Project.
 *
 *		87C716 'SDAC' true colour RAMDAC emulation.
 *
 * Version:	@(#)vid_sdac_ramdac.c	1.0.10	2020/02/07
 *
 * Authors:	Fred N. van Kempen, <decwiz@yahoo.com>
 *		Miran Grca, <mgrca8@gmail.com>
 *		Sarah Walker, <tommowalker@tommowalker.co.uk>
 *
 *		Copyright 2017-2020 Fred N. van Kempen.
 *		Copyright 2016-2018 Miran Grca.
 *		Copyright 2008-2018 Sarah Walker.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free  Software  Foundation; either  version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is  distributed in the hope that it will be useful, but
 * WITHOUT   ANY  WARRANTY;  without  even   the  implied  warranty  of
 * MERCHANTABILITY  or FITNESS  FOR A PARTICULAR  PURPOSE. See  the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the:
 *
 *   Free Software Foundation, Inc.
 *   59 Temple Place - Suite 330
 *   Boston, MA 02111-1307
 *   USA.
 */
#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include <stdlib.h>
#include <wchar.h>
#include <86box/86box.h>
#include <86box/timer.h>
#include <86box/mem.h>
#include <86box/device.h>
#include <86box/plat.h>
#include <86box/video.h>
#include <86box/vid_svga.h>
#include <86box/vid_sdac_ramdac.h>


static void
sdac_control_write(sdac_ramdac_t *dev, svga_t *svga, uint8_t val)
{
    dev->command = val;

    switch (val & 0xf0) {
	case 0x20: case 0x30: case 0x80: case 0xa0:
		svga->bpp = 15;
		break;
	case 0x40: case 0x90: case 0xe0:
		svga->bpp = 24;
		break;
	case 0x50: case 0x60: case 0xc0:
		svga->bpp = 16;
		break;
	case 0x70:
		svga->bpp = 32;
		break;
	case 0x00: case 0x10: default:
		svga->bpp = 8;
		break;
    }
}


static void
sdac_reg_write(sdac_ramdac_t *dev, int reg, uint8_t val)
{
    if ((reg >= 2 && reg <= 7) || (reg == 0xa) || (reg == 0xe)) {
	if (!dev->reg_ff)
		dev->regs[reg] = (dev->regs[reg] & 0xff00) | val;
	else
		dev->regs[reg] = (dev->regs[reg] & 0x00ff) | (val << 8);
    }
    dev->reg_ff = !dev->reg_ff;
    if (!dev->reg_ff)
	dev->windex++;
}


static uint8_t
sdac_reg_read(sdac_ramdac_t *dev, int reg)
{
    uint8_t temp;

    if (!dev->reg_ff)
	temp = dev->regs[reg] & 0xff;
    else
	temp = dev->regs[reg] >> 8;
    dev->reg_ff = !dev->reg_ff;
    if (!dev->reg_ff)
	dev->rindex++;

    return temp;
}


void
sdac_ramdac_out(uint16_t addr, int rs2, uint8_t val, sdac_ramdac_t *dev, svga_t *svga)
{
    uint8_t rs = (addr & 0x03);
    rs |= (!!rs2 << 8);

    switch (rs) {
	case 0x02:
		if (dev->magic_count == 4)
			sdac_control_write(dev, svga, val);
		/*FALLTHROUGH*/
	case 0x00:
	case 0x01:
	case 0x03:
		dev->magic_count = 0;
		break;
	case 0x04:
		dev->windex = val;
		dev->reg_ff = 0;
		break;
	case 0x05:
		sdac_reg_write(dev, dev->windex & 0xff, val);
		break;
	case 0x06:
		sdac_control_write(dev, svga, val);
		break;
	case 0x07:
		dev->rindex = val;
		dev->reg_ff = 0;
		break;
    }

    svga_out(addr, val, svga);
}


uint8_t
sdac_ramdac_in(uint16_t addr, int rs2, sdac_ramdac_t *dev, svga_t *svga)
{
    uint8_t rs = (addr & 0x03);
    rs |= (!!rs2 << 8);

    switch (rs) {
	case 0x02:
		if (dev->magic_count < 5)
			dev->magic_count++;
		if (dev->magic_count == 4)
			return 0x70; /* SDAC ID*/
		else if (dev->magic_count == 5) {
			dev->magic_count = 0;
			return dev->command;
		} else
			return svga_in(addr, svga);
		break;
	case 0x00:
	case 0x01:
	case 0x03:
		dev->magic_count=0;
		return svga_in(addr, svga);
	case 0x04:
		return dev->windex;
	case 0x05:
		return sdac_reg_read(dev, dev->rindex & 0xff);
	case 0x06:
		return dev->command;
	case 0x07:
		return dev->rindex;
    }
    
    return 0xff;
}


float
sdac_getclock(int clock, void *priv)
{
    sdac_ramdac_t *dev = (sdac_ramdac_t *)priv;
    float t;
    int m, n1, n2;

    if (dev->regs[0xe] & (1 << 5))
	clock = dev->regs[0xe] & 7;

    clock &= 7;
    if (clock == 0)
	return 25175000.0;
    if (clock == 1)
	return 28322000.0;

    m  =  (dev->regs[clock] & 0x7f) + 2;
    n1 = ((dev->regs[clock] >>  8) & 0x1f) + 2;
    n2 = ((dev->regs[clock] >> 13) & 0x07);
    n2 = (1 << n2);
    t = (14318184.0f * (float)m) / (float)(n1 * n2);

    return t;
}


static void *
sdac_init(const device_t *info, UNUSED(void *parent))
{
    sdac_ramdac_t *dev = (sdac_ramdac_t *)mem_alloc(sizeof(sdac_ramdac_t));
    memset(dev, 0x00, sizeof(sdac_ramdac_t));

    dev->regs[0] = 0x6128;
    dev->regs[1] = 0x623d;

    return dev;
}


static void
sdac_close(void *priv)
{
    sdac_ramdac_t *dev = (sdac_ramdac_t *)priv;

    if (dev != NULL)
	free(dev);
}


const device_t sdac_ramdac_device = {
    "S3 SDAC 86c716 RAMDAC",
    0, 0, NULL,
    sdac_init, sdac_close, NULL,
    NULL, NULL, NULL, NULL,
    NULL
};
