ARM GAS  /tmp/cc4pXDyJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cc4pXDyJ.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40              		.loc 1 69 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 69 3 view .LVU4
  46 000c 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/cc4pXDyJ.s 			page 3


  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 69 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 70 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 70 3 view .LVU8
  56              		.loc 1 70 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 70 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 70 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 77 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_UART_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_UART_MspInit:
  90              	.LVL0:
  91              	.LFB133:
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c **** /**
  80:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  81:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  83:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/cc4pXDyJ.s 			page 4


  84:Core/Src/stm32l4xx_hal_msp.c **** */
  85:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  86:Core/Src/stm32l4xx_hal_msp.c **** {
  92              		.loc 1 86 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 168
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 86 1 is_stmt 0 view .LVU15
  97 0000 10B5     		push	{r4, lr}
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 4, -8
 101              		.cfi_offset 14, -4
 102 0002 AAB0     		sub	sp, sp, #168
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 176
 105 0004 0446     		mov	r4, r0
  87:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 87 3 is_stmt 1 view .LVU16
 107              		.loc 1 87 20 is_stmt 0 view .LVU17
 108 0006 0021     		movs	r1, #0
 109 0008 2591     		str	r1, [sp, #148]
 110 000a 2691     		str	r1, [sp, #152]
 111 000c 2791     		str	r1, [sp, #156]
 112 000e 2891     		str	r1, [sp, #160]
 113 0010 2991     		str	r1, [sp, #164]
  88:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 114              		.loc 1 88 3 is_stmt 1 view .LVU18
 115              		.loc 1 88 28 is_stmt 0 view .LVU19
 116 0012 8822     		movs	r2, #136
 117 0014 03A8     		add	r0, sp, #12
 118              	.LVL1:
 119              		.loc 1 88 28 view .LVU20
 120 0016 FFF7FEFF 		bl	memset
 121              	.LVL2:
  89:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 122              		.loc 1 89 3 is_stmt 1 view .LVU21
 123              		.loc 1 89 11 is_stmt 0 view .LVU22
 124 001a 2268     		ldr	r2, [r4]
 125              		.loc 1 89 5 view .LVU23
 126 001c 1C4B     		ldr	r3, .L11
 127 001e 9A42     		cmp	r2, r3
 128 0020 01D0     		beq	.L9
 129              	.LVL3:
 130              	.L5:
  90:Core/Src/stm32l4xx_hal_msp.c ****   {
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c **** 
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  95:Core/Src/stm32l4xx_hal_msp.c ****   */
  96:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  98:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  99:Core/Src/stm32l4xx_hal_msp.c ****     {
 100:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 101:Core/Src/stm32l4xx_hal_msp.c ****     }
ARM GAS  /tmp/cc4pXDyJ.s 			page 5


 102:Core/Src/stm32l4xx_hal_msp.c **** 
 103:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 104:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 106:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 108:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 109:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 110:Core/Src/stm32l4xx_hal_msp.c ****     */
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 116:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 118:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt Init */
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 120:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 121:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 124:Core/Src/stm32l4xx_hal_msp.c ****   }
 125:Core/Src/stm32l4xx_hal_msp.c **** 
 126:Core/Src/stm32l4xx_hal_msp.c **** }
 131              		.loc 1 126 1 view .LVU24
 132 0022 2AB0     		add	sp, sp, #168
 133              	.LCFI4:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 8
 136              		@ sp needed
 137 0024 10BD     		pop	{r4, pc}
 138              	.LVL4:
 139              	.L9:
 140              	.LCFI5:
 141              		.cfi_restore_state
  96:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 142              		.loc 1 96 5 is_stmt 1 view .LVU25
  96:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 143              		.loc 1 96 40 is_stmt 0 view .LVU26
 144 0026 0223     		movs	r3, #2
 145 0028 0393     		str	r3, [sp, #12]
  97:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 146              		.loc 1 97 5 is_stmt 1 view .LVU27
  98:Core/Src/stm32l4xx_hal_msp.c ****     {
 147              		.loc 1 98 5 view .LVU28
  98:Core/Src/stm32l4xx_hal_msp.c ****     {
 148              		.loc 1 98 9 is_stmt 0 view .LVU29
 149 002a 03A8     		add	r0, sp, #12
 150 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 151              	.LVL5:
  98:Core/Src/stm32l4xx_hal_msp.c ****     {
 152              		.loc 1 98 8 view .LVU30
 153 0030 50BB     		cbnz	r0, .L10
 154              	.L7:
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 155              		.loc 1 104 5 is_stmt 1 view .LVU31
ARM GAS  /tmp/cc4pXDyJ.s 			page 6


 156              	.LBB4:
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 157              		.loc 1 104 5 view .LVU32
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 158              		.loc 1 104 5 view .LVU33
 159 0032 184B     		ldr	r3, .L11+4
 160 0034 9A6D     		ldr	r2, [r3, #88]
 161 0036 42F40032 		orr	r2, r2, #131072
 162 003a 9A65     		str	r2, [r3, #88]
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 163              		.loc 1 104 5 view .LVU34
 164 003c 9A6D     		ldr	r2, [r3, #88]
 165 003e 02F40032 		and	r2, r2, #131072
 166 0042 0192     		str	r2, [sp, #4]
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 167              		.loc 1 104 5 view .LVU35
 168 0044 019A     		ldr	r2, [sp, #4]
 169              	.LBE4:
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 170              		.loc 1 104 5 view .LVU36
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 171              		.loc 1 106 5 view .LVU37
 172              	.LBB5:
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 173              		.loc 1 106 5 view .LVU38
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 174              		.loc 1 106 5 view .LVU39
 175 0046 DA6C     		ldr	r2, [r3, #76]
 176 0048 42F00102 		orr	r2, r2, #1
 177 004c DA64     		str	r2, [r3, #76]
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 178              		.loc 1 106 5 view .LVU40
 179 004e DB6C     		ldr	r3, [r3, #76]
 180 0050 03F00103 		and	r3, r3, #1
 181 0054 0293     		str	r3, [sp, #8]
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 182              		.loc 1 106 5 view .LVU41
 183 0056 029B     		ldr	r3, [sp, #8]
 184              	.LBE5:
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 185              		.loc 1 106 5 view .LVU42
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 111 5 view .LVU43
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187              		.loc 1 111 25 is_stmt 0 view .LVU44
 188 0058 0C23     		movs	r3, #12
 189 005a 2593     		str	r3, [sp, #148]
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 112 5 is_stmt 1 view .LVU45
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 112 26 is_stmt 0 view .LVU46
 192 005c 0223     		movs	r3, #2
 193 005e 2693     		str	r3, [sp, #152]
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194              		.loc 1 113 5 is_stmt 1 view .LVU47
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 195              		.loc 1 113 26 is_stmt 0 view .LVU48
ARM GAS  /tmp/cc4pXDyJ.s 			page 7


 196 0060 0024     		movs	r4, #0
 197              	.LVL6:
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 198              		.loc 1 113 26 view .LVU49
 199 0062 2794     		str	r4, [sp, #156]
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 200              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 201              		.loc 1 114 27 is_stmt 0 view .LVU51
 202 0064 0323     		movs	r3, #3
 203 0066 2893     		str	r3, [sp, #160]
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 204              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205              		.loc 1 115 31 is_stmt 0 view .LVU53
 206 0068 0723     		movs	r3, #7
 207 006a 2993     		str	r3, [sp, #164]
 116:Core/Src/stm32l4xx_hal_msp.c **** 
 208              		.loc 1 116 5 is_stmt 1 view .LVU54
 209 006c 25A9     		add	r1, sp, #148
 210 006e 4FF09040 		mov	r0, #1207959552
 211 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL7:
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 213              		.loc 1 119 5 view .LVU55
 214 0076 2246     		mov	r2, r4
 215 0078 2146     		mov	r1, r4
 216 007a 2620     		movs	r0, #38
 217 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 218              	.LVL8:
 120:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 219              		.loc 1 120 5 view .LVU56
 220 0080 2620     		movs	r0, #38
 221 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 222              	.LVL9:
 223              		.loc 1 126 1 is_stmt 0 view .LVU57
 224 0086 CCE7     		b	.L5
 225              	.LVL10:
 226              	.L10:
 100:Core/Src/stm32l4xx_hal_msp.c ****     }
 227              		.loc 1 100 7 is_stmt 1 view .LVU58
 228 0088 FFF7FEFF 		bl	Error_Handler
 229              	.LVL11:
 230 008c D1E7     		b	.L7
 231              	.L12:
 232 008e 00BF     		.align	2
 233              	.L11:
 234 0090 00440040 		.word	1073759232
 235 0094 00100240 		.word	1073876992
 236              		.cfi_endproc
 237              	.LFE133:
 239              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_UART_MspDeInit
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
ARM GAS  /tmp/cc4pXDyJ.s 			page 8


 245              		.fpu fpv4-sp-d16
 247              	HAL_UART_MspDeInit:
 248              	.LVL12:
 249              	.LFB134:
 127:Core/Src/stm32l4xx_hal_msp.c **** 
 128:Core/Src/stm32l4xx_hal_msp.c **** /**
 129:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 130:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 131:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 132:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 133:Core/Src/stm32l4xx_hal_msp.c **** */
 134:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 135:Core/Src/stm32l4xx_hal_msp.c **** {
 250              		.loc 1 135 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		.loc 1 135 1 is_stmt 0 view .LVU60
 255 0000 08B5     		push	{r3, lr}
 256              	.LCFI6:
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 3, -8
 259              		.cfi_offset 14, -4
 136:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 260              		.loc 1 136 3 is_stmt 1 view .LVU61
 261              		.loc 1 136 11 is_stmt 0 view .LVU62
 262 0002 0268     		ldr	r2, [r0]
 263              		.loc 1 136 5 view .LVU63
 264 0004 084B     		ldr	r3, .L17
 265 0006 9A42     		cmp	r2, r3
 266 0008 00D0     		beq	.L16
 267              	.LVL13:
 268              	.L13:
 137:Core/Src/stm32l4xx_hal_msp.c ****   {
 138:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 141:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 142:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 145:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 146:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 147:Core/Src/stm32l4xx_hal_msp.c ****     */
 148:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 151:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 152:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 155:Core/Src/stm32l4xx_hal_msp.c ****   }
 156:Core/Src/stm32l4xx_hal_msp.c **** 
 157:Core/Src/stm32l4xx_hal_msp.c **** }
 269              		.loc 1 157 1 view .LVU64
 270 000a 08BD     		pop	{r3, pc}
 271              	.LVL14:
ARM GAS  /tmp/cc4pXDyJ.s 			page 9


 272              	.L16:
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 273              		.loc 1 142 5 is_stmt 1 view .LVU65
 274 000c 074A     		ldr	r2, .L17+4
 275 000e 936D     		ldr	r3, [r2, #88]
 276 0010 23F40033 		bic	r3, r3, #131072
 277 0014 9365     		str	r3, [r2, #88]
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 278              		.loc 1 148 5 view .LVU66
 279 0016 0C21     		movs	r1, #12
 280 0018 4FF09040 		mov	r0, #1207959552
 281              	.LVL15:
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 282              		.loc 1 148 5 is_stmt 0 view .LVU67
 283 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 284              	.LVL16:
 151:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 285              		.loc 1 151 5 is_stmt 1 view .LVU68
 286 0020 2620     		movs	r0, #38
 287 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 288              	.LVL17:
 289              		.loc 1 157 1 is_stmt 0 view .LVU69
 290 0026 F0E7     		b	.L13
 291              	.L18:
 292              		.align	2
 293              	.L17:
 294 0028 00440040 		.word	1073759232
 295 002c 00100240 		.word	1073876992
 296              		.cfi_endproc
 297              	.LFE134:
 299              		.text
 300              	.Letext0:
 301              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 302              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 303              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 304              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 305              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 306              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 307              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 308              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 309              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 310              		.file 11 "Core/Inc/main.h"
 311              		.file 12 "<built-in>"
ARM GAS  /tmp/cc4pXDyJ.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/cc4pXDyJ.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc4pXDyJ.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc4pXDyJ.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/cc4pXDyJ.s:82     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc4pXDyJ.s:89     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc4pXDyJ.s:234    .text.HAL_UART_MspInit:0000000000000090 $d
     /tmp/cc4pXDyJ.s:240    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc4pXDyJ.s:247    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc4pXDyJ.s:294    .text.HAL_UART_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
