// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "VAzadi_top_verilator__Syms.h"


//======================

void VAzadi_top_verilator::trace(VerilatedFstC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VAzadi_top_verilator::traceInit(void* userp, VerilatedFst* tracep, uint32_t code) {
    // Callback from tracep->open()
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VAzadi_top_verilator::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VAzadi_top_verilator::traceInitTop(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
        vlTOPp->traceInitSub4(userp, tracep);
        vlTOPp->traceInitSub5(userp, tracep);
    }
}

void VAzadi_top_verilator::traceInitSub0(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+13344,"clock_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"reset_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13346,"gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+13347,"gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+13348,"uart_rx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13349,"uart_tx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator DirectDmiTap",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13344,"Azadi_top_verilator clock_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator reset_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13346,"Azadi_top_verilator gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+13347,"Azadi_top_verilator gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+13348,"Azadi_top_verilator uart_rx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13349,"Azadi_top_verilator uart_tx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator clock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13351,"Azadi_top_verilator counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
        tracep->declBus(c+13800,"Azadi_top_verilator DIVISOR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 27,0);
        tracep->declBus(c+13801,"Azadi_top_verilator JTAG_IDCODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+3734,"Azadi_top_verilator cio_jtag_tck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3735,"Azadi_top_verilator cio_jtag_tdi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5000,"Azadi_top_verilator cio_jtag_tdo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3736,"Azadi_top_verilator cio_jtag_tms",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3737,"Azadi_top_verilator cio_jtag_trst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3738,"Azadi_top_verilator cio_jtag_srst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13801,"Azadi_top_verilator top_verilator JTAG_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator DirectDmiTap",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator reset_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13802,"Azadi_top_verilator top_verilator uart_rx_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13346,"Azadi_top_verilator top_verilator gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+13347,"Azadi_top_verilator top_verilator gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+3734,"Azadi_top_verilator top_verilator jtag_tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3736,"Azadi_top_verilator top_verilator jtag_tms_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3737,"Azadi_top_verilator top_verilator jtag_trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3735,"Azadi_top_verilator top_verilator jtag_tdi_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5000,"Azadi_top_verilator top_verilator jtag_tdo_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13349,"Azadi_top_verilator top_verilator uart_tx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13348,"Azadi_top_verilator top_verilator uart_rx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13352,"Azadi_top_verilator top_verilator RESET",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator system_rst_ni",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13346,"Azadi_top_verilator top_verilator gpio_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+10182,"Azadi_top_verilator top_verilator gpio_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator ifu_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PutFullData", "PutPartialData", "Get"};
            const char* __VenumItemValues[]
            = {"0", "1", "100"};
            tracep->declDTypeEnum(1, "tlul_pkg::tl_a_m_op", 3, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator ifu_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator ifu_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator ifu_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator ifu_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator ifu_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator ifu_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9592,"Azadi_top_verilator top_verilator ifu_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator ifu_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13061,"Azadi_top_verilator top_verilator xbar_to_ifu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"AccessAck", "AccessAckData"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(2, "tlul_pkg::tl_d_m_op", 2, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator xbar_to_ifu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator xbar_to_ifu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator xbar_to_ifu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator xbar_to_ifu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator xbar_to_ifu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator xbar_to_ifu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator xbar_to_ifu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator xbar_to_ifu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12819,"Azadi_top_verilator top_verilator xbar_to_iccm a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator xbar_to_iccm a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator xbar_to_iccm a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator xbar_to_iccm a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12823,"Azadi_top_verilator top_verilator xbar_to_iccm a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator xbar_to_iccm a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator xbar_to_iccm a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12826,"Azadi_top_verilator top_verilator xbar_to_iccm a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12827,"Azadi_top_verilator top_verilator xbar_to_iccm d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1082,"Azadi_top_verilator top_verilator iccm_to_xbar d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator iccm_to_xbar d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator iccm_to_xbar d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator iccm_to_xbar d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator iccm_to_xbar d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator iccm_to_xbar d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator iccm_to_xbar d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1089,"Azadi_top_verilator top_verilator iccm_to_xbar d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1090,"Azadi_top_verilator top_verilator iccm_to_xbar a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator lsu_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator lsu_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator lsu_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator lsu_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator lsu_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator lsu_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator lsu_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator lsu_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator lsu_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator xbar_to_lsu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator xbar_to_lsu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator xbar_to_lsu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator xbar_to_lsu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator xbar_to_lsu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator xbar_to_lsu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator xbar_to_lsu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator xbar_to_lsu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator xbar_to_lsu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator xbar_to_dccm a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10627,"Azadi_top_verilator top_verilator xbar_to_dccm a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10628,"Azadi_top_verilator top_verilator xbar_to_dccm a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10629,"Azadi_top_verilator top_verilator xbar_to_dccm a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10630,"Azadi_top_verilator top_verilator xbar_to_dccm a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10631,"Azadi_top_verilator top_verilator xbar_to_dccm a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10632,"Azadi_top_verilator top_verilator xbar_to_dccm a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10633,"Azadi_top_verilator top_verilator xbar_to_dccm a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator xbar_to_dccm d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+992,"Azadi_top_verilator top_verilator dccm_to_xbar d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator dccm_to_xbar d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator dccm_to_xbar d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator dccm_to_xbar d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator dccm_to_xbar d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator dccm_to_xbar d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator dccm_to_xbar d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator dccm_to_xbar d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator dccm_to_xbar a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7929,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7934,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7937,"Azadi_top_verilator top_verilator xbarm_to_xbarp d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8902,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8903,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8904,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8905,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8906,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8907,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator xbarp_to_xbarm a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator xbarp_to_gpio a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator xbarp_to_gpio a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator xbarp_to_gpio a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator xbarp_to_gpio a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator xbarp_to_gpio a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator xbarp_to_gpio a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator xbarp_to_gpio a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator xbarp_to_gpio a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator xbarp_to_gpio d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3829,"Azadi_top_verilator top_verilator gpio_to_xbarp d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator gpio_to_xbarp d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator gpio_to_xbarp d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator gpio_to_xbarp d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator gpio_to_xbarp d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator gpio_to_xbarp d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator gpio_to_xbarp d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator gpio_to_xbarp d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator gpio_to_xbarp a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator dm_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator dm_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator dm_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator dm_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator dm_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator dm_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator dm_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator dm_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator dm_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator xbar_to_dm d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator xbar_to_dm d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator xbar_to_dm d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator xbar_to_dm d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator xbar_to_dm d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator xbar_to_dm d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator xbar_to_dm d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator xbar_to_dm d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator xbar_to_dm a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9594,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9596,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9597,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9598,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9599,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9600,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9601,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9602,"Azadi_top_verilator top_verilator dbgrom_to_xbar d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1937,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1938,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1939,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1940,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1941,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1942,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1943,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1944,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1945,"Azadi_top_verilator top_verilator xbar_to_dbgrom a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator plic_req a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator plic_req a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator plic_req a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator plic_req a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator plic_req a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator plic_req a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8585,"Azadi_top_verilator top_verilator plic_req a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator plic_req a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator plic_req d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4520,"Azadi_top_verilator top_verilator plic_resp d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator plic_resp d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator plic_resp d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator plic_resp d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator plic_resp d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator plic_resp d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator plic_resp d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator plic_resp d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4528,"Azadi_top_verilator top_verilator plic_resp a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator xbar_to_uart a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11524,"Azadi_top_verilator top_verilator xbar_to_uart a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator xbar_to_uart a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator xbar_to_uart a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator xbar_to_uart a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator xbar_to_uart a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator xbar_to_uart a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator xbar_to_uart a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11531,"Azadi_top_verilator top_verilator xbar_to_uart d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3838,"Azadi_top_verilator top_verilator uart_to_xbar d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator uart_to_xbar d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator uart_to_xbar d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator uart_to_xbar d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator uart_to_xbar d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator uart_to_xbar d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator uart_to_xbar d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator uart_to_xbar d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator uart_to_xbar a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator xbar_to_timer a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator xbar_to_timer a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator xbar_to_timer a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator xbar_to_timer a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator xbar_to_timer a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator xbar_to_timer a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator xbar_to_timer a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator xbar_to_timer a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator xbar_to_timer d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator timer_to_xbar d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator timer_to_xbar d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator timer_to_xbar d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator timer_to_xbar d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator timer_to_xbar d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator timer_to_xbar d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator timer_to_xbar d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3705,"Azadi_top_verilator top_verilator timer_to_xbar d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3706,"Azadi_top_verilator top_verilator timer_to_xbar a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+10214,"Azadi_top_verilator top_verilator intr_vector",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator intr_gpio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3740,"Azadi_top_verilator top_verilator intr_uart0_tx_watermark",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9950,"Azadi_top_verilator top_verilator intr_uart0_rx_watermark",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9951,"Azadi_top_verilator top_verilator intr_uart0_tx_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator intr_uart0_rx_overflow",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3742,"Azadi_top_verilator top_verilator intr_uart0_rx_frame_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator intr_uart0_rx_break_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator intr_uart0_rx_timeout",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator intr_uart0_rx_parity_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+524,"Azadi_top_verilator top_verilator intr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13803,"Azadi_top_verilator top_verilator gpio_intr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator rx_dv_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4933,"Azadi_top_verilator top_verilator rx_byte_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+1043,"Azadi_top_verilator top_verilator instr_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12828,"Azadi_top_verilator top_verilator tlul_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+12829,"Azadi_top_verilator top_verilator req_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator tlul_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4897,"Azadi_top_verilator top_verilator iccm_cntrl_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4898,"Azadi_top_verilator top_verilator iccm_cntrl_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+4934,"Azadi_top_verilator top_verilator iccm_cntrl_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator iccm_cntrl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3795,"Azadi_top_verilator top_verilator jtag_req tck",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3796,"Azadi_top_verilator top_verilator jtag_req tms",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3797,"Azadi_top_verilator top_verilator jtag_req trst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3798,"Azadi_top_verilator top_verilator jtag_req tdi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5001,"Azadi_top_verilator top_verilator jtag_rsp tdo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5002,"Azadi_top_verilator top_verilator jtag_rsp tdo_oe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5003,"Azadi_top_verilator top_verilator unused_jtag_tdo_oe_o",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+508,"Azadi_top_verilator top_verilator dbg_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator dbg_rst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+525,"Azadi_top_verilator top_verilator intr_timer",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top PMPEnable",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top PMPGranularity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top PMPNumRegions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top MHPMCounterNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13806,"Azadi_top_verilator top_verilator u_top MHPMCounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        {
            const char* __VenumItemNames[]
            = {"RV32MNone", "RV32MSlow", "RV32MFast", 
                                                "RV32MSingleCycle"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(3, "brq_pkg::rv32m_e", 4, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"RV32BNone", "RV32BBalanced", "RV32BFull"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(4, "brq_pkg::rv32b_e", 3, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13808,"Azadi_top_verilator top_verilator u_top RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"RegFileFF", "RegFileFPGA", "RegFileLatch"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(5, "brq_pkg::regfile_e", 3, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13809,"Azadi_top_verilator top_verilator u_top RegFile",5, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top ICacheECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top DbgTriggerEn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top DbgHwBreakNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top Securebrq",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator u_top DmHaltAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13813,"Azadi_top_verilator top_verilator u_top DmExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13061,"Azadi_top_verilator top_verilator u_top tl_i_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator u_top tl_i_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator u_top tl_i_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator u_top tl_i_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator u_top tl_i_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator u_top tl_i_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator u_top tl_i_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator u_top tl_i_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator u_top tl_i_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator u_top tl_i_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator u_top tl_i_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator u_top tl_i_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator u_top tl_i_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator u_top tl_i_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator u_top tl_i_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator u_top tl_i_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9592,"Azadi_top_verilator top_verilator u_top tl_i_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator u_top tl_i_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator u_top tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator u_top tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator u_top tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator u_top tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator u_top tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator u_top tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator u_top tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator u_top tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator u_top tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator u_top tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator u_top tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator u_top tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator u_top tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator u_top tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator u_top tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator u_top tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator u_top tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator u_top tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top hart_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13816,"Azadi_top_verilator top_verilator u_top boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top irq_software_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+525,"Azadi_top_verilator top_verilator u_top irq_timer_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+524,"Azadi_top_verilator top_verilator u_top irq_external_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13817,"Azadi_top_verilator top_verilator u_top irq_fast_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+508,"Azadi_top_verilator top_verilator u_top debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top fetch_enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top alert_minor_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top alert_major_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13354,"Azadi_top_verilator top_verilator u_top core_sleep_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top rst_ni",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9603,"Azadi_top_verilator top_verilator u_top instr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13070,"Azadi_top_verilator top_verilator u_top instr_gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13071,"Azadi_top_verilator top_verilator u_top instr_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9604,"Azadi_top_verilator top_verilator u_top instr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator u_top instr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13073,"Azadi_top_verilator top_verilator u_top instr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+623,"Azadi_top_verilator top_verilator u_top data_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8910,"Azadi_top_verilator top_verilator u_top data_gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8911,"Azadi_top_verilator top_verilator u_top data_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13355,"Azadi_top_verilator top_verilator u_top data_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2542,"Azadi_top_verilator top_verilator u_top data_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13356,"Azadi_top_verilator top_verilator u_top data_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8912,"Azadi_top_verilator top_verilator u_top data_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8913,"Azadi_top_verilator top_verilator u_top data_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core PMPEnable",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core PMPGranularity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core PMPNumRegions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13806,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13818,"Azadi_top_verilator top_verilator u_top u_core RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13819,"Azadi_top_verilator top_verilator u_top u_core RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13820,"Azadi_top_verilator top_verilator u_top u_core RegFile",5, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"RV32FNone", "RV32FSingle", "RV64FDouble"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(6, "brq_pkg::rvfloat_e", 3, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13821,"Azadi_top_verilator top_verilator u_top u_core RVF",6, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core FloatingPoint",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core ICacheECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core DbgTriggerEn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core DbgHwBreakNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core Securebrq",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator u_top u_core DmHaltAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13813,"Azadi_top_verilator top_verilator u_top u_core DmExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top u_core clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core hart_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13816,"Azadi_top_verilator top_verilator u_top u_core boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9603,"Azadi_top_verilator top_verilator u_top u_core instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13070,"Azadi_top_verilator top_verilator u_top u_core instr_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13071,"Azadi_top_verilator top_verilator u_top u_core instr_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9604,"Azadi_top_verilator top_verilator u_top u_core instr_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13073,"Azadi_top_verilator top_verilator u_top u_core instr_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+623,"Azadi_top_verilator top_verilator u_top u_core data_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8910,"Azadi_top_verilator top_verilator u_top u_core data_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8911,"Azadi_top_verilator top_verilator u_top u_core data_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top u_core data_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13355,"Azadi_top_verilator top_verilator u_top u_core data_be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2542,"Azadi_top_verilator top_verilator u_top u_core data_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13356,"Azadi_top_verilator top_verilator u_top u_core data_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8912,"Azadi_top_verilator top_verilator u_top u_core data_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8913,"Azadi_top_verilator top_verilator u_top u_core data_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core irq_software_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+525,"Azadi_top_verilator top_verilator u_top u_core irq_timer_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+524,"Azadi_top_verilator top_verilator u_top u_core irq_external_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13817,"Azadi_top_verilator top_verilator u_top u_core irq_fast_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+508,"Azadi_top_verilator top_verilator u_top u_core debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core alert_minor_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core alert_major_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13354,"Azadi_top_verilator top_verilator u_top u_core core_sleep_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core fp_flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core in_ready_c2fpu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5228,"Azadi_top_verilator top_verilator u_top u_core in_valid_c2fpu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12604,"Azadi_top_verilator top_verilator u_top u_core out_ready_fpu2c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13357,"Azadi_top_verilator top_verilator u_top u_core out_valid_fpu2c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13824,"Azadi_top_verilator top_verilator u_top u_core ready_id_fpu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5648,"Azadi_top_verilator top_verilator u_top u_core valid_id_fpu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator u_top u_core fp_rm_dynamic",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core fp_alu_op_mod",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13358,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2515,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13359,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2372,"Azadi_top_verilator top_verilator u_top u_core fp_rf_wen_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2373,"Azadi_top_verilator top_verilator u_top u_core is_fp_instr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5250,"Azadi_top_verilator top_verilator u_top u_core fp_operands(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5251,"Azadi_top_verilator top_verilator u_top u_core fp_operands(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator u_top u_core fp_operands(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13360,"Azadi_top_verilator top_verilator u_top u_core fp_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12605,"Azadi_top_verilator top_verilator u_top u_core fp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12606,"Azadi_top_verilator top_verilator u_top u_core data_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core fp_rf_waddr_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core fp_rf_waddr_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator u_top u_core fp_rf_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2327,"Azadi_top_verilator top_verilator u_top u_core fp_rf_wen_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2374,"Azadi_top_verilator top_verilator u_top u_core use_fp_rs1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2375,"Azadi_top_verilator top_verilator u_top u_core use_fp_rs2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2376,"Azadi_top_verilator top_verilator u_top u_core use_fp_rd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5229,"Azadi_top_verilator top_verilator u_top u_core fpu_op_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5230,"Azadi_top_verilator top_verilator u_top u_core fpu_op_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13361,"Azadi_top_verilator top_verilator u_top u_core fpu_op_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13362,"Azadi_top_verilator top_verilator u_top u_core fp_rf_write_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13363,"Azadi_top_verilator top_verilator u_top u_core rf_int_fp_lsu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13826,"Azadi_top_verilator top_verilator u_top u_core fp_swap_oprnds",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core fp_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12608,"Azadi_top_verilator top_verilator u_top u_core fp_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12609,"Azadi_top_verilator top_verilator u_top u_core fp_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core fp_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core fp_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"FMADD", "FNMSUB", "ADD", "MUL", "DIV", 
                                                "SQRT", 
                                                "SGNJ", 
                                                "MINMAX", 
                                                "CMP", 
                                                "CLASSIFY", 
                                                "F2F", 
                                                "F2I", 
                                                "I2F", 
                                                "CPKAB", 
                                                "CPKCD"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110", 
                                                "111", 
                                                "1000", 
                                                "1001", 
                                                "1010", 
                                                "1011", 
                                                "1100", 
                                                "1101", 
                                                "1110"};
            tracep->declDTypeEnum(7, "fpnew_pkg::operation_e", 15, 4, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13827,"Azadi_top_verilator top_verilator u_top u_core fp_operation",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        {
            const char* __VenumItemNames[]
            = {"RNE", "RTZ", "RDN", "RUP", "RMM", "DYN"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "111"};
            tracep->declDTypeEnum(8, "fpnew_pkg::roundmode_e", 6, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator u_top u_core fp_rounding_mode",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2104,"Azadi_top_verilator top_verilator u_top u_core fp_frm_csr",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core fp_frm_fpnew",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core fp_alu_operator",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        {
            const char* __VenumItemNames[]
            = {"FP32", "FP64", "FP16", "FP8", "FP16ALT"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(9, "fpnew_pkg::fp_format_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core fp_src_fmt",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core fp_dst_fmt",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core PMP_NUM_CHAN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core DataIndTiming",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core PCIncrCheck",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core ShadowCSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core SpecBranch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core RegFileECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core RegFileDataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2105,"Azadi_top_verilator top_verilator u_top u_core instr_valid_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5564,"Azadi_top_verilator top_verilator u_top u_core instr_new_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_alu_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5560,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_c_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+13364,"Azadi_top_verilator top_verilator u_top u_core instr_is_compressed_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13365,"Azadi_top_verilator top_verilator u_top u_core instr_perf_count_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core instr_bp_taken_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13366,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5046,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err_plus2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2082,"Azadi_top_verilator top_verilator u_top u_core illegal_c_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator u_top u_core pc_if",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13368,"Azadi_top_verilator top_verilator u_top u_core pc_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+983,"Azadi_top_verilator top_verilator u_top u_core pc_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10618+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_d_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13369+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_q_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+12612,"Azadi_top_verilator top_verilator u_top u_core imd_val_we_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5051,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2378,"Azadi_top_verilator top_verilator u_top u_core icache_inval",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core pc_mismatch_alert",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core csr_shadow_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2314,"Azadi_top_verilator top_verilator u_top u_core instr_first_cycle_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13373,"Azadi_top_verilator top_verilator u_top u_core instr_valid_clear",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core pc_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8916,"Azadi_top_verilator top_verilator u_top u_core pc_set_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core nt_branch_mispredict",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PC_BOOT", "PC_JUMP", "PC_EXC", "PC_ERET", 
                                                "PC_DRET", 
                                                "PC_BP"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101"};
            tracep->declDTypeEnum(10, "brq_pkg::pc_sel_e", 6, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator u_top u_core pc_mux_id",10, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"EXC_PC_EXC", "EXC_PC_IRQ", "EXC_PC_DBD", 
                                                "EXC_PC_DBG_EXC"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(11, "brq_pkg::exc_pc_sel_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13374,"Azadi_top_verilator top_verilator u_top u_core exc_pc_mux_id",11, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"EXC_CAUSE_IRQ_SOFTWARE_M", "EXC_CAUSE_IRQ_TIMER_M", 
                                                "EXC_CAUSE_IRQ_EXTERNAL_M", 
                                                "EXC_CAUSE_IRQ_NM", 
                                                "EXC_CAUSE_INSN_ADDR_MISA", 
                                                "EXC_CAUSE_INSTR_ACCESS_FAULT", 
                                                "EXC_CAUSE_ILLEGAL_INSN", 
                                                "EXC_CAUSE_BREAKPOINT", 
                                                "EXC_CAUSE_LOAD_ACCESS_FAULT", 
                                                "EXC_CAUSE_STORE_ACCESS_FAULT", 
                                                "EXC_CAUSE_ECALL_UMODE", 
                                                "EXC_CAUSE_ECALL_MMODE"};
            const char* __VenumItemValues[]
            = {"100011", "100111", "101011", "111111", 
                                                "0", 
                                                "1", 
                                                "10", 
                                                "11", 
                                                "101", 
                                                "111", 
                                                "1000", 
                                                "1011"};
            tracep->declDTypeEnum(12, "brq_pkg::exc_cause_e", 12, 6, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5033,"Azadi_top_verilator top_verilator u_top u_core exc_cause",12, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+8917,"Azadi_top_verilator top_verilator u_top u_core lsu_load_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8918,"Azadi_top_verilator top_verilator u_top u_core lsu_store_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1016,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_incr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+986,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_last",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core branch_target_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core branch_decision",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5649,"Azadi_top_verilator top_verilator u_top u_core ctrl_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13375,"Azadi_top_verilator top_verilator u_top u_core if_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core lsu_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13376,"Azadi_top_verilator top_verilator u_top u_core core_busy_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+526,"Azadi_top_verilator top_verilator u_top u_core core_busy_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2334,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2516,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2517,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2379,"Azadi_top_verilator top_verilator u_top u_core rf_ren_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2380,"Azadi_top_verilator top_verilator u_top u_core rf_ren_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+12830,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_fwd_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12831,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_lsu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2328,"Azadi_top_verilator top_verilator u_top u_core rf_we_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9532,"Azadi_top_verilator top_verilator u_top u_core rf_we_lsu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+12613,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13377,"Azadi_top_verilator top_verilator u_top u_core rf_we_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2381,"Azadi_top_verilator top_verilator u_top u_core rf_rd_a_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13378,"Azadi_top_verilator top_verilator u_top u_core rf_rd_b_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"ALU_ADD", "ALU_SUB", "ALU_XOR", "ALU_OR", 
                                                "ALU_AND", 
                                                "ALU_XNOR", 
                                                "ALU_ORN", 
                                                "ALU_ANDN", 
                                                "ALU_SRA", 
                                                "ALU_SRL", 
                                                "ALU_SLL", 
                                                "ALU_SRO", 
                                                "ALU_SLO", 
                                                "ALU_ROR", 
                                                "ALU_ROL", 
                                                "ALU_GREV", 
                                                "ALU_GORC", 
                                                "ALU_SHFL", 
                                                "ALU_UNSHFL", 
                                                "ALU_LT", 
                                                "ALU_LTU", 
                                                "ALU_GE", 
                                                "ALU_GEU", 
                                                "ALU_EQ", 
                                                "ALU_NE", 
                                                "ALU_MIN", 
                                                "ALU_MINU", 
                                                "ALU_MAX", 
                                                "ALU_MAXU", 
                                                "ALU_PACK", 
                                                "ALU_PACKU", 
                                                "ALU_PACKH", 
                                                "ALU_SEXTB", 
                                                "ALU_SEXTH", 
                                                "ALU_CLZ", 
                                                "ALU_CTZ", 
                                                "ALU_PCNT", 
                                                "ALU_SLT", 
                                                "ALU_SLTU", 
                                                "ALU_CMOV", 
                                                "ALU_CMIX", 
                                                "ALU_FSL", 
                                                "ALU_FSR", 
                                                "ALU_SBSET", 
                                                "ALU_SBCLR", 
                                                "ALU_SBINV", 
                                                "ALU_SBEXT", 
                                                "ALU_BEXT", 
                                                "ALU_BDEP", 
                                                "ALU_BFP", 
                                                "ALU_CLMUL", 
                                                "ALU_CLMULR", 
                                                "ALU_CLMULH", 
                                                "ALU_CRC32_B", 
                                                "ALU_CRC32C_B", 
                                                "ALU_CRC32_H", 
                                                "ALU_CRC32C_H", 
                                                "ALU_CRC32_W", 
                                                "ALU_CRC32C_W"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110", 
                                                "111", 
                                                "1000", 
                                                "1001", 
                                                "1010", 
                                                "1011", 
                                                "1100", 
                                                "1101", 
                                                "1110", 
                                                "1111", 
                                                "10000", 
                                                "10001", 
                                                "10010", 
                                                "10011", 
                                                "10100", 
                                                "10101", 
                                                "10110", 
                                                "10111", 
                                                "11000", 
                                                "11001", 
                                                "11010", 
                                                "11011", 
                                                "11100", 
                                                "11101", 
                                                "11110", 
                                                "11111", 
                                                "100000", 
                                                "100001", 
                                                "100010", 
                                                "100011", 
                                                "100100", 
                                                "100101", 
                                                "100110", 
                                                "100111", 
                                                "101000", 
                                                "101001", 
                                                "101010", 
                                                "101011", 
                                                "101100", 
                                                "101101", 
                                                "101110", 
                                                "101111", 
                                                "110000", 
                                                "110001", 
                                                "110010", 
                                                "110011", 
                                                "110100", 
                                                "110101", 
                                                "110110", 
                                                "110111", 
                                                "111000", 
                                                "111001", 
                                                "111010"};
            tracep->declDTypeEnum(13, "brq_pkg::alu_op_e", 59, 6, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator u_top u_core alu_operator_ex",13, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core alu_operand_a_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator u_top u_core alu_operand_b_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core bt_a_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core bt_b_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core alu_adder_result_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13379,"Azadi_top_verilator top_verilator u_top u_core result_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13380,"Azadi_top_verilator top_verilator u_top u_core mult_en_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13381,"Azadi_top_verilator top_verilator u_top u_core div_en_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2336,"Azadi_top_verilator top_verilator u_top u_core mult_sel_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2337,"Azadi_top_verilator top_verilator u_top u_core div_sel_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"MD_OP_MULL", "MD_OP_MULH", "MD_OP_DIV", 
                                                "MD_OP_REM"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(14, "brq_pkg::md_op_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator u_top u_core multdiv_operator_ex",14, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator u_top u_core multdiv_signed_mode_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13382,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_a_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_b_ex",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core multdiv_ready_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2384,"Azadi_top_verilator top_verilator u_top u_core csr_access",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"CSR_OP_READ", "CSR_OP_WRITE", "CSR_OP_SET", 
                                                "CSR_OP_CLEAR"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(15, "brq_pkg::csr_op_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13384,"Azadi_top_verilator top_verilator u_top u_core csr_op",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9533,"Azadi_top_verilator top_verilator u_top u_core csr_op_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"CSR_MHARTID", "CSR_MSTATUS", "CSR_MISA", 
                                                "CSR_MIE", 
                                                "CSR_MTVEC", 
                                                "CSR_MSCRATCH", 
                                                "CSR_MEPC", 
                                                "CSR_MCAUSE", 
                                                "CSR_MTVAL", 
                                                "CSR_MIP", 
                                                "CSR_PMPCFG0", 
                                                "CSR_PMPCFG1", 
                                                "CSR_PMPCFG2", 
                                                "CSR_PMPCFG3", 
                                                "CSR_PMPADDR0", 
                                                "CSR_PMPADDR1", 
                                                "CSR_PMPADDR2", 
                                                "CSR_PMPADDR3", 
                                                "CSR_PMPADDR4", 
                                                "CSR_PMPADDR5", 
                                                "CSR_PMPADDR6", 
                                                "CSR_PMPADDR7", 
                                                "CSR_PMPADDR8", 
                                                "CSR_PMPADDR9", 
                                                "CSR_PMPADDR10", 
                                                "CSR_PMPADDR11", 
                                                "CSR_PMPADDR12", 
                                                "CSR_PMPADDR13", 
                                                "CSR_PMPADDR14", 
                                                "CSR_PMPADDR15", 
                                                "CSR_TSELECT", 
                                                "CSR_TDATA1", 
                                                "CSR_TDATA2", 
                                                "CSR_TDATA3", 
                                                "CSR_MCONTEXT", 
                                                "CSR_SCONTEXT", 
                                                "CSR_DCSR", 
                                                "CSR_DPC", 
                                                "CSR_DSCRATCH0", 
                                                "CSR_DSCRATCH1", 
                                                "CSR_MCOUNTINHIBIT", 
                                                "CSR_MHPMEVENT3", 
                                                "CSR_MHPMEVENT4", 
                                                "CSR_MHPMEVENT5", 
                                                "CSR_MHPMEVENT6", 
                                                "CSR_MHPMEVENT7", 
                                                "CSR_MHPMEVENT8", 
                                                "CSR_MHPMEVENT9", 
                                                "CSR_MHPMEVENT10", 
                                                "CSR_MHPMEVENT11", 
                                                "CSR_MHPMEVENT12", 
                                                "CSR_MHPMEVENT13", 
                                                "CSR_MHPMEVENT14", 
                                                "CSR_MHPMEVENT15", 
                                                "CSR_MHPMEVENT16", 
                                                "CSR_MHPMEVENT17", 
                                                "CSR_MHPMEVENT18", 
                                                "CSR_MHPMEVENT19", 
                                                "CSR_MHPMEVENT20", 
                                                "CSR_MHPMEVENT21", 
                                                "CSR_MHPMEVENT22", 
                                                "CSR_MHPMEVENT23", 
                                                "CSR_MHPMEVENT24", 
                                                "CSR_MHPMEVENT25", 
                                                "CSR_MHPMEVENT26", 
                                                "CSR_MHPMEVENT27", 
                                                "CSR_MHPMEVENT28", 
                                                "CSR_MHPMEVENT29", 
                                                "CSR_MHPMEVENT30", 
                                                "CSR_MHPMEVENT31", 
                                                "CSR_MCYCLE", 
                                                "CSR_MINSTRET", 
                                                "CSR_MHPMCOUNTER3", 
                                                "CSR_MHPMCOUNTER4", 
                                                "CSR_MHPMCOUNTER5", 
                                                "CSR_MHPMCOUNTER6", 
                                                "CSR_MHPMCOUNTER7", 
                                                "CSR_MHPMCOUNTER8", 
                                                "CSR_MHPMCOUNTER9", 
                                                "CSR_MHPMCOUNTER10", 
                                                "CSR_MHPMCOUNTER11", 
                                                "CSR_MHPMCOUNTER12", 
                                                "CSR_MHPMCOUNTER13", 
                                                "CSR_MHPMCOUNTER14", 
                                                "CSR_MHPMCOUNTER15", 
                                                "CSR_MHPMCOUNTER16", 
                                                "CSR_MHPMCOUNTER17", 
                                                "CSR_MHPMCOUNTER18", 
                                                "CSR_MHPMCOUNTER19", 
                                                "CSR_MHPMCOUNTER20", 
                                                "CSR_MHPMCOUNTER21", 
                                                "CSR_MHPMCOUNTER22", 
                                                "CSR_MHPMCOUNTER23", 
                                                "CSR_MHPMCOUNTER24", 
                                                "CSR_MHPMCOUNTER25", 
                                                "CSR_MHPMCOUNTER26", 
                                                "CSR_MHPMCOUNTER27", 
                                                "CSR_MHPMCOUNTER28", 
                                                "CSR_MHPMCOUNTER29", 
                                                "CSR_MHPMCOUNTER30", 
                                                "CSR_MHPMCOUNTER31", 
                                                "CSR_MCYCLEH", 
                                                "CSR_MINSTRETH", 
                                                "CSR_MHPMCOUNTER3H", 
                                                "CSR_MHPMCOUNTER4H", 
                                                "CSR_MHPMCOUNTER5H", 
                                                "CSR_MHPMCOUNTER6H", 
                                                "CSR_MHPMCOUNTER7H", 
                                                "CSR_MHPMCOUNTER8H", 
                                                "CSR_MHPMCOUNTER9H", 
                                                "CSR_MHPMCOUNTER10H", 
                                                "CSR_MHPMCOUNTER11H", 
                                                "CSR_MHPMCOUNTER12H", 
                                                "CSR_MHPMCOUNTER13H", 
                                                "CSR_MHPMCOUNTER14H", 
                                                "CSR_MHPMCOUNTER15H", 
                                                "CSR_MHPMCOUNTER16H", 
                                                "CSR_MHPMCOUNTER17H", 
                                                "CSR_MHPMCOUNTER18H", 
                                                "CSR_MHPMCOUNTER19H", 
                                                "CSR_MHPMCOUNTER20H", 
                                                "CSR_MHPMCOUNTER21H", 
                                                "CSR_MHPMCOUNTER22H", 
                                                "CSR_MHPMCOUNTER23H", 
                                                "CSR_MHPMCOUNTER24H", 
                                                "CSR_MHPMCOUNTER25H", 
                                                "CSR_MHPMCOUNTER26H", 
                                                "CSR_MHPMCOUNTER27H", 
                                                "CSR_MHPMCOUNTER28H", 
                                                "CSR_MHPMCOUNTER29H", 
                                                "CSR_MHPMCOUNTER30H", 
                                                "CSR_MHPMCOUNTER31H", 
                                                "CSR_CPUCTRL", 
                                                "CSR_SECURESEED", 
                                                "CSR_FCSR", 
                                                "CSR_FRM", 
                                                "CSR_FFLAG"};
            const char* __VenumItemValues[]
            = {"111100010100", "1100000000", "1100000001", 
                                                "1100000100", 
                                                "1100000101", 
                                                "1101000000", 
                                                "1101000001", 
                                                "1101000010", 
                                                "1101000011", 
                                                "1101000100", 
                                                "1110100000", 
                                                "1110100001", 
                                                "1110100010", 
                                                "1110100011", 
                                                "1110110000", 
                                                "1110110001", 
                                                "1110110010", 
                                                "1110110011", 
                                                "1110110100", 
                                                "1110110101", 
                                                "1110110110", 
                                                "1110110111", 
                                                "1110111000", 
                                                "1110111001", 
                                                "1110111010", 
                                                "1110111011", 
                                                "1110111100", 
                                                "1110111101", 
                                                "1110111110", 
                                                "1110111111", 
                                                "11110100000", 
                                                "11110100001", 
                                                "11110100010", 
                                                "11110100011", 
                                                "11110101000", 
                                                "11110101010", 
                                                "11110110000", 
                                                "11110110001", 
                                                "11110110010", 
                                                "11110110011", 
                                                "1100100000", 
                                                "1100100011", 
                                                "1100100100", 
                                                "1100100101", 
                                                "1100100110", 
                                                "1100100111", 
                                                "1100101000", 
                                                "1100101001", 
                                                "1100101010", 
                                                "1100101011", 
                                                "1100101100", 
                                                "1100101101", 
                                                "1100101110", 
                                                "1100101111", 
                                                "1100110000", 
                                                "1100110001", 
                                                "1100110010", 
                                                "1100110011", 
                                                "1100110100", 
                                                "1100110101", 
                                                "1100110110", 
                                                "1100110111", 
                                                "1100111000", 
                                                "1100111001", 
                                                "1100111010", 
                                                "1100111011", 
                                                "1100111100", 
                                                "1100111101", 
                                                "1100111110", 
                                                "1100111111", 
                                                "101100000000", 
                                                "101100000010", 
                                                "101100000011", 
                                                "101100000100", 
                                                "101100000101", 
                                                "101100000110", 
                                                "101100000111", 
                                                "101100001000", 
                                                "101100001001", 
                                                "101100001010", 
                                                "101100001011", 
                                                "101100001100", 
                                                "101100001101", 
                                                "101100001110", 
                                                "101100001111", 
                                                "101100010000", 
                                                "101100010001", 
                                                "101100010010", 
                                                "101100010011", 
                                                "101100010100", 
                                                "101100010101", 
                                                "101100010110", 
                                                "101100010111", 
                                                "101100011000", 
                                                "101100011001", 
                                                "101100011010", 
                                                "101100011011", 
                                                "101100011100", 
                                                "101100011101", 
                                                "101100011110", 
                                                "101100011111", 
                                                "101110000000", 
                                                "101110000010", 
                                                "101110000011", 
                                                "101110000100", 
                                                "101110000101", 
                                                "101110000110", 
                                                "101110000111", 
                                                "101110001000", 
                                                "101110001001", 
                                                "101110001010", 
                                                "101110001011", 
                                                "101110001100", 
                                                "101110001101", 
                                                "101110001110", 
                                                "101110001111", 
                                                "101110010000", 
                                                "101110010001", 
                                                "101110010010", 
                                                "101110010011", 
                                                "101110010100", 
                                                "101110010101", 
                                                "101110010110", 
                                                "101110010111", 
                                                "101110011000", 
                                                "101110011001", 
                                                "101110011010", 
                                                "101110011011", 
                                                "101110011100", 
                                                "101110011101", 
                                                "101110011110", 
                                                "101110011111", 
                                                "11111000000", 
                                                "11111000001", 
                                                "11", 
                                                "10", 
                                                "1"};
            tracep->declDTypeEnum(16, "brq_pkg::csr_num_e", 137, 12, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator u_top u_core csr_addr",16, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+10487,"Azadi_top_verilator top_verilator u_top u_core csr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core csr_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9534,"Azadi_top_verilator top_verilator u_top u_core illegal_csr_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top u_core lsu_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator u_top u_core lsu_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2386,"Azadi_top_verilator top_verilator u_top u_core lsu_sign_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12614,"Azadi_top_verilator top_verilator u_top u_core lsu_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core lsu_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9535,"Azadi_top_verilator top_verilator u_top u_core lsu_req_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core id_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13385,"Azadi_top_verilator top_verilator u_top u_core ex_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8919,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8920,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5150,"Azadi_top_verilator top_verilator u_top u_core instr_req_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9537,"Azadi_top_verilator top_verilator u_top u_core en_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"WB_INSTR_LOAD", "WB_INSTR_STORE", "WB_INSTR_OTHER"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(17, "brq_pkg::wb_instr_type_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2387,"Azadi_top_verilator top_verilator u_top u_core instr_type_wb",17, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core ready_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2315,"Azadi_top_verilator top_verilator u_top u_core rf_write_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5151,"Azadi_top_verilator top_verilator u_top u_core outstanding_load_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13386,"Azadi_top_verilator top_verilator u_top u_core outstanding_store_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator u_top u_core irq_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5054,"Azadi_top_verilator top_verilator u_top u_core nmi_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+510,"Azadi_top_verilator top_verilator u_top u_core irqs irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+511,"Azadi_top_verilator top_verilator u_top u_core irqs irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+512,"Azadi_top_verilator top_verilator u_top u_core irqs irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+513,"Azadi_top_verilator top_verilator u_top u_core irqs irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBit(c+5055,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_mie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core csr_mepc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5056,"Azadi_top_verilator top_verilator u_top u_core csr_depc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2+i*2,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+-1), 33,0);}}
        tracep->declBit(c+6,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PMP_MODE_OFF", "PMP_MODE_TOR", "PMP_MODE_NA4", 
                                                "PMP_MODE_NAPOT"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(18, "brq_pkg::pmp_cfg_mode_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+7,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) mode",18, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+8,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) mode",18, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+15,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+16+i*1,"Azadi_top_verilator top_verilator u_top u_core pmp_req_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        tracep->declBit(c+9605,"Azadi_top_verilator top_verilator u_top u_core instr_req_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+624,"Azadi_top_verilator top_verilator u_top u_core data_req_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5650,"Azadi_top_verilator top_verilator u_top u_core csr_save_if",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13387,"Azadi_top_verilator top_verilator u_top u_core csr_save_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5592,"Azadi_top_verilator top_verilator u_top u_core csr_save_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5696,"Azadi_top_verilator top_verilator u_top u_core csr_restore_mret_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5697,"Azadi_top_verilator top_verilator u_top u_core csr_restore_dret_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5651,"Azadi_top_verilator top_verilator u_top u_core csr_save_cause",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13074,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec_init",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13388,"Azadi_top_verilator top_verilator u_top u_core csr_mtval",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5058,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_tw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"PRIV_LVL_M", "PRIV_LVL_H", "PRIV_LVL_S", 
                                                "PRIV_LVL_U"};
            const char* __VenumItemValues[]
            = {"11", "10", "1", "0"};
            tracep->declDTypeEnum(19, "brq_pkg::priv_lvl_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5059,"Azadi_top_verilator top_verilator u_top u_core priv_mode_id",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10644,"Azadi_top_verilator top_verilator u_top u_core priv_mode_if",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5060,"Azadi_top_verilator top_verilator u_top u_core priv_mode_lsu",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator u_top u_core debug_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"DBG_CAUSE_NONE", "DBG_CAUSE_EBREAK", 
                                                "DBG_CAUSE_TRIGGER", 
                                                "DBG_CAUSE_HALTREQ", 
                                                "DBG_CAUSE_STEP"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(20, "brq_pkg::dbg_cause_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5652,"Azadi_top_verilator top_verilator u_top u_core debug_cause",20, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5653,"Azadi_top_verilator top_verilator u_top u_core debug_csr_save",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5061,"Azadi_top_verilator top_verilator u_top u_core debug_single_step",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5062,"Azadi_top_verilator top_verilator u_top u_core debug_ebreakm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5063,"Azadi_top_verilator top_verilator u_top u_core debug_ebreaku",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator u_top u_core trigger_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13389,"Azadi_top_verilator top_verilator u_top u_core instr_id_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13390,"Azadi_top_verilator top_verilator u_top u_core instr_done_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9538,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13391,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_compressed_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13392,"Azadi_top_verilator top_verilator u_top u_core perf_iside_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13393,"Azadi_top_verilator top_verilator u_top u_core perf_dside_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13394,"Azadi_top_verilator top_verilator u_top u_core perf_mul_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13395,"Azadi_top_verilator top_verilator u_top u_core perf_div_wait",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9539,"Azadi_top_verilator top_verilator u_top u_core perf_jump",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9540,"Azadi_top_verilator top_verilator u_top u_core perf_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9541,"Azadi_top_verilator top_verilator u_top u_core perf_tbranch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5034,"Azadi_top_verilator top_verilator u_top u_core perf_load",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5035,"Azadi_top_verilator top_verilator u_top u_core perf_store",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13396,"Azadi_top_verilator top_verilator u_top u_core illegal_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13396,"Azadi_top_verilator top_verilator u_top u_core unused_illegal_insn_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core clk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13397,"Azadi_top_verilator top_verilator u_top u_core clock_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+527,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12830,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb_ecc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2516,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a_ecc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2517,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b_ecc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core rf_ecc_err_comb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9542,"Azadi_top_verilator top_verilator u_top u_core fp_wen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13398,"Azadi_top_verilator top_verilator u_top u_core b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13399,"Azadi_top_verilator top_verilator u_top u_core c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5043,"Azadi_top_verilator top_verilator u_top u_core busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5564,"Azadi_top_verilator top_verilator u_top u_core unused_instr_new_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13390,"Azadi_top_verilator top_verilator u_top u_core unused_instr_done_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2379,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2380,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2381,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_a_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13378,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_b_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10644,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_if",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5060,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_ls",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+18+i*2,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+-1), 33,0);}}
        tracep->declBit(c+22,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+23,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) mode",18, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+24,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+25,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+26,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+27,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+28,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) mode",18, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+29,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) exec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+30,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+31,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13397,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        {
            const char* __VenumItemNames[]
            = {"ImplGeneric", "ImplXilinx"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(21, "prim_pkg::impl_e", 2, 32, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13828,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i Impl",21, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic NoFpgaGate",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13397,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+515,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_latch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13812,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmHaltAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13813,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICacheECC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core if_stage_i PCIncrCheck",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core if_stage_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core if_stage_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core if_stage_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13816,"Azadi_top_verilator top_verilator u_top u_core if_stage_i boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5150,"Azadi_top_verilator top_verilator u_top u_core if_stage_i req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9604,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13070,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13071,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13073,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+32,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_pmp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2105,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5564,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_alu_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5560,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_c_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13364,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_bp_taken_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13366,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5046,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_plus2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2082,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_if_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13368,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13373,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_clear_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8916,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_spec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_i",10,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i nt_branch_mispredict_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13374,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc_mux_i",11,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5033,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_cause",12,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+5051,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_mask_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2378,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_inval_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_target_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mepc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5056,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_depc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13074,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_init_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i id_in_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mismatch_alert_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13400,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2105,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13075,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5564,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i prefetch_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8916,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predicted_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5036,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5037,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_fetch_addr_n0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13076,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13077,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13078,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13401,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err_plus2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13076,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13077,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13078,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13402,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5033,"Azadi_top_verilator top_verilator u_top u_core if_stage_i irq_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+5038,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_irq_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13075,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_id_pipe_reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i stall_dummy_instr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13079,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13080,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13081,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_instr_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13078,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_taken",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_internal",10, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_boot_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5064,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_csr_mtvec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13079,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_decompressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13081,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13080,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2378,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icinv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5051,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13082,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13077,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13079,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13080,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i is_compressed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13081,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i illegal_instr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13082,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i unused_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5150,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8916,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_spec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i predicted_branch_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5039,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13076,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13077,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13078,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13401,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_plus2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13070,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9604,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13073,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+32,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_pmp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13071,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i NUM_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8921,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_suppress",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9606,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_new_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13403,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5147,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13083,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5565,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13084,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i gnt_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13085,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rvalid_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13086,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13087,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_s",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5065,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13088,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13089,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_s",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5566,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12832,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13404,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_s",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5567,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5047,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13405,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13406,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5048,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13407,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9604,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_w_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13090,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13091,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13408,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13409,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_clear",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5148,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13076,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_raw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13410,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_or_mispredict",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_predicted_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13410,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_addr_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i NUM_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clear_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5148,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13091,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13408,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13090,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13076,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13410,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_next_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13077,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13078,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13401,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_plus2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13092,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13093,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13094,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5561,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5562,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5563,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13095,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13411,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13096,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5149,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13412,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i lowest_free_entry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13097,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_pushed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13098,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_popped",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13099,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i entry_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13100,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i pop_fifo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13101,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13413,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_unaligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13102,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13414,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_unaligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13415,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_plus2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13103,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13416,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_unaligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13104,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i aligned_is_compressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13105,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unaligned_is_compressed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13106,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i addr_incr_two",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13417,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBus(c+13418,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBus(c+13419,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBit(c+13420,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13421,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unused_addr_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13831,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13832,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RVF",6, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i DataIndTiming",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i SpecBranch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core id_stage_i WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core id_stage_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5649,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ctrl_busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13396,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2105,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_alu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5560,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_c_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13364,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_is_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_bp_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5150,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2314,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13373,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_clear_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i icache_inval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_decision_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8916,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_spec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_mux_o",10,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nt_branch_mispredict_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13374,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_pc_mux_o",11,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5033,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_cause_o",12,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+2082,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_c_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13366,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5046,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_plus2_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13368,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5648,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ex_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8919,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_resp_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator_ex_o",13,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12612,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_we_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+10622+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_d_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1017+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_operand_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_operand_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13380,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13381,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2336,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_sel_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2337,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_sel_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator_ex_o",14,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13382,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_a_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_b_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_ready_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2384,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_access_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13384,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_o",15,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+9533,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5650,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_if_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13387,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5592,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5696,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_mret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5697,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_dret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_cause_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13388,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mtval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5059,"Azadi_top_verilator top_verilator u_top u_core id_stage_i priv_mode_i",19,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5058,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_tw_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9534,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_csr_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_ind_timing_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12614,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2386,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9535,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_done_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1016,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_incr_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_last_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5055,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_mie_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_pending_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+510,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_software",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+511,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_timer",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+512,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_external",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+513,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_fast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5054,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nmi_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8917,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_load_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8918,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_store_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5652,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_cause_o",20,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5653,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_csr_save_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+508,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5061,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_single_step_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5062,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreakm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5063,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreaku_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator u_top u_core id_stage_i trigger_match_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12606,"Azadi_top_verilator top_verilator u_top u_core id_stage_i result_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10487,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2334,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2516,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+13363,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2379,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2380,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12613,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13377,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2381,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_a_wb_match_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_b_wb_match_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_fwd_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2315,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_write_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9537,"Azadi_top_verilator top_verilator u_top u_core id_stage_i en_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2387,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_type_wb_o",17,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13365,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_perf_count_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ready_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5151,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_load_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13386,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_store_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9539,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_jump_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9540,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_branch_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9541,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_tbranch_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13393,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_dside_wait_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13394,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_mul_wait_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13395,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_div_wait_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13389,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_id_done_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rounding_mode_o",8,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"OP_B_REG_B", "OP_B_IMM"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(22, "brq_pkg::op_b_sel_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+2338,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_op_b_mux_sel_o",22,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        {
            const char* __VenumItemNames[]
            = {"SINGLE_FP", "DOUBLE_FP"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(23, "brq_pkg::fp_type_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+13834,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_floating_type_o",23,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_c_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+2388,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2389,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2390,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_c_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_waddr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+2372,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_operator_o",7,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_op_mod_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_src_fmt_o",9,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_dst_fmt_o",9,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rm_dynamic_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_flush_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2373,"Azadi_top_verilator top_verilator u_top u_core id_stage_i is_fp_instr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2374,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rs1_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2375,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rs2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2376,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13360,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fpu_busy_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13362,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_write_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13826,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_swap_oprnds_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2391,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2392,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ebrk_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2393,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mret_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2394,"Azadi_top_verilator top_verilator u_top u_core id_stage_i dret_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2395,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ecall_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2396,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wfi_insn_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8922,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wb_exception",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2397,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_in_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9543,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5066,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_spec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5066,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9544,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_not_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_taken",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2398,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_in_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2399,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8923,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2314,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8924,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_executing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9537,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5155,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_run",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5232,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_ld_hz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9545,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_mem",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9546,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_multdiv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9547,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9548,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_jump",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9549,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13422,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_wb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i flush_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9550,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multicycle_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2308,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_i_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2309,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_s_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2310,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2311,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_u_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_j_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2313,"Azadi_top_verilator top_verilator u_top u_core id_stage_i zimm_rs1_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13423,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"RF_WD_EX", "RF_WD_CSR"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(24, "brq_pkg::rf_wd_sel_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+2400,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_sel",24, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2401,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9551,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_raw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2379,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2380,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13382,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_fwd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_fwd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator",13, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        {
            const char* __VenumItemNames[]
            = {"OP_A_REG_A", "OP_A_FWD", "OP_A_CURRPC", 
                                                "OP_A_IMM"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(25, "brq_pkg::op_a_sel_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2518,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel",25, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2339,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel_dec",25, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13424,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel",22, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2340,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel_dec",22, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_multicycle_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+33,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_alu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13425+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+13835,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_mux_sel",25, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"IMM_B_I", "IMM_B_S", "IMM_B_B", "IMM_B_U", 
                                                "IMM_B_J", 
                                                "IMM_B_INCR_PC", 
                                                "IMM_B_INCR_ADDR"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110"};
            tracep->declDTypeEnum(26, "brq_pkg::imm_b_sel_e", 7, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13836,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_mux_sel",26, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"IMM_A_Z", "IMM_A_ZERO"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(27, "brq_pkg::imm_a_sel_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+2341,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a_mux_sel",27, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2519,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel",26, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2342,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel_dec",26, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13380,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5233,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13381,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5234,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_en_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator",14, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2386,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12614,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2402,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8925,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_req_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9552,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_pipe_flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"FIRST_CYCLE", "MULTI_CYCLE"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(28, "brq_idu.id_fsm_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+2106,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_q",28, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9553,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_d",28, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13835,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_a_mux_sel",25, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13836,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_b_mux_sel",26, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5066,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_branch_set_flop branch_set_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2381,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_wb_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2403,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_hz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13429,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_hz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8926,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem outstanding_memory_access",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8927,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem instr_kill",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13837,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13838,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RVF",6, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2391,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2392,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ebrk_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2393,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mret_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2394,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i dret_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2395,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ecall_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2396,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i wfi_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2399,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_set_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i icache_inval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2314,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_first_cycle_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_alu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2082,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_c_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2341,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_a_mux_sel_o",27,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2342,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_mux_sel_o",26,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13835,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_a_mux_sel_o",25,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13836,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_b_mux_sel_o",26,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2308,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_i_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2309,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_s_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2310,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2311,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_u_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_j_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2313,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i zimm_rs1_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2400,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_wdata_sel_o",24,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2401,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2334,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_waddr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+2379,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2380,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_operator_o",13,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+2339,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_a_mux_sel_o",25,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2340,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_b_mux_sel_o",22,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_multicycle_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5233,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5234,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2336,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_sel_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2337,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_sel_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_operator_o",14,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_signed_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2384,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_access_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13384,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op_o",15,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2402,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_type_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+2386,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_sign_extension_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2398,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_in_dec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2397,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_in_dec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rounding_mode_o",8,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+2338,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_op_b_mux_sel_o",22,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13834,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_floating_type_o",23,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_c_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+2388,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2389,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2390,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_c_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_waddr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+2372,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_operator_o",7,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_op_mod_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rm_dynamic_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_src_fmt_o",9,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_dst_fmt_o",9,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+2373,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i is_fp_instr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2374,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rs1_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2375,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rs2_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2376,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2404,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_swap_oprnds_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13430,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_invalid_rm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2391,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_reg_rv32e",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2405,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_illegal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2401,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_alu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2107,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2406,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op",15, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"OPCODE_LOAD", "OPCODE_MISC_MEM", "OPCODE_OP_IMM", 
                                                "OPCODE_AUIPC", 
                                                "OPCODE_STORE", 
                                                "OPCODE_OP", 
                                                "OPCODE_LUI", 
                                                "OPCODE_BRANCH", 
                                                "OPCODE_JALR", 
                                                "OPCODE_JAL", 
                                                "OPCODE_SYSTEM", 
                                                "OPCODE_LOAD_FP", 
                                                "OPCODE_STORE_FP", 
                                                "OPCODE_MADD_FP", 
                                                "OPCODE_MSUB_FP", 
                                                "OPCODE_NMSUB_FP", 
                                                "OPCODE_NMADD_FP", 
                                                "OPCODE_OP_FP"};
            const char* __VenumItemValues[]
            = {"11", "1111", "10011", "10111", "100011", 
                                                "110011", 
                                                "110111", 
                                                "1100011", 
                                                "1100111", 
                                                "1101111", 
                                                "1110011", 
                                                "111", 
                                                "100111", 
                                                "1000011", 
                                                "1000111", 
                                                "1001011", 
                                                "1001111", 
                                                "1010011"};
            tracep->declDTypeEnum(29, "brq_pkg::opcode_e", 18, 7, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2407,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode",29, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2343,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode_alu",29, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i BranchPredictor",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5649,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13396,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2395,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2393,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2394,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2396,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2392,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9552,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2105,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5560,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13364,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_is_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_bp_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13366,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5046,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_plus2_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13368,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13373,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_clear_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9536,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i id_in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5155,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i controller_run_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5150,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8916,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_spec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5242,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_mux_o",10,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nt_branch_mispredict_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13374,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_pc_mux_o",11,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5033,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_cause_o",12,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i lsu_addr_last_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8917,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8918,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8922,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wb_exception_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5066,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5066,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_spec_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_not_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8923,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i jump_set_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5055,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_mie_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_pending_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+510,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_software",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+511,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_timer",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+512,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_external",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+513,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_fast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_nm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5054,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+508,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5652,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_cause_o",20,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5653,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_csr_save_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5061,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_single_step_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5062,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreakm_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5063,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreaku_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i trigger_match_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5650,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_if_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13387,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5592,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5696,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_mret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5697,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_dret_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5651,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_cause_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13388,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mtval_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5059,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i priv_mode_i",19,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5058,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_tw_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9549,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13422,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ready_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9539,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_jump_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9541,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_tbranch_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13360,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i fpu_busy_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        {
            const char* __VenumItemNames[]
            = {"RESET", "BOOT_SET", "WAIT_SLEEP", "SLEEP", 
                                                "FIRST_FETCH", 
                                                "DECODE", 
                                                "FLUSH", 
                                                "IRQ_TAKEN", 
                                                "DBG_TAKEN_IF", 
                                                "DBG_TAKEN_ID"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110", 
                                                "111", 
                                                "1000", 
                                                "1001"};
            tracep->declDTypeEnum(30, "brq_idu_controller.ctrl_fsm_e", 10, 4, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5067,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_cs",30, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12377,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_ns",30, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5054,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5698,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5654,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5068,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8917,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5069,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8918,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5070,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9554,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5071,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9555,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5244,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5245,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5249,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9556,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9557,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i halt_if",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9558,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i retain_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13431,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_dret",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13432,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_umode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8928,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_lsu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9559,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_all",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13433,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5333,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i enter_debug_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebreak_into_debug",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5040,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i handle_irq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+516,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mfip_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+517,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i unused_irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5235,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5236,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5237,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13434,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5238,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9560,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5226,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core ex_block_i BranchTargetALU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core ex_block_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core ex_block_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operator_i",13,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2314,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_instr_first_cycle_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_a_operand_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_b_operand_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operator_i",14,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13381,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2336,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2337,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_signed_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_ready_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core ex_block_i data_ind_timing_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12612,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13435+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1021+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13379,"Azadi_top_verilator top_verilator u_top u_core ex_block_i result_ex_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_target_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_decision_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13385,"Azadi_top_verilator top_verilator u_top u_core ex_block_i ex_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13439,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13440,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+2527,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+2538,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+2544,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_cmp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2546,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_is_equal_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13441,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2520,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+2523+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+34+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13442+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+12615,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_a_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_b_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13843,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i RV32B",4, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operator_i",13,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2314,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i instr_first_cycle_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2538,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declQuad(c+2527,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+2520,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+2540+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+36+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+2544,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_ext_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+13439,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i comparison_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2546,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13446,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+2529,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_neg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+2521,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_op_b_negate",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13447,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+13449,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2546,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13451,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_greater_equal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5416,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_signed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5417,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_left",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_ones",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2344,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_arith",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_funnel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_sbmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5422,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+2531,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt_compl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10514,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_operand",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+10515,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+10517,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_result_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10518,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10519,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2532,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_len",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2533,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_off",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+38,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask_rev",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2345,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2346,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_operand_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2534,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2535,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2536,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_xor_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13452,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_op_b_negate",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bitcnt_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i minmax_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i pack_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i sext_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i singlebit_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i rev_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shuffle_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i butterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i invbutterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i clmul_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multicycle_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2537,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_amt_compl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+13453+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13845,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13381,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2336,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2337,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i operator_i",14,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13382,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+2544,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2546,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2538,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declQuad(c+2527,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1025+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13455+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 33,0);}}
        tracep->declBus(c+12615,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13440,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13441,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+13459,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+13459,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+5699,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i accum",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declBit(c+10520,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10521,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5239,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2408,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mult",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+10522,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declQuad(c+10610,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declQuad(c+13461,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declBit(c+10524,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10525,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10526,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13463,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10524,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5568,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i one_shift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5569,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5570,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10527,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10528,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10612,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10529,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_remainder",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+10530,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_quotient",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5593,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5571,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10613,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+12616,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12617,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_hold",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12618,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_hold",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10532,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5572,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12619,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12620,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"MD_IDLE", "MD_ABS_A", "MD_ABS_B", "MD_COMP", 
                                                "MD_LAST", 
                                                "MD_CHANGE_SIGN", 
                                                "MD_FINISH"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110"};
            tracep->declDTypeEnum(31, "brq_exu_multdiv_fast.md_fsm_e", 7, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+988,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_q",31, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10533,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_d",31, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+2336,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13464,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2547,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10534,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+10535,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        {
            const char* __VenumItemNames[]
            = {"ALBL", "ALBH", "AHBL", "AHBH"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(32, "brq_exu_multdiv_fast.mult_fsm_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5072,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q",32, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5240,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d",32, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+624,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8910,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8911,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8913,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+39,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_pmp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2542,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13355,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13356,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8912,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_type_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13383,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2386,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_sign_ext_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12831,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9532,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12614,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i adder_result_ex_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1016,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_incr_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+986,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9535,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_done_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8919,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_resp_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8917,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i load_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8918,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i store_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5034,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_load_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5035,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_store_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2543,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2542,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_w_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+986,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12378,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_update",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12379,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ctrl_update",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12380,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_update",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5073,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,8);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_offset_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2108,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_type_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2109,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_sign_ext_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2110,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2548,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13355,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13356,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12831,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13465,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_w_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13466,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_h_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13467,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_b_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i split_misaligned_access",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+990,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12833,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5074,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12834,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5075,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12835,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8929,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_or_pmp_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"IDLE", "WAIT_GNT_MIS", "WAIT_RVALID_MIS", 
                                                "WAIT_GNT", 
                                                "WAIT_RVALID_MIS_GNTS_DONE"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(33, "brq_lsu.ls_fsm_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+991,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_cs",33, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9561,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_ns",33, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i WritebackStage",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9537,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i en_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2387,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_type_wb_i",17,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13368,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13364,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_is_compressed_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13365,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_perf_count_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i ready_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2315,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_write_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5151,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_load_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13386,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_store_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+983,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9538,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13391,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_compressed_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12613,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13377,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12831,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_lsu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9532,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_lsu_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_fwd_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12830,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2328,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8919,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8920,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_err_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13390,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_done_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13362,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_write_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2327,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wen_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_waddr_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_waddr_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+2372,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wen_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13468,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+13469+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+2329,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+13471+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_mux",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+2330,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_mux_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+2331,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i we_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+984,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_wdata_wb_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2083,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_we_wb_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_waddr_wb_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+8930,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2111,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+983,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_pc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+985,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_compressed_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2084,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_count_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2085,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_instr_type_q",17, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13473,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5049,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_wdata_wb_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2086,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_we_wb_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2087,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_waddr_wb_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgTriggerEn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgHwBreakNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DataIndTiming",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ShadowCSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ICache",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13806,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPEnable",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPGranularity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPNumRegions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13846,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32M",3, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13847,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RVF",6, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i hart_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5059,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_id_o",19,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_if_o",19,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5060,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_lsu_o",19,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5058,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_tw_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13074,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_init_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13816,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i boot_addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2384,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_access_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr_i",16,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13384,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_i",15,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+9533,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10487,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_software_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+525,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_timer_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+524,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_external_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13817,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_fast_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+5054,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i nmi_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_pending_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+510,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_software",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+511,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_timer",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+512,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_external",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+513,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_fast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 14,0);
        tracep->declBit(c+5055,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_mie_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mepc_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13848,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) lock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13849,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) mode",18,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13850,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) exec",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13851,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) write",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13852,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) read",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13853,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) lock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13854,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) mode",18,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) exec",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13856,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) write",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13857,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) read",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13858+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+-1), 33,0);}}
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_mode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5652,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_cause_i",20,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5653,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_csr_save_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5056,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_depc_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5061,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_single_step_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5062,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreakm_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5063,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreaku_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i trigger_match_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_if_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13368,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+983,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i data_ind_timing_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5051,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_mask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i icache_enable_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_shadow_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_if_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13387,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5592,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_wb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5696,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_mret_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5697,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_dret_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_cause_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5033,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mcause_i",12,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+13388,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtval_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9534,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_insn_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9538,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13391,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_compressed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13392,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i iside_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9539,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i jump_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9540,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9541,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_taken_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5034,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_load_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5035,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_store_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13393,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dside_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13394,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mul_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13395,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i div_wait_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fp_rm_dynamic_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fp_frm_o",8,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32MEnabled",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPAddrWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i SinglePrecision",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DoublePrecision",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13862,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MISA_VALUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10488,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i exception_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5076,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5077,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5078,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5079,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5080,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12836,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12837,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12838,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12839,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12840,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12841,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5081,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12381,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+12842,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12843,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_q",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12844,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_d",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5059,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_q",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10644,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_d",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5082,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5083,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5084,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpp",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5085,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mprv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5086,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q tw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12845,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12846,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12847,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpp",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12848,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mprv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12849,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d tw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12850,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5573,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5574,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5575,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5576,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBit(c+10489,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10490,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10491,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10492,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBit(c+12382,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5087,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12851,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10493,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12852,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10494,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+12853,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5088,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10495,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12854,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13474,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+528,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_software",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+529,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+530,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_external",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+531,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        {
            const char* __VenumItemNames[]
            = {"XDEBUGVER_NO", "XDEBUGVER_STD", "XDEBUGVER_NONSTD"};
            const char* __VenumItemValues[]
            = {"0", "100", "1111"};
            tracep->declDTypeEnum(34, "brq_pkg::x_debug_ver_e", 3, 4, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5089,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q xdebugver",34, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5090,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+5091,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreakm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5092,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5093,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaks",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5094,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaku",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5095,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stepie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5096,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stopcount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5097,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stoptime",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5098,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q cause",20, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5099,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5100,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q mprven",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5101,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q nmip",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5102,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q step",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5103,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q prv",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12383,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d xdebugver",34, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12384,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+12385,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreakm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12387,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaks",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12388,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaku",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12389,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stepie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12390,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stopcount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12391,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stoptime",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12392,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d cause",20, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+12393,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d mprven",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12395,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d nmip",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12396,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d step",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12397,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d prv",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12398,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5056,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10496,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12855,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12856,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5577,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5578,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpp",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5594,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5595,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpp",19, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10645,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+40+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_addr_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+56+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_cfg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);}}
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_csr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13475,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5109,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+12857,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+5158+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);}}
        tracep->declBus(c+13109,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13110,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounterh_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9562,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_incr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+72+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmevent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+5423,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+13111,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_we_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13112,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounterh_we_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9563,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_incr_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5110,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tselect_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13476,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_control_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13477,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_value_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5111,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5112,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5113,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5114,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10497,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10498,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata data_ind_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10500,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata icache_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12858,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10487,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9564,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_we_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9565,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5427,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13478,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_priv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13479,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_boot_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5424,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_csr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5428,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_dyn_mod",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13480,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_dyn_mod",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5421,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+13863,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13864,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpp",19, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+13866,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mprv",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13867,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL tw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL xdebugver",34, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+13869,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+13870,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreakm",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaks",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13873,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaku",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13874,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stepie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13875,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stopcount",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13876,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stoptime",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13877,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL cause",20, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13878,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13879,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL mprven",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13880,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL nmip",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13881,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL step",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13882,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL prv",19, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+13883,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpie",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpp",19, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmcounter_incr unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13884,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13113,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+13114,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+9566,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs DbgHwNumLen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10502,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5115,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+10503,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5222,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+5223+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBit(c+13481,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13115,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13116,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5241,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs trigger_match",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13885,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs TSelectRdataPadlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10504,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dit unused_dit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10506,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10507,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_icache unused_icen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12859,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+12850,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5116,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5116,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12399,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12841,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5117,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5117,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12860,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12842,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5118,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5118,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12861,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12843,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2112,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2112,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10493,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12852,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13890,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 17,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10508,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
        tracep->declBit(c+12382,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5579,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 17,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5579,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12851,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5087,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5087,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10494,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+12853,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10495,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12854,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5088,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5088,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13474,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13893,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12400,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12398,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5119,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5119,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10496,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12855,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5056,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5056,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12856,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5596,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10645,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5580,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5580,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5152,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10645,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+10645,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+13895,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i CounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13482,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_inc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13117,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counterh_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13118,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+5120,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+5120,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+13119,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_upd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+13121,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_load",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+13123,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13124,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5120,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+13895,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i CounterWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13483,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_inc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13126,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counterh_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13127,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+5122,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+5122,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+13128,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_upd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+13130,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_load",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+13132,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13133,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5122,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+12858,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5124,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5124,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10502,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13481,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5115,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5115,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10503,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13135,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5125,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5125,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13136,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5126,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5126,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10503,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13137,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5127,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5127,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ShadowCopy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10501,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13138,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5128,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_error_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5128,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13897,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13898,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13899,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features EnableNanBox",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13900,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13901,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"DISABLED", "PARALLEL", "MERGED"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(35, "fpnew_pkg::unit_type_t", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        {
            const char* __VenumItemNames[]
            = {"BEFORE", "AFTER", "INSIDE", "DISTRIBUTED"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(36, "fpnew_pkg::pipe_config_t", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"INT8", "INT16", "INT32", "INT64"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(37, "fpnew_pkg::int_format_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_OPGROUPS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+12622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_ext",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] NUM_OPS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13486,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] slice_inputs unnamedblk1 fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] NUM_OPS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13487,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5705,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5706,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5707,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5708,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5709,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] slice_inputs unnamedblk1 fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] NUM_OPS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13488,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5710,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5714,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] slice_inputs unnamedblk1 fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] NUM_OPS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13489,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] slice_inputs unnamedblk1 fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter NumIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter ExtPrio",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter AxiVldRdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter LockIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter FairArb",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter IdxWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter rr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o tag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10540,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10541,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10542,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10543,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13490,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gnt_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13491,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter req_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter rr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr rr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10544,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10545,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10546,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10548,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10549,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10550,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5655,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5656,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10544,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10546,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10549,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10551,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10552,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10553,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10545,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10562,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10563,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"ADDMUL", "DIVSQRT", "NONCOMP", "CONV"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(38, "fpnew_pkg::opgroup_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13486,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5715,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5716,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+12648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5717,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6652,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6653,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6655,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6656,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6657,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6658,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6659,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6660,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6661,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6662,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6663,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6664,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6665,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6666,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6667,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6668,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6669,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6670,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6671,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6673,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6675,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6676,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6677,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6678,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6683,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6684,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6687,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6689,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[1] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[2] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[3] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[4] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter NumIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter ExtPrio",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter AxiVldRdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter LockIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter FairArb",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter IdxWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter rr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5716,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+6651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6652,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6653,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6655,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6656,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6657,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6658,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6659,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6660,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6661,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6662,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6663,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6664,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6665,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6666,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6667,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6668,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6669,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6670,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6671,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6673,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6675,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6676,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6677,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6678,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6683,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6684,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6687,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6689,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o ext_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o tag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5666,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5667,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5668,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5669,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5670,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5671,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5673,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12652,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12653,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12655,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12656,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12657,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12658,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12659,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12660,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12661,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12662,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12663,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12664,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12665,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12666,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12667,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12668,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12669,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12670,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12671,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12673,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12675,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12676,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12677,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12678,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12683,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12684,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12685,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12686,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12687,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12689,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12691,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12692,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12696,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12697,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12698,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12699,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gnt_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+13495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter req_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+5129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter rr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5716,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5657,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5658,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5659,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5718,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10577,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FpFormat",9, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13927,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6378,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6379,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6380,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6382,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13928,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_LANES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_regular_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_class_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_vec_class_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        {
            const char* __VenumItemNames[]
            = {"NEGINF", "NEGNORM", "NEGSUBNORM", "NEGZERO", 
                                                "POSZERO", 
                                                "POSSUBNORM", 
                                                "POSNORM", 
                                                "POSINF", 
                                                "SNAN", 
                                                "QNAN"};
            const char* __VenumItemValues[]
            = {"1", "10", "100", "1000", "10000", "100000", 
                                                "1000000", 
                                                "10000000", 
                                                "100000000", 
                                                "1000000000"};
            tracep->declDTypeEnum(39, "fpnew_pkg::classmask_e", 10, 10, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13930,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_class_mask(0)",39, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_tags(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13932,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_vectorial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_is_class",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_vector",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_class",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice CLASS_VEC_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+6383,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6384,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6385,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6386,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6387,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13934,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma FpFormat",9, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13935,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operands_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma aux_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13937,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma aux_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13939,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma BIAS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13940,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma PRECISION_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma LOWER_SUM_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma LZC_RESULT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma EXP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma SHIFT_AMOUNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NUM_INP_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NUM_MID_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NUM_OUT_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_operands_q(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_operands_q(0)(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_operands_q(0)(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_is_boxed_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_rnd_mode_q(0)",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_op_q(0)",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_op_mod_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+6107,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6108,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_a sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_a exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_a mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+5283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_b sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_b exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_b mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+5286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_c sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_c exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_c mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma any_operand_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma any_operand_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma signalling_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma effective_subtraction",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tentative_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_is_special",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+5291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+5292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_addend",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_product",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_difference",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tentative_exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_shamt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+5321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mantissa_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+5322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mantissa_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+6161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mantissa_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declQuad(c+5323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma product",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
        tracep->declArray(c+5325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma product_shifted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 75,0);
        tracep->declArray(c+6162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_after_shift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 75,0);
        tracep->declBus(c+6165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_sticky_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+6166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sticky_before_add",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declArray(c+5328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_shifted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 75,0);
        tracep->declBit(c+5331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inject_carry_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declArray(c+6167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_raw",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 76,0);
        tracep->declBit(c+6170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_carry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declArray(c+6171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 75,0);
        tracep->declBit(c+13504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma effective_subtraction_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_product_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_difference_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tentative_exponent_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_shamt_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBit(c+6166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sticky_before_add_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declArray(c+6171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 75,0);
        tracep->declBit(c+13504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_sign_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rnd_mode_q",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+6291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_is_special_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result_q sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result_q exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result_q mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_eff_sub_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_exp_prod_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_exp_diff_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_tent_exp_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+6160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_add_shamt_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_sticky_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declArray(c+6171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_sum_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 75,0);
        tracep->declBus(c+13504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_final_sign_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_rnd_mode_q(0)",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_res_is_spec_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+6292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_res_q(0) sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_res_q(0) exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_res_q(0) mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declQuad(c+6174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_lower",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 50,0);
        tracep->declBus(c+6211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma leading_zero_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6212,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma leading_zero_count_sgn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBit(c+6213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma lzc_zeroes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma norm_shamt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+12702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma normalized_exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declArray(c+12703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_shifted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 76,0);
        tracep->declBus(c+12706,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 24,0);
        tracep->declQuad(c+12707,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_sticky_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 50,0);
        tracep->declBit(c+13506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sticky_after_norm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12709,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBit(c+13504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12710,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_abs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 30,0);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma round_sticky_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12714,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma of_before_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12715,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma of_after_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12716,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma uf_before_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12717,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma uf_after_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12718,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rounded_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rounded_abs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 30,0);
        tracep->declBus(c+13508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12720,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12721,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12722,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12723,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12724,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_d sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13510,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_d exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_d mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_result_q(0) sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13510,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_result_q(0) exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_result_q(0) mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13944,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs FpFormat",9, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs NumOperands",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs operands_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+6107,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_normal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6108,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_subnormal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_zero",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_inf",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_nan",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_signalling",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_quiet",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_boxed",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_normal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_subnormal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_zero",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_inf",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_nan",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_signalling",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_quiet",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_boxed",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_normal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_subnormal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_zero",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_inf",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_nan",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_signalling",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_quiet",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_boxed",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+6176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] value sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] value exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] value mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6184,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6186,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] value sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6188,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] value exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] value mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6190,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] value sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] value exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] value mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6208,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+6174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+6211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+6213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+175,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declQuad(c+6214,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+6216,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6218,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6222,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6230,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6232,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(53)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(54)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(55)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(56)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(57)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(58)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(59)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(60)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(61)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(62)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(63)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declQuad(c+6209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 50,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13885,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding AbsWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding abs_value_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 30,0);
        tracep->declBit(c+13504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding sign_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding round_sticky_bits_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding effective_subtraction_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding abs_rounded_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 30,0);
        tracep->declBit(c+13507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding sign_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12718,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding exact_zero_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding round_up",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13945,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5705,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5706,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5707,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5708,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5709,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13487,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13513,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12725,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12728,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12729,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12732,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+9571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+9572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+9573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12728,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12729,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[1] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[2] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[3] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[4] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice FMT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice REG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter NumIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter ExtPrio",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter AxiVldRdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter LockIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter FairArb",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter IdxWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter rr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+9572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+5608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12728,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12729,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o ext_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o tag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12728,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12729,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12740,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12741,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12742,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12743,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12744,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12745,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12746,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12747,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12748,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12749,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12750,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12751,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12752,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12753,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12754,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12755,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12756,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12757,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12758,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12759,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12763,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12766,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12767,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12768,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12769,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12770,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12771,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12772,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12773,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12774,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12776,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12777,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12778,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12779,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12780,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12781,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12782,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12783,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12784,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gnt_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+13516,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter req_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+5130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter rr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5041,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5042,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+5344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+184,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+186,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+188,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5371,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13953,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice FpFmtConfig",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13954,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice IntFmtConfig",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5705,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5706,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5707,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5708,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5709,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12785,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12787,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12788,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12789,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_LANES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice FMT_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice AUX_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+9574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice aux_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_is_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_is_cpk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_vec_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13957,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_up_cast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_down_cast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12790,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12793,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+190,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13958,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice conv_slice_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13959,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2094,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2095,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2096,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2097,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2098,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_vector",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt_is_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_cpk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_vec_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5741,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_1op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5742,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5743,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5744,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5745,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5746,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice boxed_2op unnamedblk1 fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] MAX_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13966,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] local_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi FpFmtConfig",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5742,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5743,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5744,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5745,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5746,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi aux_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi aux_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+9575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NUM_INP_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NUM_OUT_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi rnd_mode_q",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi op_q",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi dst_fmt_q",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_operands_q(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_operands_q(0)(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_rnd_mode_q(0)",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_op_q(0)",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_dst_fmt_q(0)",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi divsqrt_fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declQuad(c+5293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi divsqrt_operands(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi divsqrt_operands(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi input_is_fp8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi div_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi sqrt_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12802,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi op_starting",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9577,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi hold_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi data_is_held",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"IDLE", "BUSY", "HOLD"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(40, "fpnew_divsqrt_multi.fsm_state_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+2114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi state_q",40, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi state_d",40, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_is_fp8_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_tag_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_aux_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declQuad(c+13522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+13524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi adjusted_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2088,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_result_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10475,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10476,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10477,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2089,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2090,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2091,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2092,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2093,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_result_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+9575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Clk_CI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Rst_RBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Div_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Sqrt_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Operand_a_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+5299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Operand_b_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei RM_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Precision_ctl_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Format_sel_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Kill_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+13522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Result_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+10480,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Fflags_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+2348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Ready_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Done_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Exp_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Exp_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declQuad(c+2116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Mant_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+2118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Mant_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Exp_z_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declQuad(c+2317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Mant_z_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,0);
        tracep->declBit(c+5132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Sign_z_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Start_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei RM_dly_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+2120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Div_enable_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Sqrt_enable_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Inf_a_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Inf_b_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Zero_a_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Zero_b_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei NaN_a_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei NaN_b_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei SNaN_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Special_case_SB",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Special_case_dly_SB",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Full_precision_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP32_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP64_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP16_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP16ALT_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Clk_CI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Rst_RBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Div_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sqrt_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Ready_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+5297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Operand_a_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+5299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Operand_b_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Format_sel_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+12803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Start_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_DO_norm",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_DO_norm",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declQuad(c+2116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_DO_norm",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declQuad(c+2118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_DO_norm",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declBus(c+5590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_dly_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_z_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_a_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_b_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_a_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_b_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_a_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_b_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 SNaN_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Special_case_SBO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Special_case_dly_SBO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Hb_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Hb_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+5304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declQuad(c+5305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_NonH_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 51,0);
        tracep->declQuad(c+5307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_NonH_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 51,0);
        tracep->declQuad(c+5797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+5799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declBit(c+5309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Start_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_prenorm_zero_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_prenorm_zero_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_prenorm_zero_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_prenorm_zero_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_prenorm_Inf_NaN_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_prenorm_Inf_NaN_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_prenorm_QNaN_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_prenorm_SNaN_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_prenorm_QNaN_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_prenorm_SNaN_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_a_SN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_a_SP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_b_SN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_b_SP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_a_SN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_a_SP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_b_SN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_b_SP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_a_SN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_a_SP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_b_SN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_b_SP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 SNaN_SN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 SNaN_SP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_z_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_z_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_leadingOne_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_leadingOne_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+5807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_zero_S_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_zero_S_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_norm_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+2116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_norm_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declBus(c+13530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_norm_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_norm_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declQuad(c+13531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_norm_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+2118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_norm_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declBus(c+13533,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_norm_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_norm_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+5797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declBus(c+5805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+5807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+208,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+210,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+212,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+214,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+215,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+216,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+218,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+222,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+230,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+232,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declQuad(c+5809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+5811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5813,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5816,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5817,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5819,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5820,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5821,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5824,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5826,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5827,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5828,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5831,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5832,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5833,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5834,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5835,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5836,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5837,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5838,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5839,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5840,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5841,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5843,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5845,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5846,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5847,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5848,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5849,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5850,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5851,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5852,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5853,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5854,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5855,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5856,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5857,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5858,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5859,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5860,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5861,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5862,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5864,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(53)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5865,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(54)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5866,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(55)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5867,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(56)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(57)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5869,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(58)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5870,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(59)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(60)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(61)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5873,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(62)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5874,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(63)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declQuad(c+5801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declBus(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+5799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declBus(c+5806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+5808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declQuad(c+5875,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5883,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5884,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5885,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5887,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5890,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5891,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5892,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5893,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5894,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5895,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5897,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5898,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5899,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5900,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5901,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5927,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5928,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5930,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(53)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(54)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5932,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(55)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(56)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5934,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(57)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5935,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(58)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(59)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5937,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(60)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(61)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5939,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(62)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5940,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(63)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declQuad(c+5803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declBus(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Clk_CI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Rst_RBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Div_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Sqrt_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Kill_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Special_case_SBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Special_case_dly_SBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Precision_ctl_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Format_sel_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declQuad(c+2116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Mant_a_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declQuad(c+2118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Mant_b_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Exp_a_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Exp_b_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+2120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Div_enable_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Sqrt_enable_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Full_precision_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP32_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP64_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP16_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP16ALT_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Ready_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Done_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Mant_z_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 56,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Exp_z_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+2128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Div_start_dly_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Sqrt_start_dly_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Clk_CI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Rst_RBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12803,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Start_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Kill_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Special_case_SBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Special_case_dly_SBI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Precision_ctl_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Format_sel_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declQuad(c+2116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Numerator_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_num_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declQuad(c+2118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 52,0);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_den_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+2128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_dly_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_start_dly_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_enable_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_enable_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Full_precision_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP32_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP64_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP16_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP16ALT_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Ready_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Done_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Mant_result_prenorm_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 56,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_result_prenorm_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declQuad(c+13534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Partial_remainder_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Partial_remainder_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Quotient_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,0);
        tracep->declQuad(c+2134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Numerator_se_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 53,0);
        tracep->declQuad(c+2136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_se_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 53,0);
        tracep->declQuad(c+2319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_se_DB",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 53,0);
        tracep->declQuad(c+2321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Mant_D_sqrt_Norm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 53,0);
        tracep->declBus(c+2138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Format_sel_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Precision_ctl_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+5597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 State_ctl_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+2140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 State_Two_iteration_unit_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+2141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 State_Four_iteration_unit_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+2128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_dly_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_start_dly_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Crtl_cnt_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+5598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Start_dly_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Fsm_enable_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Final_state_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+2149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+2152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+2153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+2154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+2155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+2156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBus(c+2157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBus(c+2158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+2159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_17",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_18",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 17,0);
        tracep->declBus(c+2161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_19",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 18,0);
        tracep->declBus(c+2162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_20",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+2163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_21",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
        tracep->declBus(c+2164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_22",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 21,0);
        tracep->declBus(c+2165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_23",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBus(c+2166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_24",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+2167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 24,0);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_26",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_27",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_28",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 27,0);
        tracep->declBus(c+2171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_29",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_30",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 29,0);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_31",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 30,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+2175,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_33",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+2177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_34",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declQuad(c+2179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_35",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+2181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_36",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+2183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_37",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 36,0);
        tracep->declQuad(c+2185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_38",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declQuad(c+2187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_39",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 38,0);
        tracep->declQuad(c+2189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_40",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 39,0);
        tracep->declQuad(c+2191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_41",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declQuad(c+2193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_42",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 41,0);
        tracep->declQuad(c+2195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_43",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 42,0);
        tracep->declQuad(c+2197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_44",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 43,0);
        tracep->declQuad(c+2199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_45",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
        tracep->declQuad(c+2201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_46",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 45,0);
        tracep->declQuad(c+2203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_47",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 46,0);
        tracep->declQuad(c+2205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_48",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
        tracep->declQuad(c+2207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_49",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 48,0);
        tracep->declQuad(c+2209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_50",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 49,0);
        tracep->declQuad(c+2211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_51",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 50,0);
        tracep->declQuad(c+2213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_52",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 51,0);
        tracep->declQuad(c+2215,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_53",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+2217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_54",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 53,0);
        tracep->declQuad(c+2219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_55",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 54,0);
        tracep->declQuad(c+2221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_56",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 55,0);
        tracep->declQuad(c+2132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_57",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,0);
        tracep->declQuad(c+13971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_58",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_59",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 58,0);
        tracep->declQuad(c+13975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_60",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 59,0);
        tracep->declBus(c+2418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2230,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+2231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+2232,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+2233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBus(c+2234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+2235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 18,0);
        tracep->declBus(c+2236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
        tracep->declBus(c+2237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 24,0);
        tracep->declBus(c+2239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
        tracep->declBus(c+2240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+2241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 30,0);
        tracep->declQuad(c+2242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+2244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_17",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+2246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_18",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 36,0);
        tracep->declQuad(c+2248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_19",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 38,0);
        tracep->declQuad(c+2250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_20",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declQuad(c+2252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_21",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 42,0);
        tracep->declQuad(c+2254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_22",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
        tracep->declQuad(c+2256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_23",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 46,0);
        tracep->declQuad(c+2258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_24",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 48,0);
        tracep->declQuad(c+2260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_25",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 50,0);
        tracep->declQuad(c+2262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_26",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+2264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_27",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 54,0);
        tracep->declQuad(c+2266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_28",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,0);
        tracep->declBus(c+2419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+2423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBus(c+2424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+2425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+2426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,0);
        tracep->declBus(c+2428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,0);
        tracep->declBus(c+2429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declQuad(c+2430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+2432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declQuad(c+2434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declQuad(c+2436,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 43,0);
        tracep->declQuad(c+2438,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_15",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 46,0);
        tracep->declQuad(c+2440,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 49,0);
        tracep->declQuad(c+2442,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_17",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+2444,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_18",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 55,0);
        tracep->declQuad(c+2268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_19",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 58,0);
        tracep->declQuad(c+13977,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_20",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 61,0);
        tracep->declBus(c+2446,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+2271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+2272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBus(c+2273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 18,0);
        tracep->declBus(c+2274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBus(c+2275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 26,0);
        tracep->declBus(c+2276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 30,0);
        tracep->declQuad(c+2277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 34,0);
        tracep->declQuad(c+2279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_9",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 38,0);
        tracep->declQuad(c+2281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_10",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 42,0);
        tracep->declQuad(c+2283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_11",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 46,0);
        tracep->declQuad(c+2285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_12",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 50,0);
        tracep->declQuad(c+2287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_13",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 54,0);
        tracep->declQuad(c+2289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 58,0);
        tracep->declQuad(c+2223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2447,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2449,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2451,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2453,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2455,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2457,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13541,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13981,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13543,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+2349+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_DI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+2409+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_DO",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
        tracep->declBit(c+13983,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_carry_DO",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+2459+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+2467+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+13545+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_a_BMASK_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+2475+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_b_BMASK_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+10647+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_carry_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+10651+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_sum_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+2483+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_sum_AMASK_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 57,0);}}
        tracep->declBus(c+2491,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_quotinent_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declQuad(c+2353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_se_format_DB",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+2325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 First_iteration_cell_div_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13553,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 First_iteration_cell_div_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declBit(c+2225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_first_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+2291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sec_iteration_cell_div_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sec_iteration_cell_div_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declBit(c+2492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_sec_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+2293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Thi_iteration_cell_div_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Thi_iteration_cell_div_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declBit(c+2493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_thi_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Fou_iteration_cell_div_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declQuad(c+13986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Fou_iteration_cell_div_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        tracep->declBit(c+13988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_fou_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Mask_bits_ctl_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 57,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+5395+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_enable_SI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+5599+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_dly_SI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+5399+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_enable_SI",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        tracep->declQuad(c+13559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Quotient_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,0);
        tracep->declBus(c+13561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_result_prenorm_DN",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_result_prenorm_DP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+2226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_add_a_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13562,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_add_b_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13563,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_add_c_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+5603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 C_BIAS_AONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+5604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 C_HALF_BIAS",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+2494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt A_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declQuad(c+2496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt B_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declBit(c+5403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Div_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Div_start_dly_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Sqrt_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt D_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt D_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declQuad(c+2506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Sum_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declBit(c+2508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Carry_out_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt D_carry_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Sqrt_cin_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Cin_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+2498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt A_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declQuad(c+2500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt B_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declBit(c+5405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Div_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Div_start_dly_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Sqrt_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt D_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt D_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declQuad(c+2509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Sum_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declBit(c+2511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Carry_out_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt D_carry_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Sqrt_cin_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Cin_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+2502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt A_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declQuad(c+2504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt B_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declBit(c+5407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Div_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Div_start_dly_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Sqrt_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt D_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt D_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declQuad(c+2512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Sum_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 57,0);
        tracep->declBit(c+2514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Carry_out_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt D_carry_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Sqrt_cin_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Cin_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+2317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_in_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 56,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_in_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+5132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Sign_in_DI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Div_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Sqrt_enable_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Inf_a_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Inf_b_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Zero_a_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Zero_b_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 NaN_a_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 NaN_b_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 SNaN_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 RM_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+2123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Full_precision_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP32_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP64_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP16_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP16ALT_SI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+13522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Result_DO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+10480,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Fflags_SO",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+5409,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Sign_res_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 NV_OP_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_OF_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_UF_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Div_Zero_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 In_Exact_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+5411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_res_norm_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declBus(c+5413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_res_norm_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+5139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP64_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+5140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP32_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+5141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP16_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+5142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP16ALT_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+5143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Num_RS_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declQuad(c+13571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_RS_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+13573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_forsticky_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,0);
        tracep->declBus(c+5144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_subOne_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+10481,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_lower_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10482,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_sticky_bit_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+5414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_forround_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,0);
        tracep->declQuad(c+10483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_upper_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+10509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_upperRounded_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 53,0);
        tracep->declBit(c+10485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_roundUp_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10486,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_rounded_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_renorm_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_roundUp_Vector_S",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 52,0);
        tracep->declQuad(c+10512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_res_round_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 51,0);
        tracep->declBus(c+13577,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_res_round_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declQuad(c+13578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_before_format_ctl_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 51,0);
        tracep->declBus(c+13580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_before_format_ctl_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+13992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13993,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13994,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5710,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5714,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13488,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6563,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5720,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5721,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+12812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5722,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6371,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6372,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[1] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[2] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[3] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[4] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter NumIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter ExtPrio",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter AxiVldRdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter LockIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter FairArb",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter IdxWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter rr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5721,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+6333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6371,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6372,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o ext_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o tag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5675,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5676,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5677,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5678,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6577,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6592,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6593,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6594,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6595,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6596,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6599,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6600,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12813,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gnt_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+13583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter req_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+5145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter rr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5721,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5660,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5661,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5662,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5723,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5724,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10592,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10593,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10594,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10595,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10596,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10599,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+10588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10600,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13999,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FpFormat",9, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14001,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5725,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_LANES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_regular_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_class_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_vec_class_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_class_mask(0)",39, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_tags(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_vectorial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+2361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_is_class",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_vector",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_class",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice CLASS_VEC_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+6311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14006,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp FpFormat",9, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5725,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp aux_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_mask_o",39,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+2361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp is_class_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp aux_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp NUM_INP_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp NUM_OUT_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5728,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_operands_q(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5729,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_operands_q(0)(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5725,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_is_boxed_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_rnd_mode_q(0)",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_op_q(0)",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_op_mod_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5747,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5748,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5749,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5750,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5751,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5752,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5753,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5754,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5755,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5756,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5757,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5758,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5759,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5732,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+5733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_b sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_b exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_b mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+5747,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5748,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5749,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5750,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5751,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5752,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5753,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5754,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5755,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5756,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5757,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5758,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5759,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5763,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp any_operand_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp any_operand_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5787,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp signalling_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5788,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operands_equal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a_smaller",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5789,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_result sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5790,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_result exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_result mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+14011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13592,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_extension_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13593,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_result sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13594,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_result exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13595,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_result mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_extension_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_result sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_result exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_result mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_extension_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_extension_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_mask_d",39, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBit(c+6326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_d sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_d exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_d mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+2366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp extension_bit_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp is_class_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_result_q(0) sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_result_q(0) exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_result_q(0) mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+2366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_extension_bit_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_class_mask_q(0)",39, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+2361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_is_class_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sign_injections sign_a",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5793,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sign_injections sign_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14016,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a FpFormat",9, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a NumOperands",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5725,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5747,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_normal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5748,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_subnormal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5749,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_zero",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5750,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_inf",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5751,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_nan",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5752,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_signalling",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5753,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_quiet",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5754,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_boxed",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5755,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_normal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5756,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_subnormal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5757,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_zero",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5758,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_inf",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5759,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_nan",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_signalling",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_quiet",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_boxed",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] value sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] value exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5766,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] value mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+5767,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5768,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5769,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5770,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5771,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5772,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5773,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5774,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] value sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5776,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] value exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5777,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] value mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+5778,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5779,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5780,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5781,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5782,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5783,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5784,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5785,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14017,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14018,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14019,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13489,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13596,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6388,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6394,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6395,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5737,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+12816,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6396,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6398,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6409,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6412,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6435,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    }
}

void VAzadi_top_verilator::traceInitSub1(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+6389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6437,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6438,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[1] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[2] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[3] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[4] ANY_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice FMT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice REG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter NumIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter ExtPrio",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter AxiVldRdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter LockIn",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter FairArb",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter IdxWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter rr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12816,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+6396,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6398,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6409,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6412,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status NV",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status DZ",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status OF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status UF",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status NX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) ext_bit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6435,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6437,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o ext_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6438,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o tag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5683,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5684,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5685,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5686,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5687,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5689,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6437,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6438,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6440,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6441,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6442,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6443,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6444,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6445,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6446,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6447,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6448,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6449,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6450,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6451,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6452,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6453,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6454,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6455,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6456,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6457,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6458,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6459,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6460,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6461,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6462,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6463,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6464,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6465,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6466,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6467,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6468,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6469,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6470,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6471,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6472,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6473,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6474,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6475,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6476,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6477,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6479,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6480,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6481,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6482,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6486,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12817,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gnt_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+13598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter req_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+5146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter rr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter req_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13599,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5372,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14021,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5663,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5664,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5665,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+5740,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+5372,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5378,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5379,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5380,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5382,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5383,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5384,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+5373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+5385,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5386,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5387,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5388,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice OpGroup",38, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice FpFmtConfig",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice IntFmtConfig",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_OPERANDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13600,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6487,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6488,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6489,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6490,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6491,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_LANES",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice FMT_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice AUX_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_in_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice aux_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+2363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_is_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5691,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_is_cpk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_vec_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_up_cast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5944,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_down_cast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice conv_slice_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_ext_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5692,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_vector",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt_is_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5691,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_cpk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_vec_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_1op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5953,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5954,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5955,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice boxed_2op unnamedblk1 fmt",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] MAX_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14035,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+6502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] local_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane in_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5957,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5958,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5959,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[0] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[1] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[2] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[3] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_target_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14037,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi FpFmtConfig",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14038,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi IntFmtConfig",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NumPipeRegs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14039,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi operands_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_i",7,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_mod_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_fmt_i",9,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_fmt_i",37,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+14040,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi tag_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi aux_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi in_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi in_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi result_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o NV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o DZ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o OF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o UF",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o NX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi extension_bit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14041,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi tag_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi aux_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi busy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi MAX_INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14042,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_FORMAT exp_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14043,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_FORMAT man_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13939,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_BIAS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi INT_MAN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi LZC_RESULT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi INT_EXP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_INP_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_MID_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_OUT_REGS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi operands_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi is_boxed_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_mod_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_fmt_q",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_fmt_q",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_fmt_q",37, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_operands_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_is_boxed_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_rnd_mode_q(0)",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_op_q(0)",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_op_mod_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+2416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_src_fmt_q(0)",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_dst_fmt_q(0)",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_int_fmt_q(0)",37, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+2365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_is_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_is_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi encoded_mant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+5964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+5965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+5966,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+5967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+5968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBit(c+5973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5977,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5978,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5980,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5981,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5983,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5993,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5994,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5999,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6001,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6006,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6016,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6017,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6018,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6019,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5945,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_bias",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+13615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_exp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+13616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+2417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBit(c+6020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_exp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+6065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_mant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mant_is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_input_exp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+6066,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_input_exp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+6067,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi renorm_shamt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6068,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi renorm_shamt_sgn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+13620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi destination_exp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBit(c+6020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_sign_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_exp_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+6065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_mant_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi destination_exp_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBit(c+2365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_is_int_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_is_int_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6021,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mant_is_zero_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_mod_q2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rnd_mode_q",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_fmt_q2",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_fmt_q2",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_fmt_q2",37, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_input_sign_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_input_exp_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+6065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_input_mant_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_dest_exp_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+2365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_src_is_int_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+2363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_dst_is_int_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+6021,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_mant_zero_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+2332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_op_mod_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_rnd_mode_q(0)",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_src_fmt_q(0)",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_dst_fmt_q(0)",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_int_fmt_q(0)",37, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi final_exp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declArray(c+6509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi preshift_mant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 64,0);
        tracep->declArray(c+6512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi destination_mant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 64,0);
        tracep->declBus(c+6515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi final_mant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBus(c+6516,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi final_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi denorm_shamt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_round_sticky_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_round_sticky_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi round_sticky_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi of_before_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi uf_before_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14044,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_FP_STICKY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13884,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_INT_STICKY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+6523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi pre_round_abs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi of_after_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi uf_after_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6529,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_of_after_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6532,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_uf_after_round",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6533,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6535,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_abs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi result_true_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_int_res",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6540,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_int_res_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6541,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6542,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6543,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6544,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6545,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_result_is_special",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6035,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6037,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+14045,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6546,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_result_is_special",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6038,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6039,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6040,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6041,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6548,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6550,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6551,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6552,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6553,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6069,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6070,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6071,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6072,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6073,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6074,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6562,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi result_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi extension_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_result_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) NV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) DZ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) OF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) UF",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) NX",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_ext_bit_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_tag_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_aux_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[1] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14046,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[1] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[2] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[2] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[3] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[3] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[4] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[4] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[0] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[1] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[2] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[3] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[0] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[0] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[1] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14046,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[1] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[2] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[2] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[3] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[3] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[4] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[4] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[0] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[1] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[2] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[3] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[0] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[0] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[1] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14046,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[1] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[2] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[2] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[3] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[3] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[4] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[4] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14047,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] QNAN_EXPONENT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14048,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] QNAN_MANTISSA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 22,0);
        tracep->declBus(c+6042,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] active_format special_results special_res",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14046,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] QNAN_EXPONENT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declQuad(c+14050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] QNAN_MANTISSA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14052,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] QNAN_EXPONENT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14053,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] QNAN_MANTISSA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 9,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14052,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] QNAN_EXPONENT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14054,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] QNAN_MANTISSA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] FP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14047,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] QNAN_EXPONENT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14055,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] QNAN_MANTISSA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[0] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[1] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[2] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+6043,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[2] active_format special_results special_res",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[3] INT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6067,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+13618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6075,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6076,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6077,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6080,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6081,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6082,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6083,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6084,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6085,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6087,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6088,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6089,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6090,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6091,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6094,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6096,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6097,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6098,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6105,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6106,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6044,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding AbsWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+6523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding abs_value_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding sign_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding round_sticky_bits_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding rnd_mode_i",8,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding effective_subtraction_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding abs_rounded_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding sign_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding exact_zero_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding round_up",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14056,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier FpFormat",9, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier NumOperands",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier operands_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6045,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier is_boxed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+6046,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_normal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6047,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_subnormal",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6048,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_zero",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_inf",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_nan",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6051,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_signalling",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6052,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_quiet",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6053,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_boxed",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier EXP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier MAN_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+6054,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6055,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value exponent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6056,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value mantissa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBit(c+6057,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_boxed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6058,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_normal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6059,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_inf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_nan",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_signalling",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_quiet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_subnormal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i RV32E",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DummyInstructions",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i test_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2334,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2516,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2517,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i waddr_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12830,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i wdata_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2328,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i NUM_WORDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1986,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1987,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1988,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1989,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1990,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1991,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1992,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1993,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1994,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1995,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1996,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1997,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1998,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1999,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2000,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2001,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2002,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2003,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2004,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2005,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2006,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2007,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2008,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2009,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2010,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2011,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2012,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2013,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2014,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2015,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2016,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2017,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2018,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2019,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2020,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2021,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2022,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2023,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2024,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2025,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2026,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2027,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2028,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2029,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2030,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2031,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2032,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2033,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2034,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2035,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2036,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2037,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2038,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2039,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2040,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2041,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2042,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2043,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2044,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2045,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2046,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2047,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2048,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12862,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i unused_test_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_decoder unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14057,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file RVF",6, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file DataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+13358,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_a_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_b_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+2515,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_c_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+13623,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_c_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file waddr_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+12830,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file wdata_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9542,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file NUM_WORDS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+2049,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2050,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2051,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2052,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2053,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2054,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2055,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2056,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2057,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2058,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2059,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2060,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2061,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2062,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2063,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2064,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2065,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2066,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2067,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2068,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2069,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2070,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2071,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2072,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2073,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2074,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2075,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2076,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2077,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2078,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2079,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2080,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2049,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2050,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2051,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2052,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2053,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2054,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2055,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2056,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2057,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2058,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2059,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2060,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2061,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2062,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2063,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2064,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2065,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2066,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2067,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2068,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2069,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2070,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2071,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2072,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2073,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2074,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2075,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2076,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2077,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2078,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2079,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2080,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12863,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_dec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_decoder unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top intr_interface MAX_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top intr_interface clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top intr_interface reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9603,"Azadi_top_verilator top_verilator u_top intr_interface req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13070,"Azadi_top_verilator top_verilator u_top intr_interface gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9604,"Azadi_top_verilator top_verilator u_top intr_interface addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top intr_interface we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator u_top intr_interface wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator u_top intr_interface be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+13071,"Azadi_top_verilator top_verilator u_top intr_interface valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator u_top intr_interface rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13073,"Azadi_top_verilator top_verilator u_top intr_interface err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9592,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13061,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_top intr_interface WordSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5044,"Azadi_top_verilator top_verilator u_top intr_interface tl_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator u_top intr_interface tl_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator u_top intr_interface rddata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 ReqNumW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13139,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 source_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5045,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 source_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator u_top data_interface MAX_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_top data_interface clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_top data_interface reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+623,"Azadi_top_verilator top_verilator u_top data_interface req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8910,"Azadi_top_verilator top_verilator u_top data_interface gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2542,"Azadi_top_verilator top_verilator u_top data_interface addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2371,"Azadi_top_verilator top_verilator u_top data_interface we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13356,"Azadi_top_verilator top_verilator u_top data_interface wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13355,"Azadi_top_verilator top_verilator u_top data_interface be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+8911,"Azadi_top_verilator top_verilator u_top data_interface valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8912,"Azadi_top_verilator top_verilator u_top data_interface rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8913,"Azadi_top_verilator top_verilator u_top data_interface err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_top data_interface WordSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+544,"Azadi_top_verilator top_verilator u_top data_interface tl_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13624,"Azadi_top_verilator top_verilator u_top data_interface tl_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8912,"Azadi_top_verilator top_verilator u_top data_interface rddata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_top data_interface genblk2 ReqNumW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+12864,"Azadi_top_verilator top_verilator u_top data_interface genblk2 source_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+545,"Azadi_top_verilator top_verilator u_top data_interface genblk2 source_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator debug_module NrHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13801,"Azadi_top_verilator top_verilator debug_module IdcodeValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator debug_module DirectDmiTap",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator debug_module testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator debug_module ndmreset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator debug_module dmactive_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+508,"Azadi_top_verilator top_verilator debug_module debug_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator debug_module unavailable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+9594,"Azadi_top_verilator top_verilator debug_module tl_d_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator debug_module tl_d_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9596,"Azadi_top_verilator top_verilator debug_module tl_d_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9597,"Azadi_top_verilator top_verilator debug_module tl_d_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9598,"Azadi_top_verilator top_verilator debug_module tl_d_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9599,"Azadi_top_verilator top_verilator debug_module tl_d_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9600,"Azadi_top_verilator top_verilator debug_module tl_d_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9601,"Azadi_top_verilator top_verilator debug_module tl_d_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9602,"Azadi_top_verilator top_verilator debug_module tl_d_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"Azadi_top_verilator top_verilator debug_module tl_d_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1938,"Azadi_top_verilator top_verilator debug_module tl_d_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1939,"Azadi_top_verilator top_verilator debug_module tl_d_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1940,"Azadi_top_verilator top_verilator debug_module tl_d_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1941,"Azadi_top_verilator top_verilator debug_module tl_d_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1942,"Azadi_top_verilator top_verilator debug_module tl_d_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1943,"Azadi_top_verilator top_verilator debug_module tl_d_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1944,"Azadi_top_verilator top_verilator debug_module tl_d_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1945,"Azadi_top_verilator top_verilator debug_module tl_d_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator debug_module tl_h_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator debug_module tl_h_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator debug_module tl_h_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator debug_module tl_h_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator debug_module tl_h_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator debug_module tl_h_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator debug_module tl_h_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator debug_module tl_h_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator debug_module tl_h_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator debug_module tl_h_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator debug_module tl_h_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator debug_module tl_h_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator debug_module tl_h_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator debug_module tl_h_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator debug_module tl_h_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator debug_module tl_h_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator debug_module tl_h_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator debug_module tl_h_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3795,"Azadi_top_verilator top_verilator debug_module jtag_req_i tck",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3796,"Azadi_top_verilator top_verilator debug_module jtag_req_i tms",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3797,"Azadi_top_verilator top_verilator debug_module jtag_req_i trst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3798,"Azadi_top_verilator top_verilator debug_module jtag_req_i tdi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5001,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5002,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator debug_module BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module SelectableHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+14064,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,24);
        tracep->declBus(c+14065,"Azadi_top_verilator top_verilator debug_module hartinfo(0) nscratch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,20);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+14067,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator debug_module hartinfo(0) datasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+3799,"Azadi_top_verilator top_verilator debug_module halted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator debug_module resumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+508,"Azadi_top_verilator top_verilator debug_module haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+518,"Azadi_top_verilator top_verilator debug_module resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator debug_module clear_resumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator debug_module cmd_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"AccessRegister", "QuickAccess", "AccessMemory"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(41, "dm::cmd_e", 3, 8, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+565,"Azadi_top_verilator top_verilator debug_module cmd cmdtype",41, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator debug_module cmd control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+12401,"Azadi_top_verilator top_verilator debug_module cmderror_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"CmdErrNone", "CmdErrBusy", "CmdErrNotSupported", 
                                                "CmdErrorException", 
                                                "CmdErrorHaltResume", 
                                                "CmdErrorBus", 
                                                "CmdErrorOther"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "111"};
            tracep->declDTypeEnum(42, "dm::cmderr_e", 7, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+12402,"Azadi_top_verilator top_verilator debug_module cmderror",42, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+3847,"Azadi_top_verilator top_verilator debug_module cmdbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+567,"Azadi_top_verilator top_verilator debug_module progbuf(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+568,"Azadi_top_verilator top_verilator debug_module progbuf(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator debug_module progbuf(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator debug_module progbuf(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+571,"Azadi_top_verilator top_verilator debug_module progbuf(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator debug_module progbuf(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+573,"Azadi_top_verilator top_verilator debug_module progbuf(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+574,"Azadi_top_verilator top_verilator debug_module progbuf(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+576,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12403,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12404,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator debug_module data_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+519,"Azadi_top_verilator top_verilator debug_module hartsel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator debug_module sbaddress_csrs_sba",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12406,"Azadi_top_verilator top_verilator debug_module sbaddress_sba_csrs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5454,"Azadi_top_verilator top_verilator debug_module sbaddress_write_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator debug_module sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+579,"Azadi_top_verilator top_verilator debug_module sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+580,"Azadi_top_verilator top_verilator debug_module sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+581,"Azadi_top_verilator top_verilator debug_module sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module sbdata_write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5455,"Azadi_top_verilator top_verilator debug_module sbdata_read_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5456,"Azadi_top_verilator top_verilator debug_module sbdata_write_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module sbdata_read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator debug_module sbdata_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator debug_module sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator debug_module sberror_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5434,"Azadi_top_verilator top_verilator debug_module sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4514,"Azadi_top_verilator top_verilator debug_module dmi_req addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        {
            const char* __VenumItemNames[]
            = {"DTM_NOP", "DTM_READ", "DTM_WRITE"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(43, "dm::dtm_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+4515,"Azadi_top_verilator top_verilator debug_module dmi_req op",43, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4516,"Azadi_top_verilator top_verilator debug_module dmi_req data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4950,"Azadi_top_verilator top_verilator debug_module dmi_rsp data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4951,"Azadi_top_verilator top_verilator debug_module dmi_rsp resp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13625,"Azadi_top_verilator top_verilator debug_module dmi_req_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3848,"Azadi_top_verilator top_verilator debug_module dmi_req_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4936,"Azadi_top_verilator top_verilator debug_module dmi_rsp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13626,"Azadi_top_verilator top_verilator debug_module dmi_rsp_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dmi_rst_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14064,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,24);
        tracep->declBus(c+14065,"Azadi_top_verilator top_verilator debug_module DebugHartInfo nscratch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,20);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 19,17);
        tracep->declBit(c+14067,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator debug_module DebugHartInfo datasize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,12);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+936,"Azadi_top_verilator top_verilator debug_module host_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator debug_module host_add",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+937,"Azadi_top_verilator top_verilator debug_module host_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module host_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator debug_module host_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+10661,"Azadi_top_verilator top_verilator debug_module host_gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator debug_module host_r_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module host_r_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10662,"Azadi_top_verilator top_verilator debug_module host_r_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14070,"Azadi_top_verilator top_verilator debug_module AddressWidthWords",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+9608,"Azadi_top_verilator top_verilator debug_module req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9609,"Azadi_top_verilator top_verilator debug_module we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator debug_module be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9610,"Azadi_top_verilator top_verilator debug_module wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13627,"Azadi_top_verilator top_verilator debug_module rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator debug_module rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9611,"Azadi_top_verilator top_verilator debug_module addr_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9612,"Azadi_top_verilator top_verilator debug_module addr_w",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 29,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator debug_module i_dm_csrs BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module i_dm_csrs SelectableHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module i_dm_csrs rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator debug_module i_dm_csrs testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13625,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3848,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4514,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+4515,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i op",43,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4516,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4936,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13626,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4950,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4951,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o resp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ndmreset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmactive_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14064,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,24);
        tracep->declBus(c+14065,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) nscratch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,20);
        tracep->declBus(c+14066,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,17);
        tracep->declBit(c+14067,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaccess",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14068,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) datasize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,12);
        tracep->declBus(c+14069,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+3799,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+519,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+508,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltreq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+518,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumereq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clear_resumeack_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+565,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o cmdtype",41,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o control",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+12401,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12402,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_i",42,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+3847,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmdbusy_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+567,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(0)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+568,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(1)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(2)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(3)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+571,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(4)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(5)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+573,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(6)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+574,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(7)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(0)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+576,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(1)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12403,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12404,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12406,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5454,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_write_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadonaddr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+579,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbautoincrement_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+580,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaccess_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+581,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadondata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5455,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_read_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5456,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_write_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbbusy_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5434,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_csrs HartSelLen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHartsAligned",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+4517,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dtm_op",43, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+5501,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resp_queue_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {
            const char* __VenumItemNames[]
            = {"Data0", "Data1", "Data2", "Data3", 
                                                "Data4", 
                                                "Data5", 
                                                "Data6", 
                                                "Data7", 
                                                "Data8", 
                                                "Data9", 
                                                "Data10", 
                                                "Data11", 
                                                "DMControl", 
                                                "DMStatus", 
                                                "Hartinfo", 
                                                "HaltSum1", 
                                                "HAWindowSel", 
                                                "HAWindow", 
                                                "AbstractCS", 
                                                "Command", 
                                                "AbstractAuto", 
                                                "DevTreeAddr0", 
                                                "DevTreeAddr1", 
                                                "DevTreeAddr2", 
                                                "DevTreeAddr3", 
                                                "NextDM", 
                                                "ProgBuf0", 
                                                "ProgBuf15", 
                                                "AuthData", 
                                                "HaltSum2", 
                                                "HaltSum3", 
                                                "SBAddress3", 
                                                "SBCS", 
                                                "SBAddress0", 
                                                "SBAddress1", 
                                                "SBAddress2", 
                                                "SBData0", 
                                                "SBData1", 
                                                "SBData2", 
                                                "SBData3", 
                                                "HaltSum0"};
            const char* __VenumItemValues[]
            = {"100", "101", "110", "111", "1000", 
                                                "1001", 
                                                "1010", 
                                                "1011", 
                                                "1100", 
                                                "1101", 
                                                "1110", 
                                                "1111", 
                                                "10000", 
                                                "10001", 
                                                "10010", 
                                                "10011", 
                                                "10100", 
                                                "10101", 
                                                "10110", 
                                                "10111", 
                                                "11000", 
                                                "11001", 
                                                "11010", 
                                                "11011", 
                                                "11100", 
                                                "11101", 
                                                "100000", 
                                                "101111", 
                                                "110000", 
                                                "110100", 
                                                "110101", 
                                                "110111", 
                                                "111000", 
                                                "111001", 
                                                "111010", 
                                                "111011", 
                                                "111100", 
                                                "111101", 
                                                "111110", 
                                                "111111", 
                                                "1000000"};
            tracep->declDTypeEnum(44, "dm::dm_csr_e", 41, 8, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator debug_module i_dm_csrs DataEnd",44, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14072,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ProgBufEnd",44, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+3815,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3816,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3817,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped0(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped1(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped2(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3824,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3825,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3826,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBus(c+3827,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+3828,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+5502,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,23);
        tracep->declBit(c+5503,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus impebreak",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5504,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 21,20);
        tracep->declBit(c+5505,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5506,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allresumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5508,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyresumeack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5509,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allnonexistent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anynonexistent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5511,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allunavail",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyunavail",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5513,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allrunning",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5514,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyrunning",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5515,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhalted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhalted",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5517,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authenticated",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5519,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus hasresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5520,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus devtreevalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5521,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus version",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5522,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5523,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5524,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5525,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ackhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5526,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5527,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5528,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartsello",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,16);
        tracep->declBus(c+5529,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartselhi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,6);
        tracep->declBus(c+5530,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,4);
        tracep->declBit(c+5531,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d setresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d clrresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5533,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ndmreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5534,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d dmactive",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11170,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11171,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11172,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11173,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ackhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11174,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11175,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11176,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartsello",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,16);
        tracep->declBus(c+11177,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartselhi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,6);
        tracep->declBus(c+11178,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,4);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q setresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11180,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q clrresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11181,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ndmreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11182,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q dmactive",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5535,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+5536,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs progbufsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,24);
        tracep->declBus(c+5537,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,13);
        tracep->declBit(c+5538,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5539,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5540,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs cmderr",42, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5541,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,4);
        tracep->declBus(c+5542,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs datacount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12407,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_d",42, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+584,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_q",42, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5457,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d cmdtype",41, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+5458,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+565,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q cmdtype",41, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+5543,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5459,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecprogbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,16);
        tracep->declBus(c+5460,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+5461,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+585,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecprogbuf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,16);
        tracep->declBus(c+586,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+587,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+5462,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbversion",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+5463,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,23);
        tracep->declBit(c+5464,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusyerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5465,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5466,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+5468,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5469,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5470,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+5471,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,5);
        tracep->declBit(c+5472,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess128",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5473,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5475,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+588,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbversion",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+589,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,23);
        tracep->declBit(c+590,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusyerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+591,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+592,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+593,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+594,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+595,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+596,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+597,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,5);
        tracep->declBit(c+598,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess128",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+599,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+600,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+601,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+602,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+12408,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+603,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+12410,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+605,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+5544,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3801,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5477,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5479,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5480,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5482,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+5484,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+567,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+568,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+571,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+573,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+574,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12412,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12413,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+576,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+520,"Azadi_top_verilator top_verilator debug_module i_dm_csrs selected_hart",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+5545,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3802,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3803,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+360,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,24);
        tracep->declBus(c+361,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) nscratch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,20);
        tracep->declBus(c+362,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+363,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+364,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) datasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+365,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+366,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,24);
        tracep->declBus(c+367,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) nscratch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,20);
        tracep->declBus(c+368,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+369,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+370,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) datasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,12);
        tracep->declBus(c+371,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbversion",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+5486,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,23);
        tracep->declBit(c+5487,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusyerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5488,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5489,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadonaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5490,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,17);
        tracep->declBit(c+5491,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbautoincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5492,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadondata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5493,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sberror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+5494,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbasize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,5);
        tracep->declBit(c+5495,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess128",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5496,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5497,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5499,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5546,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol haltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5547,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol resumereq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5548,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5549,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ackhavereset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5550,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5551,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hasel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5552,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartsello",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 25,16);
        tracep->declBus(c+5553,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartselhi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,6);
        tracep->declBus(c+5554,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,4);
        tracep->declBit(c+5555,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol setresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5556,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol clrresethaltreq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5557,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ndmreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5558,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol dmactive",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12414,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,29);
        tracep->declBus(c+12415,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs progbufsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 28,24);
        tracep->declBus(c+12416,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,13);
        tracep->declBit(c+12417,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12418,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12419,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs cmderr",42, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12420,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,4);
        tracep->declBus(c+12421,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs datacount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+5559,"Azadi_top_verilator top_verilator debug_module i_dm_csrs autoexecdata_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unused_testmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction1 unnamedblk1 k",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction2 unnamedblk2 k",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction3 unnamedblk3 k",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13625,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3848,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5501,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4936,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13626,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13628,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13629,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13630,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13631,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4937,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3849,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4937,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3808,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3809,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3810,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13632,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13633,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13634,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13634,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator debug_module i_dm_sba BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module i_dm_sba clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module i_dm_sba rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11169,"Azadi_top_verilator top_verilator debug_module i_dm_sba dmactive_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+936,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_add_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+937,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+10661,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5454,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_write_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+578,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadonaddr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12406,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+579,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbautoincrement_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+580,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaccess_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+581,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadondata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5455,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_read_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5456,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_write_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+583,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbbusy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5434,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {
            const char* __VenumItemNames[]
            = {"Idle", "Read", "Write", "WaitRead", 
                                                "WaitWrite"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(45, "dm_sba.state_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+12422,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_d",45, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_q",45, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator debug_module i_dm_sba address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+936,"Azadi_top_verilator top_verilator debug_module i_dm_sba req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10661,"Azadi_top_verilator top_verilator debug_module i_dm_sba gnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+937,"Azadi_top_verilator top_verilator debug_module i_dm_sba we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator debug_module i_dm_sba be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator debug_module i_dm_sba be_idx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba MAX_REQS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+936,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10661,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+937,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+10660,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10662,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba WordSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rddata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator debug_module i_dm_mem BusWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator debug_module i_dm_mem SelectableHarts",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_mem DmBaseAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module i_dm_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module i_dm_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+508,"Azadi_top_verilator top_verilator debug_module i_dm_mem debug_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+519,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+508,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+518,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+5500,"Azadi_top_verilator top_verilator debug_module i_dm_mem clear_resumeack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3799,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+567,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+568,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(2)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(3)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+571,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(4)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(5)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+573,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(6)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+574,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(7)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(0)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+576,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(1)",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12403,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(0)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12404,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(1)",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+564,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+565,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i cmdtype",41,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i control",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+12401,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12402,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_o",42,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+3847,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmdbusy_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9608,"Azadi_top_verilator top_verilator debug_module i_dm_mem req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9609,"Azadi_top_verilator top_verilator debug_module i_dm_mem we_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9611,"Azadi_top_verilator top_verilator debug_module i_dm_mem addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9610,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator debug_module i_dm_mem be_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13627,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+14073,"Azadi_top_verilator top_verilator debug_module i_dm_mem DbgAddressBits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module i_dm_mem HartSelLen",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHartsAligned",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator debug_module i_dm_mem MaxAar",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator debug_module i_dm_mem HasSndScratch",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14074,"Azadi_top_verilator top_verilator debug_module i_dm_mem LoadBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14075,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14076,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14077,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14078,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14079,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14080,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14081,"Azadi_top_verilator top_verilator debug_module i_dm_mem WhereToAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14082,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsBaseAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14083,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsEndAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14084,"Azadi_top_verilator top_verilator debug_module i_dm_mem HaltedAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14085,"Azadi_top_verilator top_verilator debug_module i_dm_mem GoingAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14086,"Azadi_top_verilator top_verilator debug_module i_dm_mem ResumingAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14087,"Azadi_top_verilator top_verilator debug_module i_dm_mem ExceptionAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declQuad(c+608,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+610,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+612,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+614,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5435,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5437,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5439,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5441,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5443,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5445,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5447,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+5449,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+12423,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3799,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12424,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+5451,"Azadi_top_verilator top_verilator debug_module i_dm_mem resume",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5452,"Azadi_top_verilator top_verilator debug_module i_dm_mem go",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12425,"Azadi_top_verilator top_verilator debug_module i_dm_mem going",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12426,"Azadi_top_verilator top_verilator debug_module i_dm_mem exception",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5453,"Azadi_top_verilator top_verilator debug_module i_dm_mem unsupported_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+13635,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+12427,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+1060,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+1062,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_enable32_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+521,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9613,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_hartsel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+522,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+523,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12429,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12430,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+522,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_wdata_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12431,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3803,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q_aligned",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9614,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1063,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+616,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,20);
        tracep->declBit(c+618,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarpostincrement",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+619,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar postexec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+620,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar transfer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+621,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar write",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+622,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar regno",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        {
            const char* __VenumItemNames[]
            = {"Idle", "Go", "Resume", "CmdExecuting"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(46, "dm_mem.state_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+12432,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_d",46, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3811,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_q",46, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declQuad(c+1889,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_mux",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+12433,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+12435,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12436,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12437,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12438,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12439,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12440,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12441,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12442,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declQuad(c+9615,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+12443,"Azadi_top_verilator top_verilator debug_module i_dm_mem p_rw_logic unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9608,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9615,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+13635,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+14088,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+14089,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14091,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14093,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14095,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14097,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14099,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14101,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14103,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14105,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14107,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14109,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14111,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14113,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14115,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14117,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14119,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14121,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14123,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+14125,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+1045,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13801,"Azadi_top_verilator top_verilator debug_module dap IdcodeValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator debug_module dap testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap dmi_rst_no",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4514,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+4515,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o op",43,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4516,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13625,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3848,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4950,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4951,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i resp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13626,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4936,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3812,"Azadi_top_verilator top_verilator debug_module dap tms_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3813,"Azadi_top_verilator top_verilator debug_module dap td_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13638,"Azadi_top_verilator top_verilator debug_module dap td_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13639,"Azadi_top_verilator top_verilator debug_module dap tdo_oe_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4954,"Azadi_top_verilator top_verilator debug_module dap test_logic_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4955,"Azadi_top_verilator top_verilator debug_module dap shift_dr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4956,"Azadi_top_verilator top_verilator debug_module dap update_dr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4957,"Azadi_top_verilator top_verilator debug_module dap capture_dr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5012,"Azadi_top_verilator top_verilator debug_module dap dmi_access",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5013,"Azadi_top_verilator top_verilator debug_module dap dtmcs_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4978,"Azadi_top_verilator top_verilator debug_module dap dmi_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3813,"Azadi_top_verilator top_verilator debug_module dap dmi_tdi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4979,"Azadi_top_verilator top_verilator debug_module dap dmi_tdo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4965,"Azadi_top_verilator top_verilator debug_module dap dmi_req addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+4966,"Azadi_top_verilator top_verilator debug_module dap dmi_req op",43, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4967,"Azadi_top_verilator top_verilator debug_module dap dmi_req data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4980,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4968,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13640,"Azadi_top_verilator top_verilator debug_module dap dmi_resp data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13641,"Azadi_top_verilator top_verilator debug_module dap dmi_resp resp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5014,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"Idle", "Read", "WaitReadValid", "Write", 
                                                "WaitWriteValid"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100"};
            tracep->declDTypeEnum(47, "dmi_jtag.state_e", 5, 3, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5018,"Azadi_top_verilator top_verilator debug_module dap state_d",47, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4941,"Azadi_top_verilator top_verilator debug_module dap state_q",47, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declQuad(c+13642,"Azadi_top_verilator top_verilator debug_module dap dr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declQuad(c+4981,"Azadi_top_verilator top_verilator debug_module dap dr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
        tracep->declBus(c+5019,"Azadi_top_verilator top_verilator debug_module dap address_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+4942,"Azadi_top_verilator top_verilator debug_module dap address_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+5020,"Azadi_top_verilator top_verilator debug_module dap data_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4943,"Azadi_top_verilator top_verilator debug_module dap data_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4983,"Azadi_top_verilator top_verilator debug_module dap dmi address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+4984,"Azadi_top_verilator top_verilator debug_module dap dmi data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4985,"Azadi_top_verilator top_verilator debug_module dap dmi op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5021,"Azadi_top_verilator top_verilator debug_module dap error_dmi_busy",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"DMINoError", "DMIReservedError", "DMIOPFailed", 
                                                "DMIBusy"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11"};
            tracep->declDTypeEnum(48, "dmi_jtag.dmi_error_e", 4, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+5022,"Azadi_top_verilator top_verilator debug_module dap error_d",48, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4944,"Azadi_top_verilator top_verilator debug_module dap error_q",48, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IrLength",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13801,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IdcodeValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3812,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tms_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3813,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13638,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13639,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_oe_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap testmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4954,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap test_logic_reset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4955,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_dr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4956,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_dr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4957,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_dr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5012,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_access_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5013,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_select_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4978,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_reset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4944,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+3813,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdi_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4979,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdo_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        {
            const char* __VenumItemNames[]
            = {"TestLogicReset", "RunTestIdle", "SelectDrScan", 
                                                "CaptureDr", 
                                                "ShiftDr", 
                                                "Exit1Dr", 
                                                "PauseDr", 
                                                "Exit2Dr", 
                                                "UpdateDr", 
                                                "SelectIrScan", 
                                                "CaptureIr", 
                                                "ShiftIr", 
                                                "Exit1Ir", 
                                                "PauseIr", 
                                                "Exit2Ir", 
                                                "UpdateIr"};
            const char* __VenumItemValues[]
            = {"0", "1", "10", "11", "100", "101", 
                                                "110", 
                                                "111", 
                                                "1000", 
                                                "1001", 
                                                "1010", 
                                                "1011", 
                                                "1100", 
                                                "1101", 
                                                "1110", 
                                                "1111"};
            tracep->declDTypeEnum(49, "dmi_jtag_tap.tap_state_e", 16, 4, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+4945,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_q",49, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4958,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_d",49, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13644,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+4986,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        {
            const char* __VenumItemNames[]
            = {"BYPASS0", "IDCODE", "DTMCSR", "DMIACCESS", 
                                                "BYPASS1"};
            const char* __VenumItemValues[]
            = {"0", "1", "10000", "10001", "11111"};
            tracep->declDTypeEnum(50, "dmi_jtag_tap.ir_reg_e", 5, 5, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+13645,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_d",50, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+4987,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_q",50, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+4959,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_ir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4960,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_ir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4961,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_ir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5023,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4988,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+5015,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5016,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5024,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,18);
        tracep->declBit(c+5025,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmihardreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5026,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmireset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5027,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5028,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+5029,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmistat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,10);
        tracep->declBus(c+5030,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d abits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,4);
        tracep->declBus(c+5031,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d version",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4989,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,18);
        tracep->declBit(c+4990,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmihardreset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4991,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmireset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4992,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4993,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,12);
        tracep->declBus(c+4994,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmistat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,10);
        tracep->declBus(c+4995,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q abits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,4);
        tracep->declBus(c+4996,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q version",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+5032,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13646,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_mux",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_n",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv HasScanMode",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv scanmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_no",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux NoFpgaBufG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13647,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk0_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk1_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux sel_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc tck_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc trst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4965,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+4966,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i op",43,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4967,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4980,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4968,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13640,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13641,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o resp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+5014,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4514,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+4515,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o op",43,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4516,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13625,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3848,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4950,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4951,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i resp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13626,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4936,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14127,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_wr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_wr_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4968,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4980,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4969,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
        tracep->declBus(c+13648,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_rd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_rd_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13625,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3848,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4518,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
        tracep->declBus(c+13649,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14128,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthMinus1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+4971,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4510,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3850,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_sync_combi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3853,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13650,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13651,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+5004,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13630,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13652,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_wclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_rclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4972,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3854,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4973,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3855,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+4512,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3851,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4513,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+3973+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req storage",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 40,0);}}
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13651,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4939,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13651,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4939,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4939,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13650,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4511,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13654,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13650,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14130,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_wr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_wr_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4936,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13626,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+4952,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+13655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_rd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_rd_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5014,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+13656,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declBus(c+13658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdepth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14128,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthMinus1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+5009,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+5005,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4974,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_sync_combi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4905,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4946,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4940,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13659,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4999,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13660,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5014,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5017,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13661,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_wclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13662,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_rclk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+5010,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4906,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5011,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4907,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+5006,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4975,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+5007,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4976,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+4908+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp storage",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 33,0);}}
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13659,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4946,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4977,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13659,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4977,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13637,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4977,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4946,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4999,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4940,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13663,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4999,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13663,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13663,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4940,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14131,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem Outstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ByteAccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnWrite",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnRead",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9594,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9596,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9597,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9598,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9599,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9600,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9601,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9602,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1938,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1939,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1940,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1941,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1942,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1943,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1944,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1945,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9608,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9609,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9612,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 29,0);
        tracep->declBus(c+9610,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9617,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13627,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rerror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramByte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem DataBitWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WidthMult",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WoffsetWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14134,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem RspFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13664,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1891,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1892,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9618,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"OpWrite", "OpRead", "OpUnknown"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(51, "tlul_sram_adapter.req_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+9619,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata op",51, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9620,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9621,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9622,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1911,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata op",51, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1912,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1913,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1914,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+9623,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1893,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9624,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1916,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1917,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1894,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13665,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1928,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1933,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1934,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9620,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem error_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9625,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_attr_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rd_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9626,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tlul_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13664,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9618,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9608,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sram_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1929,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13666,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9627,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9628,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13667,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1925,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rmask(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1930,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_tlword",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unused_rerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9629,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9594,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9596,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9597,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9598,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9599,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9600,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9601,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9602,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9626,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+9630,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9631,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9632,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9633,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9634,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9635,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9636,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9637,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9638,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13664,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1891,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9639,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+1892,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9618,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBus(c+13668,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1064,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1065,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13669,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1895,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1896,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1895,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1066,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1067,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1068,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1069,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9623,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1893,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+1897,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1919,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+13670,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1070,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1071,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12444,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13671,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1898,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1899,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1898,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1072,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1073,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1074,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1075,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+14138,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1915,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1894,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1931,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+1924,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13665,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1935,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBus(c+13672,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1076,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1077,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1926,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13673,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1900,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1901,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1927,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1078,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1079,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1080,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1081,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declQuad(c+1048,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+1048,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+13674,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith clk_main_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith rst_main_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9592,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator main_swith tl_brqif_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13061,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator main_swith tl_brqif_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12819,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12823,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12826,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12827,"Azadi_top_verilator top_verilator main_swith tl_iccm_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1082,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1089,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1090,"Azadi_top_verilator top_verilator main_swith tl_iccm_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9594,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9596,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9597,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9598,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9599,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9600,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9601,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9602,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1938,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1939,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1940,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1941,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1942,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1943,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1944,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1945,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10627,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10628,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10629,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10630,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10631,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10632,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10633,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator main_swith tl_dccm_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+992,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator main_swith tl_dccm_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13140,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13141,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13142,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13143,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13144,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13148,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14139,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14140,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14145,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14146,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14147,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator main_swith tl_timer0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3705,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3706,"Azadi_top_verilator top_verilator main_swith tl_timer0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6691,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6692,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6693,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6694,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6695,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6696,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6697,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6698,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6699,"Azadi_top_verilator top_verilator main_swith tl_timer1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14148,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14149,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14150,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14151,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14152,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14153,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14154,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14155,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14156,"Azadi_top_verilator top_verilator main_swith tl_timer1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6700,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6701,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6702,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6703,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6704,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6705,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6706,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6707,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6708,"Azadi_top_verilator top_verilator main_swith tl_timer2_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14157,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14158,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14159,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14160,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14161,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14162,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14163,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14164,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator main_swith tl_timer2_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12445,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12446,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12447,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12448,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12449,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12450,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12451,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12452,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12453,"Azadi_top_verilator top_verilator main_swith tl_timer3_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14166,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14167,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14168,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14169,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14170,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14171,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14172,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14173,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14174,"Azadi_top_verilator top_verilator main_swith tl_timer3_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6709,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6715,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6716,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6717,"Azadi_top_verilator top_verilator main_swith tl_timer4_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14175,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14176,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14177,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14178,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14179,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14180,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14181,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14182,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14183,"Azadi_top_verilator top_verilator main_swith tl_timer4_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8585,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator main_swith tl_plic_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4520,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4528,"Azadi_top_verilator top_verilator main_swith tl_plic_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7929,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7934,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7937,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8902,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8903,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8904,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8905,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8906,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8907,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14184,"Azadi_top_verilator top_verilator main_swith scanmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14184,"Azadi_top_verilator top_verilator main_swith unused_scanmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9592,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13061,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith device_sel_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator main_swith device_sel_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator main_swith device_sel_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9643,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9648,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9649,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9650,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9651,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9652,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9653,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9654,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9655,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9656,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9657,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9658,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9659,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9660,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9661,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9662,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9663,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9665,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9666,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9667,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9668,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9669,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1091,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1092,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1093,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1094,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1096,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1098,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1099,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1100,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1101,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1102,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1103,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1104,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1105,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1106,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1107,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1108,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1109,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1110,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1111,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1112,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1116,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1117,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+817,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+818,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+819,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+820,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+821,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+822,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+823,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+824,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+826,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+827,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+828,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+829,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+830,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+831,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+832,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+833,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+834,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+835,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+836,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+837,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+838,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+839,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+840,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+841,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+842,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+843,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+844,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+845,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+846,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+847,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+848,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+849,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+850,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+851,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+852,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+853,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+854,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+855,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+856,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+857,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+858,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+859,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+860,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+861,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+862,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+867,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+868,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+869,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+870,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+871,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+872,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+873,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+874,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+875,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+876,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+877,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+878,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+879,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+880,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+881,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+882,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+883,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+884,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+885,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+886,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+887,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+888,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+889,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+890,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+891,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+892,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+893,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+894,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+895,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+896,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+897,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+898,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+899,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+900,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+901,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+902,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+903,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+904,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+905,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+906,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+907,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+908,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+909,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+910,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+911,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+912,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+913,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+914,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+915,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1644,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1645,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1646,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1647,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1648,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1649,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1650,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1651,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1652,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1653,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1654,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1655,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1656,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1657,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1658,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1659,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1660,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1661,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1662,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1663,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1664,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1665,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1666,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1667,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1668,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1669,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1670,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1671,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1672,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1673,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1674,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1675,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1676,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1677,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1679,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1680,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1681,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1682,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1683,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1684,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1685,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1686,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1687,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1689,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1690,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1691,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1692,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1693,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1696,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1697,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1698,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1701,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1702,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1703,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1704,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1705,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1706,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1707,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1708,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1709,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1710,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1711,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1712,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1713,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1714,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1715,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1716,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1717,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1718,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1719,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1720,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1721,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1722,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1723,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1724,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1725,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1726,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1727,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1728,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1729,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1730,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1731,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1732,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1733,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1734,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1735,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1736,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1737,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1738,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1739,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1740,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1741,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1742,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+727,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+728,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+729,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+730,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+731,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+732,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+733,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+734,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+735,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+737,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+738,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+740,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+741,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+743,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+744,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+746,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+747,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+748,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+749,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+750,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+751,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+752,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+753,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+754,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+755,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+756,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+757,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+758,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+759,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+761,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+762,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+763,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+764,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+768,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+769,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+770,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+771,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+772,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+773,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+775,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+776,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+777,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+778,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+779,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+782,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+783,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+784,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+785,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+787,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+788,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+790,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+793,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+795,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+797,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+798,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+799,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+800,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+801,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+802,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+803,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+804,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+805,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+806,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+807,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+808,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+809,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+810,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+811,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+812,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+813,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+814,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+815,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+816,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1743,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1744,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1745,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1746,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1747,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1748,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1750,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1751,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1752,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1754,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1755,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1756,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1757,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1758,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1759,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1760,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1761,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1762,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1763,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1764,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1765,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1767,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1768,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1769,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1770,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1771,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1772,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1773,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1774,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1775,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1776,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1777,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1778,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1780,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1781,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1782,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1783,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1784,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1785,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1786,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1787,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1788,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1789,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1790,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1791,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1792,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1793,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1794,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1795,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1796,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1797,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1798,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1799,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1800,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1801,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1802,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1803,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1804,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1805,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1806,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1807,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1808,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1809,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1810,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1811,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1812,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1813,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1814,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1815,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1816,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1817,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1818,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1819,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1820,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1821,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1822,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1823,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1824,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1825,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1826,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1827,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1828,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1829,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1830,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1831,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1832,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7875,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7876,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7877,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7878,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7879,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7880,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7881,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7882,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7883,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7884,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7885,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7886,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7887,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7888,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7889,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7890,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7891,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7892,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7893,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7894,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7895,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7896,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7897,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7898,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7899,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7900,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7901,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1118,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1120,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1121,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1122,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1124,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1125,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1126,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1127,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1128,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1129,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1130,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1131,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1132,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1133,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1134,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1135,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1136,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1137,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1138,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1139,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1141,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1142,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1143,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1144,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6718,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6719,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6720,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6721,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6722,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6723,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6724,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6725,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6726,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6727,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6728,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6729,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6730,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6731,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6732,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6733,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6734,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6735,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6737,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6738,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6739,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6740,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6741,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6742,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6743,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6744,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6745,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6746,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6747,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6748,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6749,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6750,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6751,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6752,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6753,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7902,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7903,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7904,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7905,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7906,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7907,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7908,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7909,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7910,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7911,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7912,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7913,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7914,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7915,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7919,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7920,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7922,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7923,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7925,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7926,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7927,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7928,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1145,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1146,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1147,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1148,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1149,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1150,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1151,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1152,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1153,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1154,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1155,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1156,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1157,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1158,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1159,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1160,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1161,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1162,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1163,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1164,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1165,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1166,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1167,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1168,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1169,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1170,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1171,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8417,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8418,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8419,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8420,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8421,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8422,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8423,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8424,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8425,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8426,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8427,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8428,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8429,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8430,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8431,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8432,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8433,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8434,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1172,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1173,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1174,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1175,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1176,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1177,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1178,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1179,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1180,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1181,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1182,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1183,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1184,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1185,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1186,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1187,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1188,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1189,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6754,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6755,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6756,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6757,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6758,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6759,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6760,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6761,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6762,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6763,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6764,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6765,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6766,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6767,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6768,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6769,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6770,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6771,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6772,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6773,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6774,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6775,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6776,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6777,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6778,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6779,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6780,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6781,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6782,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6783,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6784,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6785,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6786,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6787,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6788,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6789,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6790,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6791,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6793,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6794,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6795,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6796,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6797,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6798,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6799,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6800,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6801,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6802,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6803,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6804,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6805,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6806,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6807,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6808,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6809,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6810,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6811,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6812,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6813,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6814,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6816,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6817,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6818,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6823,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6824,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6825,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6826,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6832,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6833,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6834,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6835,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6841,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6842,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6843,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6844,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6845,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6846,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6847,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6848,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6849,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6850,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6851,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6852,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6853,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6854,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6855,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6856,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6857,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6858,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6859,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6860,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6861,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12454,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12457,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12462,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12463,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12469,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12470,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12471,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+625,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+626,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+628,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+630,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+631,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+632,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+633,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+634,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+635,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+636,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+637,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+638,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+639,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+640,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+641,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+642,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6862,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6863,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6864,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6865,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6866,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6867,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6868,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6869,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6870,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6871,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6872,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6873,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6874,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6875,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6876,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6877,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6878,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6879,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6880,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6881,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6882,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6883,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6884,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6885,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6886,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6887,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6888,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6889,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6890,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6891,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6892,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6893,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6894,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6895,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6896,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6897,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8588,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8589,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8595,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8596,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8597,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8604,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8605,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8931,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8932,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8933,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8934,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8935,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8936,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8937,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8938,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8939,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8940,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8941,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8942,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8943,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8944,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8945,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8946,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8947,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8948,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7938,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7939,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7940,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7941,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7942,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7943,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7944,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7945,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7946,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7947,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7948,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7949,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7950,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7951,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7952,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7953,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7954,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7955,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8949,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8950,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8951,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8952,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8953,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8954,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8955,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8956,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8957,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8958,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8959,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8960,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8961,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8962,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8963,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8964,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8965,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8966,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator main_swith host_1 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14185,"Azadi_top_verilator top_verilator main_swith host_1 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14185,"Azadi_top_verilator top_verilator main_swith host_1 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith host_1 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith host_1 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14187,"Azadi_top_verilator top_verilator main_swith host_1 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14187,"Azadi_top_verilator top_verilator main_swith host_1 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator main_swith host_1 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9592,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13061,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9670,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9671,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9672,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9673,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9674,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9675,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9676,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9677,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9678,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9679,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9680,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9681,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9682,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9683,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9684,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9685,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9687,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9688,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9689,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9690,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9691,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9692,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9694,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9696,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1190,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1192,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1193,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1194,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1195,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1196,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1197,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1198,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1200,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1201,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1202,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1203,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1204,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1205,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1206,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1207,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1208,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1209,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1210,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1211,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1212,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1213,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1214,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1215,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1216,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9698,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9699,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9700,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9701,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9702,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9703,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9704,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9705,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9706,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9707,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13149,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13151,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13152,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13153,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13154,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14188,"Azadi_top_verilator top_verilator main_swith host_1 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14189,"Azadi_top_verilator top_verilator main_swith host_1 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+3595,"Azadi_top_verilator top_verilator main_swith host_1 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+1961,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9708,"Azadi_top_verilator top_verilator main_swith host_1 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13158,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13159,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9709,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9710,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9711,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9712,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9713,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9714,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9715,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9716,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9717,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9718,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9719,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9720,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9721,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9722,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9723,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9724,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9725,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9726,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9727,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9728,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9729,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9730,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9731,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9732,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9733,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9734,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9735,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9736,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9737,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9738,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9739,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9740,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9741,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9742,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9743,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1833,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1834,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1835,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1836,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1837,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1838,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1839,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1840,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1841,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1842,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1843,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1844,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1845,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1846,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1847,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1848,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1849,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1850,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1851,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1852,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1853,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1854,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1855,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1856,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1857,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1858,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1859,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1860,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1861,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1862,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1863,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1864,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1865,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1866,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1867,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1868,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13160,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13161,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13162,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13163,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13164,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13165,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13166,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13167,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13168,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13169,"Azadi_top_verilator top_verilator main_swith host_1 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9585,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9590,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9591,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9592,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13061,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9699,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9700,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9701,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9702,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9703,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9704,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9705,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9706,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9707,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13149,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13151,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13152,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13153,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13155,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13156,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9698,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14190,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14190,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13170,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9746,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13170,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9746,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13171,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+13172,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+13171,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9749,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+13172,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_1 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_1 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9751,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9752,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9753,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9754,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9756,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9757,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3725,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3726,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3727,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3728,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3729,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3730,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3731,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3732,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3733,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3596,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3597,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3598,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+3707,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3708,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator main_swith host_2 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14191,"Azadi_top_verilator top_verilator main_swith host_2 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+14191,"Azadi_top_verilator top_verilator main_swith host_2 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith host_2 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith host_2 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+14192,"Azadi_top_verilator top_verilator main_swith host_2 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 43,0);
        tracep->declQuad(c+14192,"Azadi_top_verilator top_verilator main_swith host_2 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 43,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator main_swith host_2 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3004,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3006,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3007,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3008,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3009,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3010,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3011,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3012,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3013,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3014,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3015,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3016,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3017,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3018,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3019,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3020,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3021,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3022,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3023,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3032,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3033,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3034,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3035,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3036,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3037,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3038,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3039,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3040,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3042,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3043,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3045,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3046,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3047,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3048,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3049,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3050,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3051,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3052,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3053,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3054,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3055,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3056,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3057,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3058,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3059,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3060,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3061,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3062,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3063,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3064,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3065,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3066,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3067,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3068,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3069,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3070,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3072,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3073,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3074,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3075,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3076,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3077,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3078,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3079,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3080,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3081,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3082,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3083,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3084,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3085,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3086,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3087,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3088,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3089,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3090,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3091,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3092,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3093,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3094,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3095,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3096,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3097,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3098,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3099,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3100,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3101,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3102,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8967,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8968,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8969,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8970,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8971,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8972,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8973,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8974,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8976,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8977,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8978,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8979,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8980,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8981,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8982,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8983,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8986,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8987,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8988,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8989,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8990,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8991,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8992,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8994,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8995,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8996,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8997,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8998,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8999,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9000,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9001,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9002,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9003,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9004,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9005,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9006,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9007,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9008,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9009,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9010,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9011,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9012,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9013,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9014,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9015,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9016,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9017,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9018,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9019,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9020,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9021,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9022,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9023,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9024,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9025,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9026,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9027,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9028,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9029,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9030,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9031,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9032,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9033,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9034,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9035,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9036,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9037,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9038,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9039,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9040,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9041,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9042,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9043,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9044,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9045,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9046,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9047,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9048,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9049,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9050,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9051,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9052,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9053,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9054,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9055,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9056,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9057,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9058,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9059,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9060,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9061,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9062,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9063,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9064,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9065,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3104,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3108,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3109,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3110,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3112,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9066,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9067,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9068,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9069,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9070,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9071,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9073,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9074,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14188,"Azadi_top_verilator top_verilator main_swith host_2 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14189,"Azadi_top_verilator top_verilator main_swith host_2 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1962,"Azadi_top_verilator top_verilator main_swith host_2 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+1963,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3113,"Azadi_top_verilator top_verilator main_swith host_2 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9583,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9584,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3114,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3115,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3117,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3118,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3119,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3122,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3123,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3124,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3126,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3127,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3128,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3129,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3130,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3131,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3132,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3133,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3134,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3135,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3136,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3137,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3138,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3139,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3140,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3141,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3142,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3143,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3144,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3145,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3146,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3147,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3148,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3149,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3150,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3151,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3152,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3153,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3154,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3155,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3156,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3157,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3158,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3159,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3160,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3161,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3162,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3163,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3164,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3165,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3166,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3167,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3168,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3169,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3170,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3171,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3172,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3173,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3174,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3175,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3176,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3177,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3178,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3179,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3180,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3181,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3182,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3183,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3184,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3185,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3186,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3187,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3188,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3189,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3190,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3191,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3192,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3193,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3194,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3195,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3196,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3197,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3198,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3199,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3200,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3201,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3202,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3203,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3204,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3205,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3206,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3207,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3208,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3209,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3210,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3211,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3212,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3213,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3214,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3215,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3216,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3217,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3218,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3219,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3220,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3221,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3487,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3488,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3489,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3490,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3491,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3492,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3493,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3494,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3495,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3496,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3497,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3498,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3499,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3500,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3501,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3502,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3503,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3504,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3505,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3506,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3507,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3508,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3509,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3510,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3511,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3512,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3513,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3514,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub2(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+3515,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3516,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3517,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3518,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3519,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3520,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3521,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3522,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3523,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3524,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3525,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3527,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3528,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3529,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3530,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3531,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3532,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3533,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3534,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3535,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3536,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3537,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3538,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3539,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3540,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3541,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3542,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3543,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3544,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3545,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3546,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3547,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3548,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3549,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3550,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3551,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3552,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3553,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3554,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3555,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3556,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3557,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3558,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3559,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3560,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3561,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3562,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3563,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3564,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3565,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3568,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3569,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3570,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3571,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3572,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3573,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3574,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3575,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3576,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3577,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3578,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3579,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3580,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3581,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3582,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3583,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3584,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3585,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3586,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3587,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3588,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3589,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3590,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3591,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3592,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3593,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3594,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9075,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9077,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9079,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9080,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9081,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9082,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9083,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9084,"Azadi_top_verilator top_verilator main_swith host_2 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14194,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14194,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2557,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8893,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8894,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8895,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8896,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8897,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8898,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3104,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3108,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3109,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3110,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3112,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9066,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9067,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9068,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9069,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9070,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9071,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9073,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9074,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2558,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9085,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3222,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBit(c+2558,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9085,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+3222,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9086,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2559,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9087,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9086,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2559,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9087,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_2 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_2 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3225,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3226,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3227,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3228,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3229,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3230,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3231,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+3232,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3233,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2994,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2995,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2996,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2997,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2998,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2999,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3001,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3002,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1964,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1965,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1966,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1967,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13676,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13942,"Azadi_top_verilator top_verilator main_swith host_3 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14196,"Azadi_top_verilator top_verilator main_swith host_3 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 9,0);
        tracep->declBus(c+14196,"Azadi_top_verilator top_verilator main_swith host_3 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 9,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith host_3 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith host_3 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+14197,"Azadi_top_verilator top_verilator main_swith host_3 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 39,0);
        tracep->declQuad(c+14197,"Azadi_top_verilator top_verilator main_swith host_3 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 39,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator main_swith host_3 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2561,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2562,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2563,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2564,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2565,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2566,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2567,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2568,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2569,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2570,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2571,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2572,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2574,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2575,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2576,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2577,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2578,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2579,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2580,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2581,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2582,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2583,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2584,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2585,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2586,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2587,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2588,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2589,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2590,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2591,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2592,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2593,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2594,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2595,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2596,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2598,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2599,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2600,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2603,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2604,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2606,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2607,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2608,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2609,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2610,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2611,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2612,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2613,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2614,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2615,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2616,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2617,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2618,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2619,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2620,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2621,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2622,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2623,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2624,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2625,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2626,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2627,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2628,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2632,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2633,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2635,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2636,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2637,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2638,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2641,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2642,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2645,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2646,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2647,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2648,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2649,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2650,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10663,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10664,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10665,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10667,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10668,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10669,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10670,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10671,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10672,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10673,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10674,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10675,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10676,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10677,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10678,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10679,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10680,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10681,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10682,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10683,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10684,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10685,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10686,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10687,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10688,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10689,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10690,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10691,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10692,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10693,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10694,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10695,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10696,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10698,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10699,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10704,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10705,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10707,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10708,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10713,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10714,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10717,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10719,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10721,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10722,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10723,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10724,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10725,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10726,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10727,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10728,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10729,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10730,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10731,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10732,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10733,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10734,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10735,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10740,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10741,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10742,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10743,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10744,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10748,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10750,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10751,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10752,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+967,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+968,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+969,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10753,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10754,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10756,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10757,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10758,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10759,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10760,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10761,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14188,"Azadi_top_verilator top_verilator main_swith host_3 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14189,"Azadi_top_verilator top_verilator main_swith host_3 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1968,"Azadi_top_verilator top_verilator main_swith host_3 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+1969,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+2652,"Azadi_top_verilator top_verilator main_swith host_3 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12472,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12473,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2653,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2654,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2655,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2656,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2657,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2658,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2659,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2660,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2661,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2662,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2667,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2668,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2669,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2670,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2671,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2677,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2678,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2680,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2681,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2682,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2688,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2689,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2690,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2691,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2697,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2698,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2699,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2702,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2703,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2704,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2706,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2707,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2708,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2709,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2710,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2711,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2712,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2713,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2714,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2716,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2717,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2718,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2719,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2720,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2721,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2722,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2723,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2724,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2725,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2726,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2727,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2728,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2729,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2730,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2731,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2732,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2733,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2734,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2735,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2736,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2737,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2738,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2742,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2743,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2744,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2745,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2746,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2747,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2748,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+2749,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+2750,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2751,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10762,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10763,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10764,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10765,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10766,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10767,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10768,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10769,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10770,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10771,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10772,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10773,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10774,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10775,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10776,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10777,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10778,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10779,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10780,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10781,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10782,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10783,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10784,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10785,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10786,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10787,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10788,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10789,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10790,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10791,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10792,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10793,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10794,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10795,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10796,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10797,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10798,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10799,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10800,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10801,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10802,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10803,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10804,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10805,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10806,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10807,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10808,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10809,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10810,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10811,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10812,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10813,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10814,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10815,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10816,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10817,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10818,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10819,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10820,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10821,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10822,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10824,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10825,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10826,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10827,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10828,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10829,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10830,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10831,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10832,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10835,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10836,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10837,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10838,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10839,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10840,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10841,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10842,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10843,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10844,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10845,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10846,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10847,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10848,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10849,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10850,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10851,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10852,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10853,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10854,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10855,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10856,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10857,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10858,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10859,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10860,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10861,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10862,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10863,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10864,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10865,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10866,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10868,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10869,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10870,"Azadi_top_verilator top_verilator main_swith host_3 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14199,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14199,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+952,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+953,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+954,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+955,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+957,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10635,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10642,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10643,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+967,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+968,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+969,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10753,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10754,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10756,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10757,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10758,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10759,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10760,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10761,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10871,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2752,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10871,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+2752,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10872,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10873,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+10872,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10873,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith host_3 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith host_3 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2755,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2756,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2757,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2758,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2759,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2760,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+2761,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+2762,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2763,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11159,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11160,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11161,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11162,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11163,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11164,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11165,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11166,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1970,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1971,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1972,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1973,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13677,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator main_swith ICCM M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14185,"Azadi_top_verilator top_verilator main_swith ICCM HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14185,"Azadi_top_verilator top_verilator main_swith ICCM HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14187,"Azadi_top_verilator top_verilator main_swith ICCM HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14187,"Azadi_top_verilator top_verilator main_swith ICCM HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith ICCM DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith ICCM DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith ICCM clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith ICCM rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12865,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12866,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12867,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12868,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12869,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12870,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12871,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12872,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12873,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12874,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12875,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12876,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12877,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12878,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12879,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12880,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12881,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12882,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12883,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12884,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12885,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12886,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12887,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12888,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12889,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12890,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12891,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1217,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1218,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1219,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1220,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1221,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1222,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1223,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1224,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1225,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1226,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1227,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1228,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1229,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1230,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1231,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1232,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1233,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1234,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1235,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1236,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1237,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1238,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1239,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1240,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1241,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1242,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1243,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12819,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12823,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12826,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12827,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1082,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1089,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1090,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator main_swith ICCM IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator main_swith ICCM STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12892,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12893,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12894,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12895,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12896,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12897,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12898,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12899,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12900,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12901,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12902,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12903,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12904,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12905,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12906,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12907,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12908,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12909,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12910,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12911,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12912,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12913,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12914,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12915,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12916,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12917,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12918,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1244,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1245,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1246,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1247,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1248,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1249,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1250,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1251,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1252,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1253,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1254,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1255,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1256,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1257,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1260,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1261,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1262,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1265,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1266,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1267,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1268,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1269,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1270,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12919,"Azadi_top_verilator top_verilator main_swith ICCM hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1271,"Azadi_top_verilator top_verilator main_swith ICCM hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+12920,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12921,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12922,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12923,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12924,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12925,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12926,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12927,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12928,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1272,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1274,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1275,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1276,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1279,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1280,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12929,"Azadi_top_verilator top_verilator main_swith ICCM arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1281,"Azadi_top_verilator top_verilator main_swith ICCM arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12930,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12931,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12935,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12936,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12937,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12938,"Azadi_top_verilator top_verilator main_swith ICCM arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12939,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+12940,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12941,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12942,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12943,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12944,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12945,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12946,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12947,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12948,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12949,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12950,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12951,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+12952,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12953,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12954,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12955,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12956,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12957,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12958,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12959,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12960,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14200,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12961,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12962,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+12963,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12964,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12965,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12966,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12967,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12968,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12969,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12970,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12971,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14054,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12972,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12973,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12920,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12921,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12922,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12923,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12924,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12925,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12926,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12927,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12928,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1272,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1274,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1275,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1276,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1279,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12819,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12823,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12826,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12827,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1082,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1089,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1090,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14201,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14201,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12974,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12975,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+12974,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12975,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12978,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1286,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12978,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1286,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14190,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12919,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+12979+i*3,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+1271,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1288,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+12929,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12988,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+1281,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12991,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12992,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1290,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1291,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+1292,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14185,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14185,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14187,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14187,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13174,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13175,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13176,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13177,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13178,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13179,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13180,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13181,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13182,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13183,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13184,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13185,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13186,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13187,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13188,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13189,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13190,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13191,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13192,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13193,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13194,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13195,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13196,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13197,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13198,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13199,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13200,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1293,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1294,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1295,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1296,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1297,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1298,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1299,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1301,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1302,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1303,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1304,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1305,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1306,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1307,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1308,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1309,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1310,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1311,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1312,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1313,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1314,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1315,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1316,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1317,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1318,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1319,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13140,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13141,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13142,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13144,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13148,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14140,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14145,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14146,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14147,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13202,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13203,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13204,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13205,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13206,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13207,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13208,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13210,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13211,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13212,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13214,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13215,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13216,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13217,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13219,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13220,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13221,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13222,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13223,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13224,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13225,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13226,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13227,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1320,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1321,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1322,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1323,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1324,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1325,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1326,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1327,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1328,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1329,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1330,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1331,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1332,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1333,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1334,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1335,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1336,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1337,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1338,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1339,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1340,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1341,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1342,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1343,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1344,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1346,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13228,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13229,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13230,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13231,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13232,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13233,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13234,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13235,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13236,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+373,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+379,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+380,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13238,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13239,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13245,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+382,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13248,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+383,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+13249,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13250,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13251,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13252,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13253,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13254,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13255,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13256,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13257,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13258,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13259,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13260,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+13261,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13262,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13263,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13265,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13266,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13268,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13269,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14200,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13270,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13271,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+13272,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13273,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13274,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13275,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13276,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13277,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13278,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13280,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14054,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13281,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13282,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,6);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13229,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13230,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13231,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13232,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13233,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13234,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13235,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13236,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+373,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+379,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+380,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13140,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13141,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13142,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13144,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13148,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14140,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14142,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14144,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14145,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14146,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14147,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13283,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14202,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13284,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13283,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14202,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13284,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14203,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13287,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14204,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+14203,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13287,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14204,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14190,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13228,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+13288+i*3,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13238,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13297,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13301,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator dccm clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator dccm reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator dccm tl_d_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10627,"Azadi_top_verilator top_verilator dccm tl_d_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10628,"Azadi_top_verilator top_verilator dccm tl_d_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10629,"Azadi_top_verilator top_verilator dccm tl_d_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10630,"Azadi_top_verilator top_verilator dccm tl_d_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10631,"Azadi_top_verilator top_verilator dccm tl_d_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10632,"Azadi_top_verilator top_verilator dccm tl_d_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10633,"Azadi_top_verilator top_verilator dccm tl_d_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator dccm tl_d_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+992,"Azadi_top_verilator top_verilator dccm tl_d_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator dccm tl_d_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator dccm tl_d_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator dccm tl_d_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator dccm tl_d_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator dccm tl_d_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator dccm tl_d_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator dccm tl_d_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator dccm tl_d_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator dccm req_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10876,"Azadi_top_verilator top_verilator dccm addr_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator dccm wdata_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator dccm wmask_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10879,"Azadi_top_verilator top_verilator dccm we_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator dccm rvalid_o",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+547,"Azadi_top_verilator top_verilator dccm rdata_o",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10880,"Azadi_top_verilator top_verilator dccm data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator dccm dccm CLK",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator dccm dccm EN",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10880,"Azadi_top_verilator top_verilator dccm dccm WE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator dccm dccm Di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+547,"Azadi_top_verilator top_verilator dccm dccm Do",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10876,"Azadi_top_verilator top_verilator dccm dccm A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator dccm data_mem SramAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator dccm data_mem SramDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator dccm data_mem Outstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator dccm data_mem ByteAccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator dccm data_mem ErrOnWrite",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator dccm data_mem ErrOnRead",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator dccm data_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator dccm data_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10627,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10628,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10629,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10630,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10631,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10632,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10633,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator dccm data_mem tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+992,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator dccm data_mem tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator dccm data_mem req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator dccm data_mem gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10879,"Azadi_top_verilator top_verilator dccm data_mem we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10876,"Azadi_top_verilator top_verilator dccm data_mem addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator dccm data_mem wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator dccm data_mem wmask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+547,"Azadi_top_verilator top_verilator dccm data_mem rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator dccm data_mem rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator dccm data_mem rerror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator dccm data_mem SramByte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator dccm data_mem DataBitWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator dccm data_mem WidthMult",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator dccm data_mem WoffsetWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator dccm data_mem SramReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14134,"Azadi_top_verilator top_verilator dccm data_mem ReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator dccm data_mem RspFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13678,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+926,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10881,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"OpWrite", "OpRead", "OpUnknown"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(52, "tlul_sram_adapter.req_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+10882,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata op",52, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10884,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10885,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata op",52, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+942,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+927,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+945,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10887,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+946,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+945,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+928,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+961,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13679,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+974,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+979,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator dccm data_mem error_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem wr_attr_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem wr_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem rd_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator dccm data_mem tlul_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13678,"Azadi_top_verilator top_verilator dccm data_mem a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10881,"Azadi_top_verilator top_verilator dccm data_mem d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator dccm data_mem sram_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator dccm data_mem d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13680,"Azadi_top_verilator top_verilator dccm data_mem d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator dccm data_mem woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10888,"Azadi_top_verilator top_verilator dccm data_mem wmask_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10889,"Azadi_top_verilator top_verilator dccm data_mem wdata_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13681,"Azadi_top_verilator top_verilator dccm data_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator dccm data_mem rmask(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+976,"Azadi_top_verilator top_verilator dccm data_mem rdata_tlword",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem unused_rerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10890,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator dccm data_mem u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator dccm data_mem u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10627,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10628,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10629,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10630,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10631,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10632,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10633,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator dccm data_mem u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator dccm data_mem u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator dccm data_mem u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator dccm data_mem u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator dccm data_mem u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator dccm data_mem u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10891,"Azadi_top_verilator top_verilator dccm data_mem u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10892,"Azadi_top_verilator top_verilator dccm data_mem u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10893,"Azadi_top_verilator top_verilator dccm data_mem u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10894,"Azadi_top_verilator top_verilator dccm data_mem u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10895,"Azadi_top_verilator top_verilator dccm data_mem u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10896,"Azadi_top_verilator top_verilator dccm data_mem u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10897,"Azadi_top_verilator top_verilator dccm data_mem u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10898,"Azadi_top_verilator top_verilator dccm data_mem u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10899,"Azadi_top_verilator top_verilator dccm data_mem u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13678,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10900,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+926,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10881,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBus(c+13682,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+916,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+533,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10901,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13683,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+929,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+930,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+929,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+917,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+534,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+548,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+549,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+550,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+551,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13684,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13684,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10886,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+927,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10902,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+931,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+945,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+949,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+13685,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+919,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+536,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10903,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13686,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+932,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+933,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+932,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+920,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+537,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+921,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+538,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+552,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+553,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+554,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+555,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13687,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13687,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+14138,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+945,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+928,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+977,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+961,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13679,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+981,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBus(c+13688,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+922,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+539,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13689,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+934,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+935,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+964,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+923,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+540,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+924,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+541,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declQuad(c+556,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+558,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+560,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+562,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+13690,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+13692,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator timer0 tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator timer0 tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator timer0 tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator timer0 tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator timer0 tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator timer0 tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator timer0 tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator timer0 tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator timer0 tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator timer0 tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator timer0 tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator timer0 tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator timer0 tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator timer0 tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator timer0 tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator timer0 tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3705,"Azadi_top_verilator top_verilator timer0 tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3706,"Azadi_top_verilator top_verilator timer0 tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+525,"Azadi_top_verilator top_verilator timer0 intr_timer_expired_0_0_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 N_HARTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 N_TIMERS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8444,"Azadi_top_verilator top_verilator timer0 reg2hw ctrl(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8445,"Azadi_top_verilator top_verilator timer0 reg2hw cfg0 prescale q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+8446,"Azadi_top_verilator top_verilator timer0 reg2hw cfg0 step q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8447,"Azadi_top_verilator top_verilator timer0 reg2hw timer_v_lower0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8448,"Azadi_top_verilator top_verilator timer0 reg2hw timer_v_upper0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8449,"Azadi_top_verilator top_verilator timer0 reg2hw compare_lower0_0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8450,"Azadi_top_verilator top_verilator timer0 reg2hw compare_lower0_0 qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8451,"Azadi_top_verilator top_verilator timer0 reg2hw compare_upper0_0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8452,"Azadi_top_verilator top_verilator timer0 reg2hw compare_upper0_0 qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8453,"Azadi_top_verilator top_verilator timer0 reg2hw intr_enable0(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8454,"Azadi_top_verilator top_verilator timer0 reg2hw intr_state0(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8455,"Azadi_top_verilator top_verilator timer0 reg2hw intr_test0(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator timer0 reg2hw intr_test0(0) qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8457,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_lower0 d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8458,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_lower0 de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8459,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_upper0 d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8460,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_upper0 de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8461,"Azadi_top_verilator top_verilator timer0 hw2reg intr_state0(0) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8462,"Azadi_top_verilator top_verilator timer0 hw2reg intr_state0(0) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8463,"Azadi_top_verilator top_verilator timer0 active",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8464+i*1,"Azadi_top_verilator top_verilator timer0 prescaler",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 11,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8465+i*1,"Azadi_top_verilator top_verilator timer0 step",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);}}
        tracep->declBus(c+8466,"Azadi_top_verilator top_verilator timer0 tick",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+8467+i*2,"Azadi_top_verilator top_verilator timer0 mtime_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+8469+i*2,"Azadi_top_verilator top_verilator timer0 mtime",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);}}
        tracep->declQuad(c+8471,"Azadi_top_verilator top_verilator timer0 mtimecmp(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+8473,"Azadi_top_verilator top_verilator timer0 mtimecmp_update(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8474,"Azadi_top_verilator top_verilator timer0 intr_timer_set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator timer0 intr_timer_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8476,"Azadi_top_verilator top_verilator timer0 intr_timer_test_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8477,"Azadi_top_verilator top_verilator timer0 intr_timer_test_qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8478,"Azadi_top_verilator top_verilator timer0 intr_timer_state_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8479,"Azadi_top_verilator top_verilator timer0 intr_timer_state_de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8480,"Azadi_top_verilator top_verilator timer0 intr_timer_state_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+532,"Azadi_top_verilator top_verilator timer0 intr_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator timer0 u_reg tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3705,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3706,"Azadi_top_verilator top_verilator timer0 u_reg tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8444,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw ctrl(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8445,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw cfg0 prescale q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+8446,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw cfg0 step q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8447,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw timer_v_lower0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8448,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw timer_v_upper0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8449,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_lower0_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8450,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_lower0_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8451,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_upper0_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8452,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_upper0_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8453,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_enable0(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8454,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_state0(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8455,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_test0(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8456,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_test0(0) qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8457,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_lower0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8458,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_lower0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8459,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_upper0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8460,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_upper0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8461,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg intr_state0(0) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8462,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg intr_state0(0) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator timer0 u_reg devmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator timer0 u_reg AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator timer0 u_reg DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8481,"Azadi_top_verilator top_verilator timer0 u_reg reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8482,"Azadi_top_verilator top_verilator timer0 u_reg reg_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8483,"Azadi_top_verilator top_verilator timer0 u_reg reg_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg reg_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8485,"Azadi_top_verilator top_verilator timer0 u_reg reg_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8486,"Azadi_top_verilator top_verilator timer0 u_reg reg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8487,"Azadi_top_verilator top_verilator timer0 u_reg reg_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8488,"Azadi_top_verilator top_verilator timer0 u_reg addrmiss",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8489,"Azadi_top_verilator top_verilator timer0 u_reg wr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8486,"Azadi_top_verilator top_verilator timer0 u_reg reg_rdata_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3705,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3706,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4766,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8491,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+8492,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+8493,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4768,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8494,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4769,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4770,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8497,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4771,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8498,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4772,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8499,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4773,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8500,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4774,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8501,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg intr_test0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8502,"Azadi_top_verilator top_verilator timer0 u_reg intr_test0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8503,"Azadi_top_verilator top_verilator timer0 u_reg addr_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegBw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3705,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3706,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8482,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if re_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8481,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8483,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8485,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8486,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8487,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+3599,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8504,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13694,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3600,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3601,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8505,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if err_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8506,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if addr_align_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8507,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3602,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if reqid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3603,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if reqsz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3604,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rspop",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+8508,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rd_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8509,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if wr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8507,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8510,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8511,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8512,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8513,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8514,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8515,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8516,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8517,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8518,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8491,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4775,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8491,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8519,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8491,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8491,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8519,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14210,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8493,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8492,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14210,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+4776,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+8493,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8520,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8493,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8492,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14210,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+8493,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8520,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14211,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8494,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+4777,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4768,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4768,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8521,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8494,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4768,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8521,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4768,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8522,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8523,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4778,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4769,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4769,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8524,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8525,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8522,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8523,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4769,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8524,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8525,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4769,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8497,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8526,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8527,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4779,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4770,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4770,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8528,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8529,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8497,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8526,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8527,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4770,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8528,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8529,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4770,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14212,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8498,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4780,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4771,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4771,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8498,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8530,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8498,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4771,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8498,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8530,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4771,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14212,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8499,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4781,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4772,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4772,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8499,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8531,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8499,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4772,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8499,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8531,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4772,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8500,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4782,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4773,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4773,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8500,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8532,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+8500,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4773,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8500,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8532,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4773,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8501,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8533,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8534,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4783,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4774,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4774,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8535,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+8501,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8533,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8534,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4774,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8535,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13695,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8502,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8502,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8474,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8476,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8477,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8478,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8479,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8480,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+532,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8536,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8463,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core active",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8537,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core prescaler",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+8538,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8466,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core tick",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8539,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtime_d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8541,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtime",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+8543+i*2,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtimecmp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        tracep->declBus(c+8474,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core intr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4784,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core tick_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator periph_switch clk_peri_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator periph_switch rst_peri_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7929,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7934,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7937,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8902,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8903,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8904,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8905,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8906,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8907,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11524,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11531,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3838,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11532,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11533,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11534,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11535,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11536,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11537,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11538,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11539,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11540,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14214,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14215,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14216,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14217,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14218,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14219,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14220,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14221,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14222,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11541,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11542,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11543,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11544,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11545,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11546,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11547,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11548,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11549,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14223,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14224,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14225,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14226,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14227,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14228,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14229,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14230,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14231,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11550,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11551,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11552,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11553,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11554,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11555,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11556,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11557,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11558,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14232,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14233,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14234,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14236,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14237,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14238,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14239,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14240,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11560,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11561,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11562,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11563,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11564,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11565,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11566,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11567,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14241,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14242,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14243,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14245,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14247,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14248,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14249,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11568,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11569,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11570,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11571,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11572,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11573,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11574,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11575,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11576,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14250,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14251,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14252,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14253,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14255,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14256,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14257,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14258,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3829,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11577,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11578,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11579,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11580,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11581,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11582,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11583,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11584,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11585,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14259,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14260,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14261,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14262,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14263,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14264,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14265,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14266,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14267,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11586,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11587,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11588,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11589,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11590,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11591,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11592,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11593,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11594,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14268,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14269,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14270,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14271,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14272,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14273,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14274,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14275,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14276,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11595,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11596,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11597,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11598,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11599,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11600,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11601,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11602,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11603,"Azadi_top_verilator top_verilator periph_switch tl_can0_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14277,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14278,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14279,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14280,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14281,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14282,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14283,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14284,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14285,"Azadi_top_verilator top_verilator periph_switch tl_can0_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11604,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11605,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11606,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11607,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11608,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11609,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11610,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11611,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11612,"Azadi_top_verilator top_verilator periph_switch tl_can1_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14286,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14287,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14288,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14289,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14290,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14291,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14292,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14293,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14294,"Azadi_top_verilator top_verilator periph_switch tl_can1_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11613,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11614,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11615,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11616,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11617,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11618,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11619,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11620,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11621,"Azadi_top_verilator top_verilator periph_switch tl_adc_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14295,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14296,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14297,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14298,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14299,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14300,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14301,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14302,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14303,"Azadi_top_verilator top_verilator periph_switch tl_adc_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11622,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11623,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11624,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11625,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11626,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11627,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11628,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11629,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11630,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14304,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14305,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14306,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14307,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14308,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14309,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14310,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14311,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14312,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14313,"Azadi_top_verilator top_verilator periph_switch scanmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14313,"Azadi_top_verilator top_verilator periph_switch unused_scanmode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7929,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7934,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7937,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8902,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8903,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8904,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8905,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8906,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8907,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11631,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11632,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11633,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11634,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11635,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11636,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11637,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11638,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11639,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11640,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11641,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11642,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11643,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11644,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11645,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11646,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11647,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11648,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11649,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11650,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11651,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11652,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11653,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11654,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11655,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11656,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11657,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11658,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11659,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11660,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11661,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11662,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11663,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11664,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11665,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11666,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11667,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11668,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11669,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11670,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11671,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11672,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11673,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11674,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11675,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11676,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11677,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11678,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11679,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11680,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11681,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11682,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11683,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11684,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11685,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11686,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11687,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11688,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11689,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11690,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11693,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11694,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11697,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11698,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11699,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11700,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11701,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11702,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11703,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11704,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11705,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11706,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11707,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11708,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11709,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11710,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11711,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11712,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11713,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11715,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11716,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11717,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11718,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11719,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11720,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11721,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11722,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11723,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11724,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11725,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11726,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11727,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11728,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11729,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11730,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11731,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11732,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11733,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11734,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11735,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11736,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11737,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11738,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11739,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11740,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11741,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11742,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11743,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11744,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11745,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11746,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11747,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3856,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3858,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3863,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3864,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3865,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3872,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3873,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3874,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3876,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3881,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3882,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3883,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3885,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3890,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3891,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3892,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3893,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3894,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3895,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3899,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3900,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3901,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3903,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3904,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3908,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3909,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3910,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3911,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3912,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3913,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3914,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3917,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3918,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3919,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3922,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3923,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3924,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3925,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3926,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3927,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3928,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3929,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3930,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3931,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3932,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3933,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3934,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3935,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3936,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3937,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3938,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3939,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3940,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3941,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3942,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3943,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3944,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3945,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3946,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3947,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3948,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3949,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3950,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3951,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3952,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3953,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3954,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3955,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3956,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3957,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3958,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3959,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3960,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3961,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3962,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3963,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3964,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3965,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3966,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3967,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3968,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3969,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3970,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3971,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3972,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7956,"Azadi_top_verilator top_verilator periph_switch dev_sel_s1n_14",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14314,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 12,0);
        tracep->declBus(c+14314,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 12,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+14315,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declQuad(c+14315,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 NWD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7929,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7934,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7937,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8902,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11748,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11762,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11858,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3981,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3982,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3983,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3984,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3985,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3987,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3988,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3989,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3990,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3991,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3992,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3993,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3994,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3995,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3996,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3999,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4000,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4001,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4002,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4003,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4004,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4005,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4006,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4008,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4009,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4010,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4011,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4012,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4014,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4015,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4016,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4017,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4018,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4019,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4021,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4022,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4023,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4024,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4025,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4026,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4027,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4028,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4029,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4030,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4031,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4032,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4033,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4034,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4035,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4036,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4037,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4038,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4039,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4040,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4041,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4042,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4043,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4044,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4045,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4046,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4047,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4048,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4061,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4068,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4069,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4070,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4071,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4074,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4075,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4077,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4078,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4080,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4081,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4088,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7956,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7957,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_t",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7958,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7959,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7960,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7961,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7962,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7963,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7964,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7965,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7966,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14188,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 MaxOutstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 OutstandingW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1974,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 num_req_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBus(c+4529,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7967,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hold_all_requests",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12474,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_rsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7968,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7969,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7970,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7971,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7972,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7973,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7974,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7975,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7976,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7977,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7978,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7979,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7980,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7981,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7982,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7983,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7984,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7985,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7987,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7988,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7989,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7990,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7991,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7992,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7993,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7994,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7995,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7996,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7998,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7999,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8000,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8001,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8002,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8003,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8004,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8005,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8006,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8008,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8009,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8010,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8011,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8012,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8013,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8014,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8015,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8016,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8017,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8018,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8019,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8020,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8021,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8022,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8023,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8024,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8025,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8026,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8027,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8028,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8029,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8030,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8031,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8032,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8033,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8034,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8035,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8036,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8037,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8038,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8039,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8040,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8041,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8042,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8043,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8044,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8045,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8046,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8047,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8048,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8061,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8068,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8069,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8070,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8071,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8074,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8075,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8077,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8078,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8080,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8081,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8088,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4384,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4385,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4386,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4390,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4391,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4392,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4393,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4394,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4395,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4396,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4397,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4398,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4399,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4400,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4401,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4402,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4403,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4404,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4405,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4406,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4407,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4408,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4409,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4410,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4411,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4412,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4413,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4414,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4415,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4416,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4417,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4418,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4419,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4420,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4421,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4422,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4423,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4424,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4425,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4427,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4428,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4429,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4431,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4432,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4433,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4434,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4435,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4436,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4437,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4438,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4439,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4440,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4441,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4442,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4444,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4445,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4446,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4447,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4448,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4449,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4450,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4452,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4453,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4454,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4455,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4456,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4458,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4459,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4460,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4461,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4462,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4463,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4464,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4465,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4466,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4467,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4468,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4469,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4470,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4471,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4472,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4473,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4474,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4475,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4476,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4477,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4478,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4479,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4480,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4481,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4482,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4483,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4484,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4485,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4486,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4487,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4488,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4489,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4490,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4491,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4492,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4493,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4494,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4495,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4496,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4498,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4499,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4501,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4502,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4503,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4504,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4506,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4507,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4508,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9102,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9103,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hfifo_reqready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk1 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk2 idx",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7929,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7934,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7937,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8902,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7958,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7959,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7960,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7961,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7962,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7963,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7964,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7965,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7966,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7956,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7957,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9107,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBit(c+8095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9107,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 87,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13941,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8102,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8103,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8107,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4652,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4653,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4660,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1975,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1976,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1977,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1978,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_req_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4530,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_rsp_pending",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator GPIO tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator GPIO tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator GPIO tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator GPIO tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator GPIO tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator GPIO tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator GPIO tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator GPIO tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator GPIO tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3829,"Azadi_top_verilator top_verilator GPIO tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator GPIO tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator GPIO tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator GPIO tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator GPIO tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator GPIO tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator GPIO tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator GPIO tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator GPIO tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13696,"Azadi_top_verilator top_verilator GPIO cio_gpio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10183,"Azadi_top_verilator top_verilator GPIO cio_gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10184,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator GPIO intr_gpio_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11865,"Azadi_top_verilator top_verilator GPIO reg2hw intr_state q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11866,"Azadi_top_verilator top_verilator GPIO reg2hw intr_enable q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11867,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11868,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11869,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11870,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11871,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11872,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11873,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11874,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11875,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11876,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11877,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11878,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11879,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11880,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11881,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11882,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11883,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11884,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11885,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11886,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11887,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11888,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11889,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_rising q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11890,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_falling q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11891,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvlhigh q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11892,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvllow q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11893,"Azadi_top_verilator top_verilator GPIO reg2hw ctrl_en_input_filter q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10368,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10369,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10370,"Azadi_top_verilator top_verilator GPIO hw2reg data_in d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10371,"Azadi_top_verilator top_verilator GPIO hw2reg data_in de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10372,"Azadi_top_verilator top_verilator GPIO hw2reg direct_out d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10373,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+10374,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+10375,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+10376,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+10377,"Azadi_top_verilator top_verilator GPIO hw2reg direct_oe d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10378,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+10379,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+10380,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper data d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+10381,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper mask d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+10183,"Azadi_top_verilator top_verilator GPIO cio_gpio_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10184,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11894,"Azadi_top_verilator top_verilator GPIO data_in_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1050,"Azadi_top_verilator top_verilator GPIO data_in_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13697,"Azadi_top_verilator top_verilator GPIO event_intr_rise",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13698,"Azadi_top_verilator top_verilator GPIO event_intr_fall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11895,"Azadi_top_verilator top_verilator GPIO event_intr_actlow",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11896,"Azadi_top_verilator top_verilator GPIO event_intr_acthigh",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13699,"Azadi_top_verilator top_verilator GPIO event_intr_combined",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator GPIO intr_hw Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator GPIO intr_hw FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO intr_hw clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO intr_hw rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13699,"Azadi_top_verilator top_verilator GPIO intr_hw event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11897,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11898,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11899,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11900,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11901,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11902,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator GPIO intr_hw intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11903,"Azadi_top_verilator top_verilator GPIO intr_hw new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator GPIO u_reg tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3829,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator GPIO u_reg tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11865,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_state q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11866,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_enable q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11867,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11868,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11869,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11870,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11871,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11872,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11873,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11874,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11875,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11876,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11877,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11878,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11879,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11880,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11881,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11882,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11883,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11884,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11885,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11886,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11887,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11888,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11889,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_rising q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11890,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_falling q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11891,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvlhigh q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11892,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvllow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11893,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw ctrl_en_input_filter q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10368,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10369,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10370,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10371,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10372,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_out d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10373,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+10374,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+10375,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10376,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10377,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_oe d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10378,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10379,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10380,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10381,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator GPIO u_reg devmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator GPIO u_reg AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator GPIO u_reg DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11904,"Azadi_top_verilator top_verilator GPIO u_reg reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11905,"Azadi_top_verilator top_verilator GPIO u_reg reg_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11906,"Azadi_top_verilator top_verilator GPIO u_reg reg_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg reg_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11908,"Azadi_top_verilator top_verilator GPIO u_reg reg_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11909,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11910,"Azadi_top_verilator top_verilator GPIO u_reg reg_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11911,"Azadi_top_verilator top_verilator GPIO u_reg addrmiss",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11912,"Azadi_top_verilator top_verilator GPIO u_reg wr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11909,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3829,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9952,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11913,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11914,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11915,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator GPIO u_reg data_in_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10382,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11916,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11917,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10383,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+11918,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBit(c+11919,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11920,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11921,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11919,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10384,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10385,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11927,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10386,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11928,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11929,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10387,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11928,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11929,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10388,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11930,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11931,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10389,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+11930,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11931,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3747,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11932,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3748,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11933,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11934,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1979,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11935,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11937,"Azadi_top_verilator top_verilator GPIO u_reg addr_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 14,0);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegBw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3829,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11905,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if re_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11904,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11906,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11908,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11909,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11910,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+1980,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11938,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13700,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3751,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1981,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11939,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if err_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11940,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_align_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11941,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3752,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3753,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqsz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3754,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rspop",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11942,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rd_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11943,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11515,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11516,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11517,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11518,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11519,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11520,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11941,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11944,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11945,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11946,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11947,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11948,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11950,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11951,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11952,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11913,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10390,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10391,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9954,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9952,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9952,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10392,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10105,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+11913,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10390,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10391,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9952,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10392,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10105,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11914,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4785,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11914,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11953,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11914,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11914,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11953,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11915,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11915,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10393,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10394,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4786,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10393,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10394,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10393,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10394,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10393,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10394,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11917,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11916,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10382,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11916,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11917,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10382,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11920,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11919,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11954,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10395,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11919,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11920,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11954,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10395,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11919,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11921,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10396,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11919,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11921,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10396,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10384,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10384,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10397,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10397,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11927,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10385,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11927,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10385,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11929,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11928,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10386,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11928,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11929,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10386,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11929,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11928,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10387,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11928,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11929,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10387,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11931,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11930,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10388,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11930,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11931,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10388,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11931,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11930,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10389,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+11930,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11931,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11925,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10389,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11932,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4787,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3747,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3747,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11932,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11955,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11932,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3747,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11932,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11955,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3747,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11933,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4788,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3748,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3748,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11933,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11956,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11933,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3748,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11933,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11956,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3748,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11934,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4789,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11934,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11957,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11934,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11934,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11957,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11935,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4790,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1979,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1979,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11935,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11958,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11935,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1979,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11935,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11958,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1979,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4791,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11959,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11907,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13815,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11959,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11960,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13701,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13702,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9955,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10198,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9956,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9957,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10199,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11961,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13703,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13704,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9958,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10200,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9959,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9960,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10201,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11962,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13705,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13706,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9961,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10202,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9962,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9963,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10203,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11963,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13707,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13708,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9964,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10204,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9965,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3755,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10205,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11964,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13709,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13710,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9966,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10206,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9967,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3756,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10207,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11965,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13711,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13712,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9968,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10208,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9969,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3757,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10209,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11966,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13713,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13714,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9970,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10210,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9971,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3758,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10211,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11967,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13715,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13716,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+9972,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10212,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+9973,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3759,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11968,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13717,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13718,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3605,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3666,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3606,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3607,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3667,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11969,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13719,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13720,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3608,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3668,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3609,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3610,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3669,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11970,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13721,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13722,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3611,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3670,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3612,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3613,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3671,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11971,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13723,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13724,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3614,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3672,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3615,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3616,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3673,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11972,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13725,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13726,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3617,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3674,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3618,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3619,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3675,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11973,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13727,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13728,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3620,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3676,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3621,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3677,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11974,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13729,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13730,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3623,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3678,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3624,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3625,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3679,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11975,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13731,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13732,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3626,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3680,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3627,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3628,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3681,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11976,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13733,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13734,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3682,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3630,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3631,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3683,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11977,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13735,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13736,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3632,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3684,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3633,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3634,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11978,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13737,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13738,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3635,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3686,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3637,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3687,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13739,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13740,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3688,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3639,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3640,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3689,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11980,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13741,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13742,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3641,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3690,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3642,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3643,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3691,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11981,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13743,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13744,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3692,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3645,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3646,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3693,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11982,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13745,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13746,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3694,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3648,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3649,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3695,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11983,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13747,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13748,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+3650,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+3696,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+3651,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3652,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3697,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11984,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13749,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13750,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4792,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4916,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4793,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3653,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4917,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11985,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13751,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13752,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4794,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4918,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4795,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3654,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4919,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11986,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13753,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13754,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4920,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4797,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3655,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4921,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11987,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13755,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13756,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4798,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4922,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4799,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3656,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4923,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11988,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13757,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13758,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4800,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4924,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4801,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3657,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4925,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11989,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13759,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13760,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4802,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4926,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4803,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3658,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4927,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11990,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13761,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13762,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4804,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4928,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4805,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3659,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4929,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter Cycles",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11991,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter enable_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13763,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13764,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13906,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14058,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CYCLESM1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+4806,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+4930,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+4807,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3660,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter stored_value_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4931,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter update_stored_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_dut clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13352,"Azadi_top_verilator top_verilator u_dut rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator u_dut rx_dv_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4933,"Azadi_top_verilator top_verilator u_dut rx_byte_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator u_dut we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4900,"Azadi_top_verilator top_verilator u_dut addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+4934,"Azadi_top_verilator top_verilator u_dut wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4897,"Azadi_top_verilator top_verilator u_dut reset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4935,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_cs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4962,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_ns",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4933,"Azadi_top_verilator top_verilator u_dut rx_byte_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4901,"Azadi_top_verilator top_verilator u_dut rx_byte_q0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4902,"Azadi_top_verilator top_verilator u_dut rx_byte_q1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4903,"Azadi_top_verilator top_verilator u_dut rx_byte_q2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4904,"Azadi_top_verilator top_verilator u_dut rx_byte_q3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator u_dut we_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4963,"Azadi_top_verilator top_verilator u_dut we_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4900,"Azadi_top_verilator top_verilator u_dut addr_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBus(c+4900,"Azadi_top_verilator top_verilator u_dut addr_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBit(c+4897,"Azadi_top_verilator top_verilator u_dut reset_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4964,"Azadi_top_verilator top_verilator u_dut reset_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13765,"Azadi_top_verilator top_verilator u_dut byte_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14128,"Azadi_top_verilator top_verilator u_dut DONE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14200,"Azadi_top_verilator top_verilator u_dut LOAD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14054,"Azadi_top_verilator top_verilator u_dut PROG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_dut RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator programmer i_Clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13352,"Azadi_top_verilator top_verilator programmer rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13802,"Azadi_top_verilator top_verilator programmer i_Rx_Serial",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14320,"Azadi_top_verilator top_verilator programmer CLKS_PER_BIT",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator programmer o_Rx_DV",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4933,"Azadi_top_verilator top_verilator programmer o_Rx_Byte",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator programmer s_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14321,"Azadi_top_verilator top_verilator programmer s_RX_START_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14322,"Azadi_top_verilator top_verilator programmer s_RX_DATA_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14323,"Azadi_top_verilator top_verilator programmer s_RX_STOP_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14324,"Azadi_top_verilator top_verilator programmer s_CLEANUP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13766,"Azadi_top_verilator top_verilator programmer r_Rx_Data_R",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13767,"Azadi_top_verilator top_verilator programmer r_Rx_Data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4947,"Azadi_top_verilator top_verilator programmer r_Clock_Count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+4948,"Azadi_top_verilator top_verilator programmer r_Bit_Index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4933,"Azadi_top_verilator top_verilator programmer r_Rx_Byte",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator programmer r_Rx_DV",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4949,"Azadi_top_verilator top_verilator programmer r_SM_Main",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator iccm clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator iccm reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12829,"Azadi_top_verilator top_verilator iccm req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12828,"Azadi_top_verilator top_verilator iccm addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+14325,"Azadi_top_verilator top_verilator iccm wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator iccm rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1043,"Azadi_top_verilator top_verilator iccm rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14326,"Azadi_top_verilator top_verilator iccm we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator iccm iccm CLK",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12829,"Azadi_top_verilator top_verilator iccm iccm EN",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14326,"Azadi_top_verilator top_verilator iccm iccm WE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+14325,"Azadi_top_verilator top_verilator iccm iccm Di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator iccm iccm Do",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12828,"Azadi_top_verilator top_verilator iccm iccm A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator inst_mem SramAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator inst_mem SramDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator inst_mem Outstanding",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator inst_mem ByteAccess",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator inst_mem ErrOnWrite",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator inst_mem ErrOnRead",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator inst_mem clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator inst_mem rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12819,"Azadi_top_verilator top_verilator inst_mem tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator inst_mem tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator inst_mem tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator inst_mem tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12823,"Azadi_top_verilator top_verilator inst_mem tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator inst_mem tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator inst_mem tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12826,"Azadi_top_verilator top_verilator inst_mem tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12827,"Azadi_top_verilator top_verilator inst_mem tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1082,"Azadi_top_verilator top_verilator inst_mem tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator inst_mem tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator inst_mem tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator inst_mem tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator inst_mem tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator inst_mem tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator inst_mem tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1089,"Azadi_top_verilator top_verilator inst_mem tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1090,"Azadi_top_verilator top_verilator inst_mem tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12829,"Azadi_top_verilator top_verilator inst_mem req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator inst_mem gnt_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12993,"Azadi_top_verilator top_verilator inst_mem we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12828,"Azadi_top_verilator top_verilator inst_mem addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+12994,"Azadi_top_verilator top_verilator inst_mem wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12995,"Azadi_top_verilator top_verilator inst_mem wmask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13768,"Azadi_top_verilator top_verilator inst_mem rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1043,"Azadi_top_verilator top_verilator inst_mem rvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator inst_mem rerror_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator inst_mem SramByte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator inst_mem DataBitWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator inst_mem WidthMult",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator inst_mem WoffsetWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator inst_mem SramReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14134,"Azadi_top_verilator top_verilator inst_mem ReqFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator inst_mem RspFifoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13769,"Azadi_top_verilator top_verilator inst_mem reqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1878,"Azadi_top_verilator top_verilator inst_mem reqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1879,"Azadi_top_verilator top_verilator inst_mem reqfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator inst_mem reqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"OpWrite", "OpRead", "OpUnknown"};
            const char* __VenumItemValues[]
            = {"0", "1", "10"};
            tracep->declDTypeEnum(53, "tlul_sram_adapter.req_op_e", 3, 2, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata op",53, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12999,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata op",53, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1903,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1904,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1905,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1880,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1906,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1907,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+1908,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+1906,"Azadi_top_verilator top_verilator inst_mem rspfifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1881,"Azadi_top_verilator top_verilator inst_mem rspfifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1920,"Azadi_top_verilator top_verilator inst_mem rspfifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13770,"Azadi_top_verilator top_verilator inst_mem rspfifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1353,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1354,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1355,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator inst_mem error_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem wr_attr_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem wr_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem rd_vld_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator inst_mem tlul_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13769,"Azadi_top_verilator top_verilator inst_mem a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator inst_mem d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12829,"Azadi_top_verilator top_verilator inst_mem sram_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13771,"Azadi_top_verilator top_verilator inst_mem d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13772,"Azadi_top_verilator top_verilator inst_mem d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator inst_mem woffset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator inst_mem wmask_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13004,"Azadi_top_verilator top_verilator inst_mem wdata_int(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13773,"Azadi_top_verilator top_verilator inst_mem rdata(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1921,"Azadi_top_verilator top_verilator inst_mem rmask(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+1356,"Azadi_top_verilator top_verilator inst_mem rdata_tlword",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem unused_rerror",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13005,"Azadi_top_verilator top_verilator inst_mem unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14136,"Azadi_top_verilator top_verilator inst_mem unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator inst_mem u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator inst_mem u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12819,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12823,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12826,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12827,"Azadi_top_verilator top_verilator inst_mem u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12998,"Azadi_top_verilator top_verilator inst_mem u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator inst_mem u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator inst_mem u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator inst_mem u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator inst_mem u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator inst_mem u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator inst_mem u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13007,"Azadi_top_verilator top_verilator inst_mem u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13008,"Azadi_top_verilator top_verilator inst_mem u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator inst_mem u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13010,"Azadi_top_verilator top_verilator inst_mem u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13011,"Azadi_top_verilator top_verilator inst_mem u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13012,"Azadi_top_verilator top_verilator inst_mem u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13013,"Azadi_top_verilator top_verilator inst_mem u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13014,"Azadi_top_verilator top_verilator inst_mem u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13923,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator inst_mem u_reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator inst_mem u_reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13769,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1878,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13015,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBit(c+1879,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub3(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1909,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 12,0);
        tracep->declBus(c+13774,"Azadi_top_verilator top_verilator inst_mem u_reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1869,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13016,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13775,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1882,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1883,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1882,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1870,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1034,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1871,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1035,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1051,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+1052,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13776,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13776,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 12,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13001,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1880,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13017,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+1884,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1906,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1910,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1872,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1036,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13018,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13778,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1885,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1886,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1885,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1873,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1037,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1874,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1038,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1053,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+1054,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13779,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+13779,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+14138,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator inst_mem u_rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator inst_mem u_rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1906,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1881,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1357,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBit(c+1920,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13770,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1359,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBus(c+13780,"Azadi_top_verilator top_verilator inst_mem u_rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+1875,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13781,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1887,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1888,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1876,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1040,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1877,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1041,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declQuad(c+1055,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+1057,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+13782,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+13784,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator reset_manager clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator top_verilator reset_manager rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11168,"Azadi_top_verilator top_verilator reset_manager ndmreset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator reset_manager sys_rst_ni",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13786,"Azadi_top_verilator top_verilator reset_manager rst_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13787,"Azadi_top_verilator top_verilator reset_manager rst_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13787,"Azadi_top_verilator top_verilator reset_manager rst_fd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator reset_manager rst_fq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator intr_controller SRCW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator intr_controller tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator intr_controller tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator intr_controller tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator intr_controller tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator intr_controller tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator intr_controller tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8585,"Azadi_top_verilator top_verilator intr_controller tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator intr_controller tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator intr_controller tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4520,"Azadi_top_verilator top_verilator intr_controller tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator intr_controller tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator intr_controller tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator intr_controller tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator intr_controller tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator intr_controller tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator intr_controller tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator intr_controller tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4528,"Azadi_top_verilator top_verilator intr_controller tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10216,"Azadi_top_verilator top_verilator intr_controller intr_src_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+524,"Azadi_top_verilator top_verilator intr_controller irq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10217+i*1,"Azadi_top_verilator top_verilator intr_controller irq_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 4,0);}}
        tracep->declBus(c+4661,"Azadi_top_verilator top_verilator intr_controller msip_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4662,"Azadi_top_verilator top_verilator intr_controller reg2hw le(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4663,"Azadi_top_verilator top_verilator intr_controller reg2hw le(1) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4664,"Azadi_top_verilator top_verilator intr_controller reg2hw le(2) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4665,"Azadi_top_verilator top_verilator intr_controller reg2hw le(3) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4666,"Azadi_top_verilator top_verilator intr_controller reg2hw le(4) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4667,"Azadi_top_verilator top_verilator intr_controller reg2hw le(5) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4668,"Azadi_top_verilator top_verilator intr_controller reg2hw le(6) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4669,"Azadi_top_verilator top_verilator intr_controller reg2hw le(7) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4670,"Azadi_top_verilator top_verilator intr_controller reg2hw le(8) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4671,"Azadi_top_verilator top_verilator intr_controller reg2hw le(9) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4672,"Azadi_top_verilator top_verilator intr_controller reg2hw le(10) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4673,"Azadi_top_verilator top_verilator intr_controller reg2hw le(11) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4674,"Azadi_top_verilator top_verilator intr_controller reg2hw le(12) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4675,"Azadi_top_verilator top_verilator intr_controller reg2hw le(13) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4676,"Azadi_top_verilator top_verilator intr_controller reg2hw le(14) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4677,"Azadi_top_verilator top_verilator intr_controller reg2hw le(15) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4678,"Azadi_top_verilator top_verilator intr_controller reg2hw le(16) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4679,"Azadi_top_verilator top_verilator intr_controller reg2hw le(17) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4680,"Azadi_top_verilator top_verilator intr_controller reg2hw le(18) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4681,"Azadi_top_verilator top_verilator intr_controller reg2hw le(19) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4682,"Azadi_top_verilator top_verilator intr_controller reg2hw le(20) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4683,"Azadi_top_verilator top_verilator intr_controller reg2hw le(21) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4684,"Azadi_top_verilator top_verilator intr_controller reg2hw le(22) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4685,"Azadi_top_verilator top_verilator intr_controller reg2hw le(23) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4686,"Azadi_top_verilator top_verilator intr_controller reg2hw le(24) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4687,"Azadi_top_verilator top_verilator intr_controller reg2hw le(25) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4688,"Azadi_top_verilator top_verilator intr_controller reg2hw le(26) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4689,"Azadi_top_verilator top_verilator intr_controller reg2hw le(27) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4690,"Azadi_top_verilator top_verilator intr_controller reg2hw le(28) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4691,"Azadi_top_verilator top_verilator intr_controller reg2hw le(29) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4692,"Azadi_top_verilator top_verilator intr_controller reg2hw le(30) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4693,"Azadi_top_verilator top_verilator intr_controller reg2hw le(31) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4694,"Azadi_top_verilator top_verilator intr_controller reg2hw prio0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4695,"Azadi_top_verilator top_verilator intr_controller reg2hw prio1 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4696,"Azadi_top_verilator top_verilator intr_controller reg2hw prio2 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4697,"Azadi_top_verilator top_verilator intr_controller reg2hw prio3 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4698,"Azadi_top_verilator top_verilator intr_controller reg2hw prio4 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4699,"Azadi_top_verilator top_verilator intr_controller reg2hw prio5 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4700,"Azadi_top_verilator top_verilator intr_controller reg2hw prio6 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4701,"Azadi_top_verilator top_verilator intr_controller reg2hw prio7 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4702,"Azadi_top_verilator top_verilator intr_controller reg2hw prio8 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4703,"Azadi_top_verilator top_verilator intr_controller reg2hw prio9 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4704,"Azadi_top_verilator top_verilator intr_controller reg2hw prio10 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4705,"Azadi_top_verilator top_verilator intr_controller reg2hw prio11 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4706,"Azadi_top_verilator top_verilator intr_controller reg2hw prio12 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4707,"Azadi_top_verilator top_verilator intr_controller reg2hw prio13 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4708,"Azadi_top_verilator top_verilator intr_controller reg2hw prio14 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4709,"Azadi_top_verilator top_verilator intr_controller reg2hw prio15 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4710,"Azadi_top_verilator top_verilator intr_controller reg2hw prio16 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4711,"Azadi_top_verilator top_verilator intr_controller reg2hw prio17 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4712,"Azadi_top_verilator top_verilator intr_controller reg2hw prio18 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4713,"Azadi_top_verilator top_verilator intr_controller reg2hw prio19 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4714,"Azadi_top_verilator top_verilator intr_controller reg2hw prio20 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4715,"Azadi_top_verilator top_verilator intr_controller reg2hw prio21 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4716,"Azadi_top_verilator top_verilator intr_controller reg2hw prio22 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4717,"Azadi_top_verilator top_verilator intr_controller reg2hw prio23 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4718,"Azadi_top_verilator top_verilator intr_controller reg2hw prio24 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4719,"Azadi_top_verilator top_verilator intr_controller reg2hw prio25 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4720,"Azadi_top_verilator top_verilator intr_controller reg2hw prio26 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4721,"Azadi_top_verilator top_verilator intr_controller reg2hw prio27 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4722,"Azadi_top_verilator top_verilator intr_controller reg2hw prio28 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4723,"Azadi_top_verilator top_verilator intr_controller reg2hw prio29 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4724,"Azadi_top_verilator top_verilator intr_controller reg2hw prio30 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4725,"Azadi_top_verilator top_verilator intr_controller reg2hw prio31 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+4726,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(0) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4727,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(1) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4728,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(2) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4729,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(3) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4730,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(4) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4731,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(5) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4732,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(6) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4733,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(7) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4734,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(8) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4735,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(9) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4736,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(10) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4737,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(11) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4738,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(12) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4739,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(13) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4740,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(14) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4741,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(15) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4742,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(16) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4743,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(17) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4744,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(18) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4745,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(19) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4746,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(20) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4747,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(21) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4748,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(22) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4749,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(23) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4750,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(24) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4751,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(25) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4752,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(26) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4753,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(27) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4754,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(28) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4755,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(29) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4756,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(30) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4757,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(31) q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4758,"Azadi_top_verilator top_verilator intr_controller reg2hw threshold0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4759,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+4760,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4761,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4762,"Azadi_top_verilator top_verilator intr_controller reg2hw msip0 q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10219,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10220,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10221,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10222,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10223,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10224,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10226,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10227,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10228,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10229,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10230,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10231,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10232,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10233,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10234,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10235,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10237,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10238,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10240,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10241,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10242,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10243,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10245,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10246,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10247,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10248,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10249,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10250,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10251,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10252,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10253,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10254,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10255,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10256,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10257,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10258,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10259,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10260,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10261,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10262,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10263,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10264,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10265,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10266,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10267,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10268,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10269,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10270,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10271,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10272,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10273,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10274,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10275,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10276,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10277,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10278,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10279,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10280,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10281,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10282,"Azadi_top_verilator top_verilator intr_controller hw2reg cc0 d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+14327,"Azadi_top_verilator top_verilator intr_controller MAX_PRIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller PRIOW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+11183,"Azadi_top_verilator top_verilator intr_controller le",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3760,"Azadi_top_verilator top_verilator intr_controller ip",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11288+i*1,"Azadi_top_verilator top_verilator intr_controller ie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator intr_controller claim_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10283+i*1,"Azadi_top_verilator top_verilator intr_controller claim_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 4,0);}}
        tracep->declBus(c+11184,"Azadi_top_verilator top_verilator intr_controller claim",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator intr_controller complete_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11185+i*1,"Azadi_top_verilator top_verilator intr_controller complete_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 4,0);}}
        tracep->declBus(c+11186,"Azadi_top_verilator top_verilator intr_controller complete",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10284+i*1,"Azadi_top_verilator top_verilator intr_controller cc_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 4,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+11289+i*1,"Azadi_top_verilator top_verilator intr_controller prio",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11187+i*1,"Azadi_top_verilator top_verilator intr_controller threshold",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
        tracep->declBus(c+13929,"Azadi_top_verilator top_verilator intr_controller unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13929,"Azadi_top_verilator top_verilator intr_controller unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator intr_controller u_gateway N_SOURCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_gateway clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_gateway rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10216,"Azadi_top_verilator top_verilator intr_controller u_gateway src_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11183,"Azadi_top_verilator top_verilator intr_controller u_gateway le_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11184,"Azadi_top_verilator top_verilator intr_controller u_gateway claim_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11186,"Azadi_top_verilator top_verilator intr_controller u_gateway complete_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+3760,"Azadi_top_verilator top_verilator intr_controller u_gateway ip_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10185,"Azadi_top_verilator top_verilator intr_controller u_gateway ia",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11188,"Azadi_top_verilator top_verilator intr_controller u_gateway set",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+3761,"Azadi_top_verilator top_verilator intr_controller u_gateway src_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13884,"Azadi_top_verilator top_verilator intr_controller u_gateway unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8585,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4520,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4528,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4662,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4663,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(1) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4664,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(2) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4665,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(3) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4666,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(4) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4667,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(5) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4668,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(6) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4669,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(7) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4670,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(8) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4671,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(9) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4672,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(10) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4673,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(11) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4674,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(12) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4675,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(13) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4676,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(14) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4677,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(15) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4678,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(16) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4679,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(17) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4680,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(18) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4681,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(19) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4682,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(20) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4683,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(21) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4684,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(22) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4685,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(23) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4686,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(24) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4687,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(25) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4688,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(26) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4689,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(27) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4690,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(28) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4691,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(29) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4692,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(30) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4693,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(31) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4694,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4695,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4696,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4697,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4698,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4699,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4700,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4701,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4702,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4703,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4704,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4705,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4706,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4707,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4708,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4709,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4710,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4711,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4712,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4713,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4714,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4715,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4716,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4717,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4718,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4719,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4720,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4721,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4722,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4723,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4724,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4725,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4726,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(0) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4727,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(1) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4728,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(2) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4729,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(3) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4730,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(4) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4731,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(5) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4732,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(6) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4733,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(7) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4734,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(8) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4735,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(9) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4736,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(10) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4737,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(11) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4738,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(12) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4739,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(13) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4740,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(14) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4741,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(15) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4742,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(16) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4743,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(17) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4744,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(18) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4745,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(19) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4746,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(20) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4747,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(21) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4748,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(22) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4749,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(23) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4750,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(24) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4751,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(25) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4752,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(26) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4753,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(27) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4754,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(28) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4755,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(29) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4756,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(30) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4757,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(31) q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4758,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw threshold0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4759,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+4760,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4761,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4762,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw msip0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10218,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10219,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10220,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10221,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10222,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10223,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10224,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10225,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10226,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10227,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10228,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10229,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10230,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10231,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10232,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10233,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10234,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10235,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10237,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10238,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10240,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10241,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10242,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10243,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10245,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10246,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10247,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10248,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10249,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10250,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10251,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10252,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10253,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10254,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10255,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10256,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10257,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10258,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10259,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10260,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10261,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10262,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10263,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10264,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10265,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10266,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10267,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10268,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10269,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10270,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10271,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10272,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10273,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10274,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10275,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10276,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10277,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10278,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10279,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10280,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10281,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10282,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg cc0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator intr_controller u_reg devmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator intr_controller u_reg AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator intr_controller u_reg DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator intr_controller u_reg DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8606,"Azadi_top_verilator top_verilator intr_controller u_reg reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8607,"Azadi_top_verilator top_verilator intr_controller u_reg reg_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8608,"Azadi_top_verilator top_verilator intr_controller u_reg reg_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator intr_controller u_reg reg_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator intr_controller u_reg reg_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11189,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8611,"Azadi_top_verilator top_verilator intr_controller u_reg reg_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8612,"Azadi_top_verilator top_verilator intr_controller u_reg addrmiss",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8613,"Azadi_top_verilator top_verilator intr_controller u_reg wr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11189,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8585,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4520,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4528,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3762,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3763,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3764,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3765,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9974,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9975,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9976,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9977,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9978,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9979,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9980,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9981,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9982,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9983,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9984,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9985,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9986,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9987,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9988,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9989,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9990,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9991,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9992,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9993,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9994,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9995,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9996,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9997,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9998,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9999,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10000,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10001,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4531,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11190,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4532,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8615,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11191,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4533,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8616,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4534,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8617,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11193,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4535,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8618,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11194,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4536,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11195,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4537,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11196,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4538,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11197,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4539,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11198,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4540,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8623,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11199,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4541,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8624,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11200,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4542,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8625,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4543,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8626,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11202,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4544,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8627,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11203,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4545,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8628,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11204,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4546,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8629,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11205,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4547,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8630,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11206,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4548,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8631,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11207,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4549,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8632,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11208,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4550,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8633,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4551,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8634,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4552,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8635,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4553,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8636,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11212,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4554,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8637,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11213,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4555,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8638,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11214,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4556,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8639,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11215,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4557,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8640,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11216,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4558,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8641,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11217,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4559,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8642,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11218,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4560,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8643,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11219,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4561,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8644,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11220,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4562,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8645,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11221,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4563,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11222,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4564,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11223,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4565,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11224,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4566,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11225,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11226,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11227,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11228,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+8647,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4571,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11229,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4572,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4574,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4576,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4577,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4578,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11237,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4580,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11238,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4581,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11239,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4583,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11241,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4585,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4586,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4587,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11245,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4589,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11247,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4590,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4591,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11249,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4592,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11250,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4593,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11251,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4594,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11252,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4595,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4596,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8615,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4597,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8616,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4598,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8617,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4599,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8618,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4600,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4601,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4602,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4603,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4604,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8623,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4605,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8624,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4606,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8625,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4607,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8626,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4608,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8627,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4609,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8628,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4610,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8629,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4611,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8630,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4612,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8631,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4613,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8632,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4614,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8633,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4615,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8634,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4616,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8635,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4617,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8636,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4618,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8637,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4619,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8638,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4620,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8639,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+14328,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8640,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4621,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8641,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4622,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8642,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4623,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8643,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4624,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8644,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4625,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8645,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10285,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+8648,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+8649,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8650,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4627,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+8651,"Azadi_top_verilator top_verilator intr_controller u_reg addr_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegBw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8585,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4520,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4521,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4522,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4523,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4524,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4525,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4527,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4528,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8607,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if re_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8606,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8608,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11189,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8611,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+4628,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8653,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+4765,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4629,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+4630,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8654,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if err_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8655,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_align_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8656,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+4631,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+4632,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqsz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+4633,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rspop",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+8657,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rd_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8658,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8579,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8582,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8583,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8584,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8585,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8587,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8656,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8659,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8660,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8661,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8662,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8663,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8664,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8665,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8666,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8667,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10287,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4808,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10287,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10287,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10287,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3762,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10288,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10289,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4809,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10288,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10289,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10288,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10289,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10288,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10289,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3763,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10290,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10291,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4810,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3764,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3764,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10290,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10291,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10290,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10291,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3764,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10290,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10291,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3764,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10292,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10293,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4811,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10292,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10293,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10292,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10293,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10292,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10293,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10294,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10295,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4812,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10294,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10295,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10294,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10295,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10294,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10295,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9974,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10296,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10297,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4813,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10296,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10297,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10296,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10297,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10296,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10297,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9975,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10299,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10299,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10299,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10299,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9976,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10301,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4815,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10301,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10301,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10301,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9977,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10302,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4816,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10302,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10302,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10302,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9978,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10304,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10305,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4817,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10304,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10305,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10304,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10305,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10304,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10305,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9979,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10306,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4818,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10306,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10306,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10306,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9980,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10308,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4819,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9981,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9981,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10308,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10308,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9981,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10308,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9981,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10310,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10311,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4820,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9982,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9982,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10310,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10311,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10310,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10311,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9982,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10310,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10311,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9982,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10312,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10313,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4821,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9983,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9983,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10312,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10313,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10312,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10313,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9983,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10312,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10313,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9983,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10314,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10315,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4822,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9984,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9984,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10314,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10315,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10314,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10315,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9984,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10314,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10315,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9984,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10316,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10317,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4823,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9985,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9985,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10316,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10317,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10316,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10317,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9985,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10316,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10317,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9985,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4824,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9986,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9986,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9986,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9986,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10320,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4825,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9987,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9987,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10320,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10320,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9987,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10320,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9987,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10322,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10323,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4826,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9988,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9988,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10322,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10323,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10322,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10323,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9988,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10322,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10323,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9988,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10324,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4827,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9989,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9989,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10324,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10324,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9989,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10324,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9989,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10326,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10327,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4828,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9990,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9990,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10326,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10327,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10326,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10327,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9990,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10326,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10327,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9990,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10328,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10329,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4829,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9991,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9991,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10328,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10329,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10328,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10329,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9991,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10328,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10329,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9991,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10331,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4830,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9992,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9992,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10331,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10331,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9992,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10331,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9992,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10332,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4831,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9993,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9993,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10332,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10332,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9993,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10332,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9993,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10334,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10335,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4832,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9994,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9994,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10334,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10335,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10334,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10335,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9994,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10334,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10335,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9994,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10336,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10337,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4833,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10336,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10337,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10336,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10337,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10336,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10337,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10338,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10339,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4834,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9996,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9996,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10338,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10339,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10338,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10339,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9996,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10338,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10339,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9996,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10340,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10341,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4835,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9997,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9997,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10340,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10341,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10340,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10341,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9997,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10340,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10341,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9997,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10342,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4836,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9998,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9998,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10342,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10342,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9998,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10342,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9998,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10344,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4837,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9999,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9999,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10344,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10344,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9999,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10344,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9999,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10346,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4838,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10346,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10346,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10346,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10000,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10348,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4839,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10001,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10001,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10348,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14319,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10348,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10001,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10348,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10001,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11190,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4531,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4531,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11190,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8795,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11190,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4531,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11190,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8795,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4531,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11191,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4841,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4532,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4532,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11191,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8796,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11191,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4532,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11191,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8796,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4532,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4842,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4533,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4533,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8797,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4533,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8797,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4533,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11193,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8617,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10002,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4534,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4534,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11193,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8798,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11193,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8617,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4534,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11193,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8798,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4534,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11194,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10003,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4535,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4535,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11194,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8799,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11194,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4535,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11194,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8799,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4535,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11195,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8619,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10004,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4536,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4536,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11195,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8800,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11195,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8619,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4536,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11195,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8800,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4536,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11196,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8620,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10005,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4537,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4537,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11196,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8801,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11196,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8620,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4537,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11196,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8801,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4537,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11197,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8621,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4843,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4538,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4538,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11197,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8802,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11197,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8621,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4538,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11197,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4538,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11198,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8622,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4844,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4539,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4539,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11198,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8803,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11198,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8622,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4539,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11198,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8803,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4539,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11199,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8623,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10006,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4540,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4540,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11199,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8804,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11199,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8623,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4540,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11199,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8804,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4540,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11200,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8624,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10007,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4541,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4541,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11200,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8805,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11200,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8624,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4541,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11200,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8805,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4541,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8625,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10008,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4542,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4542,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8806,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8625,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4542,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8806,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4542,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11202,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8626,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10009,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4543,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4543,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11202,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8807,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11202,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8626,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4543,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11202,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8807,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4543,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11203,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8627,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10010,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4544,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4544,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11203,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8808,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11203,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8627,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4544,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11203,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8808,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4544,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11204,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8628,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10011,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4545,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4545,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11204,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8809,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11204,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8628,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4545,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11204,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8809,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4545,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11205,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8629,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10012,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4546,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4546,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11205,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8810,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11205,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8629,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4546,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11205,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8810,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4546,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11206,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8630,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10013,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4547,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4547,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11206,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8811,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11206,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8630,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4547,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11206,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8811,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4547,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11207,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8631,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10014,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11207,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8812,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11207,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8631,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11207,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8812,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10015,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4549,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4549,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8813,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4549,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8813,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4549,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10016,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10017,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4551,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4551,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8815,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4551,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8815,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4551,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8635,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10018,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8816,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8635,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8816,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11212,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8636,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10019,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4553,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4553,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11212,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8817,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11212,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8636,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4553,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11212,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8817,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4553,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8637,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10020,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4554,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4554,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8818,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8637,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4554,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11213,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8818,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4554,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11214,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8638,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10021,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4555,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4555,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11214,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8819,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11214,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8638,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4555,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11214,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8819,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4555,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11215,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8639,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10022,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11215,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8820,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11215,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8639,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11215,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8820,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4556,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11216,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10023,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11216,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8821,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11216,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8640,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11216,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8821,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11217,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10024,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11217,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8822,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11217,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8641,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11217,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8822,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10025,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8823,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11218,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8823,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11219,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4845,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11219,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8824,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11219,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8643,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11219,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8824,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11220,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4846,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11220,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8825,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11220,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8644,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11220,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8825,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11221,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4847,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4562,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4562,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11221,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8826,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11221,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8645,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4562,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11221,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8826,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4562,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11222,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4848,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4563,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4563,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11222,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8827,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11222,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4563,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11222,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8827,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4563,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11223,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4849,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4564,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4564,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11223,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8828,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11223,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4564,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11223,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8828,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4564,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11224,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4850,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4565,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4565,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11224,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8829,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11224,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4565,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11224,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8829,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4565,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11225,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4851,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4566,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4566,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11225,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8830,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11225,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4566,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11225,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8830,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4566,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11226,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4852,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11226,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8831,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11226,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11226,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8831,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4567,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11227,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4853,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11227,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8832,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11227,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11227,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8832,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4568,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11228,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4854,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11228,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8833,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11228,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11228,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8833,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4569,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14329,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14330,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4855,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+14329,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14331,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+14329,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14330,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+14329,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14331,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11229,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4856,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4571,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4571,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11229,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8834,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11229,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4571,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11229,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8834,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4571,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4857,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4572,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4572,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8835,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4572,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8835,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4572,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4858,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8836,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8836,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4859,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4574,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4574,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8837,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4574,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8837,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4574,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4860,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8838,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8838,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4861,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4576,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4576,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8839,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4576,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11234,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8839,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4576,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10026,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4577,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4577,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8840,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4577,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11235,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8840,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4577,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10027,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4578,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4578,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8841,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4578,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8841,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4578,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11237,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11237,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8842,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11237,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11237,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8842,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11238,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10028,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4580,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4580,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11238,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8843,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11238,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4580,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11238,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8843,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4580,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11239,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10029,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4581,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4581,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11239,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8844,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11239,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4581,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11239,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8844,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4581,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10030,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8845,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11240,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8845,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11241,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10031,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4583,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4583,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11241,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8846,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11241,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4583,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11241,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8846,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4583,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10032,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8847,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11242,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8847,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10033,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4585,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4585,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8848,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4585,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8848,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4585,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4586,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4586,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8849,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4586,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8849,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4586,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11245,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10035,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4587,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4587,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11245,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8850,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11245,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4587,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11245,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8850,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4587,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10036,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8851,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11246,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8851,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10037,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4589,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4589,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8852,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4589,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11247,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8852,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4589,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4863,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4590,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4590,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8853,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4590,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11248,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8853,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4590,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11249,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4864,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4591,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4591,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11249,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8854,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11249,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4591,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11249,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8854,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4591,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11250,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4865,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4592,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4592,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11250,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8855,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11250,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4592,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11250,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8855,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4592,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11251,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4866,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4593,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4593,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11251,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8856,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11251,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4593,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11251,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8856,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4593,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11252,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+4867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4594,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4594,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11252,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8857,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11252,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4594,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11252,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8857,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4594,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4595,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4595,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8858,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4595,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8858,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4595,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4869,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4596,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4596,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8859,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4596,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8859,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4596,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4597,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4597,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8860,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4597,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8860,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4597,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8617,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4871,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4598,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4598,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8861,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8617,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4598,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11256,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8861,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4598,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10038,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4599,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4599,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8862,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8618,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4599,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11257,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8862,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4599,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8619,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10039,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4600,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4600,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8863,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8619,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4600,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8863,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4600,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8620,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4872,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4601,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4601,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8864,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8620,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4601,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11259,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8864,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4601,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8621,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14332,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10040,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4602,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4602,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8865,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8621,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14332,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4602,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11260,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8865,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4602,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8622,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10041,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4603,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4603,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8866,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8622,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4603,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11261,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8866,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4603,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8623,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10042,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4604,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4604,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8623,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4604,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11262,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4604,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8624,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10043,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4605,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4605,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8624,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4605,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11263,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4605,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8625,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10044,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4606,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4606,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8869,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8625,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4606,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11264,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8869,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4606,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8626,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10045,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4607,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4607,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8626,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4607,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4607,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8627,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10046,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4608,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4608,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8871,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8627,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4608,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8871,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4608,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8628,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10047,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4609,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4609,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8872,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8628,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4609,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8872,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4609,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8629,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10048,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4610,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4610,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8629,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4610,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11268,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4610,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8630,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10049,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4611,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4611,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8630,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4611,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11269,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4611,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8631,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4873,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4612,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4612,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8875,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8631,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4612,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11270,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8875,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4612,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4874,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4613,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4613,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4613,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11271,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4613,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4875,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4614,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4614,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4614,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11272,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4614,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4615,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4615,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4615,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11273,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4615,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8635,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4616,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4616,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8635,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4616,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4616,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8636,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4617,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4617,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8636,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4617,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4617,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8637,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4618,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4618,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8637,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4618,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4618,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8638,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4619,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4619,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8638,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4619,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4619,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8639,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4620,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4620,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8639,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4620,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11278,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4620,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8640,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4634,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4634,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8640,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4634,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11279,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4634,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8641,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4621,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4621,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8641,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4621,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4621,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4622,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4622,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4622,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11281,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4622,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8643,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10050,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4623,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4623,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8643,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4623,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11282,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4623,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8644,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10051,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4624,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4624,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8888,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8644,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4624,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11283,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8888,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4624,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8645,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4625,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4625,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8889,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8645,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4625,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11284,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8889,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4625,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10052,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8890,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+11285,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8890,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8650,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8649,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8648,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10285,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+8649,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8650,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8648,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10285,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10053,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4627,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4627,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8891,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4627,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11286,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8891,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+4627,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target N_SOURCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14327,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target MAX_PRIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target SrcWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target PrioWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3760,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ip_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11321,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ie_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+11322+i*1,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target prio_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 2,0);}}
        tracep->declBus(c+11287,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target threshold_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+524,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3766,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+11354,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target is_tree",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 62,0);
        tracep->declBus(c+11356,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11357,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11358,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11359,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11360,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11361,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11362,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11363,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11364,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11365,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11366,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11367,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11368,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11369,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11370,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11371,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11372,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11373,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11374,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11375,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11376,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11377,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11378,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11379,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11380,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11381,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11382,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11383,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11384,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11385,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11386,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11387,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11388,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11389,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11390,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11391,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11392,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11393,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11394,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11395,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11396,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11397,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11398,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11399,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11400,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11401,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11402,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11403,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11404,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11405,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11406,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11407,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11408,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11409,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(53)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11410,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(54)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11411,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(55)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11412,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(56)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11413,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(57)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11414,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(58)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11415,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(59)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11416,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(60)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11417,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(61)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11418,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(62)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+11419,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11420,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11421,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11422,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11423,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11424,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11425,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11426,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11427,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11428,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11429,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11430,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11431,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11432,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11433,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11434,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11435,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11436,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11437,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11438,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11439,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11440,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11441,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11442,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11443,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11444,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11445,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11446,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11447,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11448,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11449,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11450,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11451,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(32)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11452,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(33)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11453,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(34)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11454,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(35)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11455,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(36)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11456,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(37)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11457,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(38)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11458,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(39)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11459,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(40)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11460,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(41)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11461,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(42)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11462,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(43)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11463,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(44)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11464,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(45)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11465,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(46)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11466,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(47)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11467,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(48)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11468,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(49)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11469,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(50)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11470,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(51)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11471,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(52)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11472,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(53)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11473,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(54)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11474,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(55)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11475,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(56)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11476,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(57)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11477,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(58)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11478,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(59)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11479,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(60)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11480,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(61)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11481,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(62)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+13788,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+524,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11482,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+3766,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+14333,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14333,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11483,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11484,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11485,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14327,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14327,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11486,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14334,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11487,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14335,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11488,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14134,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14336,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11489,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14327,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14337,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14327,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14337,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14338,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11490,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14189,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14339,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11491,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14340,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14341,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11492,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14334,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14342,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14343,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11493,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14335,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14344,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14345,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11494,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14346,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14347,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11495,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14134,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14348,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14349,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11496,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14336,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14350,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14131,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11497,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14337,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14351,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14337,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14351,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11498,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14338,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14352,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11499,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14189,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14353,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14354,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11500,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14339,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14355,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14356,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11501,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14340,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14357,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14358,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11502,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14341,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14359,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14360,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11503,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14342,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14361,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14362,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11504,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14343,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14363,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14364,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11505,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14344,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14365,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14366,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11506,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14345,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14367,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14368,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11507,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14346,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14369,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11508,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14347,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14372,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11509,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14348,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14373,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14374,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11510,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14349,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14375,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14376,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11511,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14350,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14377,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14378,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11512,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14131,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14379,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14380,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+11513,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] gen_nodes sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14351,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14381,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14351,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14381,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13895,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14382,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14383,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14135,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14384,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14385,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14352,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14386,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14387,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14353,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14388,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14389,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14354,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14390,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14391,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14355,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14392,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14356,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14394,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14395,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14357,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14396,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14397,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14358,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14398,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14399,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14359,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14400,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14401,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14360,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14402,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14403,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14361,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14404,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14405,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14362,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14407,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14363,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14408,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14409,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14364,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14410,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14411,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14365,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14412,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14413,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14366,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14414,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14415,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14367,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14416,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14417,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14368,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14418,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14369,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14420,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14421,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14422,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14423,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14371,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14424,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14425,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14372,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14426,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14427,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14373,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14428,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14429,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14374,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14430,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14431,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14375,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14432,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14433,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14376,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14434,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14435,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14377,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14436,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14437,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14378,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14438,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14439,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14379,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14440,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14441,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14380,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] Pa",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14442,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14443,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator u_uart0 tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11524,"Azadi_top_verilator top_verilator u_uart0 tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator u_uart0 tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator u_uart0 tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator u_uart0 tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator u_uart0 tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator u_uart0 tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11531,"Azadi_top_verilator top_verilator u_uart0 tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3838,"Azadi_top_verilator top_verilator u_uart0 tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator u_uart0 tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator u_uart0 tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator u_uart0 tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator u_uart0 tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator u_uart0 tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator u_uart0 tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator u_uart0 tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator u_uart0 tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13348,"Azadi_top_verilator top_verilator u_uart0 cio_rx_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13349,"Azadi_top_verilator top_verilator u_uart0 cio_tx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_uart0 cio_tx_en_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3740,"Azadi_top_verilator top_verilator u_uart0 intr_tx_watermark_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9950,"Azadi_top_verilator top_verilator u_uart0 intr_rx_watermark_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9951,"Azadi_top_verilator top_verilator u_uart0 intr_tx_empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator u_uart0 intr_rx_overflow_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3742,"Azadi_top_verilator top_verilator u_uart0 intr_rx_frame_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator u_uart0 intr_rx_break_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator u_uart0 intr_rx_timeout_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator u_uart0 intr_rx_parity_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11992,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state tx_watermark q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11993,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_watermark q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11994,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state tx_empty q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11995,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_overflow q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11996,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_frame_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11997,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_break_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11998,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_timeout q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11999,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_parity_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12000,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable tx_watermark q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12001,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_watermark q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12002,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable tx_empty q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_overflow q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12004,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_frame_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12005,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_break_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12006,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_timeout q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12007,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_parity_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12008,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_watermark q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12009,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_watermark qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12010,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_watermark q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12011,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_watermark qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12012,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_empty q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_empty qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12014,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_overflow q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12015,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_overflow qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_frame_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12017,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_frame_err qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_break_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_break_err qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_timeout q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_timeout qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_parity_err q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_parity_err qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl tx q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl rx q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl nf q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl slpbk q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl llpbk q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl parity_en q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl parity_odd q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12031,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl rxblvl q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12032,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl nco q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txfull q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txfull re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxfull q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxfull re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txempty q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txempty re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txidle q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txidle re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxidle q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxidle re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12043,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxempty q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12044,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxempty re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12045,"Azadi_top_verilator top_verilator u_uart0 reg2hw rdata q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+12046,"Azadi_top_verilator top_verilator u_uart0 reg2hw rdata re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator u_uart0 reg2hw wdata q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+12048,"Azadi_top_verilator top_verilator u_uart0 reg2hw wdata qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12049,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxrst q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12050,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxrst qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12051,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txrst q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txrst qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12053,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxilvl q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+12054,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxilvl qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12055,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txilvl q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12056,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txilvl qe",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12057,"Azadi_top_verilator top_verilator u_uart0 reg2hw ovrd txen q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12058,"Azadi_top_verilator top_verilator u_uart0 reg2hw ovrd txval q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12059,"Azadi_top_verilator top_verilator u_uart0 reg2hw timeout_ctrl val q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+12060,"Azadi_top_verilator top_verilator u_uart0 reg2hw timeout_ctrl en q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10398,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_watermark d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10399,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_watermark de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10400,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_watermark d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10401,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_watermark de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10402,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_empty d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_empty de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_overflow d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_overflow de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10406,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_frame_err d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10407,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_frame_err de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_break_err d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_break_err de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_timeout d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10411,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_timeout de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10412,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_parity_err d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10413,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_parity_err de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10414,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txfull d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10415,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxfull d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10416,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txempty d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10417,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txidle d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10418,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxidle d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10419,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxempty d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10420,"Azadi_top_verilator top_verilator u_uart0 hw2reg rdata d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10421,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl rxilvl d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+10422,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl rxilvl de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10423,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl txilvl d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10424,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl txilvl de",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10425,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_status txlvl d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10426,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_status rxlvl d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10427,"Azadi_top_verilator top_verilator u_uart0 hw2reg val d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11524,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11531,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3838,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11992,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state tx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11993,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11994,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state tx_empty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11995,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_overflow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11996,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_frame_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11997,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_break_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11998,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_timeout q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11999,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_parity_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12000,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable tx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12001,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12002,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable tx_empty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_overflow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12004,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_frame_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12005,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_break_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12006,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_timeout q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12007,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_parity_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12008,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12009,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12010,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12011,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12012,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_empty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_empty qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12014,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_overflow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12015,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_overflow qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_frame_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12017,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_frame_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_break_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_break_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_timeout q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_timeout qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_parity_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_parity_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl tx q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl rx q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl nf q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl slpbk q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl llpbk q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl parity_en q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl parity_odd q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12031,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl rxblvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12032,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl nco q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txfull q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txfull re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxfull q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxfull re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txempty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txempty re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txidle q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txidle re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxidle q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxidle re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12043,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxempty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12044,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxempty re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12045,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw rdata q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+12046,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw rdata re",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw wdata q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+12048,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw wdata qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12049,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxrst q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12050,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxrst qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12051,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txrst q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txrst qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12053,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxilvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+12054,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxilvl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12055,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txilvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+12056,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txilvl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12057,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ovrd txen q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12058,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ovrd txval q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12059,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw timeout_ctrl val q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+12060,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw timeout_ctrl en q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10398,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10399,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_watermark de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10400,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10401,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_watermark de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10402,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_empty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_empty de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_overflow d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_overflow de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10406,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_frame_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10407,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_frame_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_break_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_break_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_timeout d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10411,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_timeout de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10412,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_parity_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10413,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_parity_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10414,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txfull d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10415,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxfull d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10416,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txempty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10417,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txidle d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10418,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxidle d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10419,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxempty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10420,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg rdata d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10421,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl rxilvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10422,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl rxilvl de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10423,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl txilvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10424,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl txilvl de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10425,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_status txlvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10426,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_status rxlvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10427,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg val d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_uart0 u_reg devmode_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator u_uart0 u_reg AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator u_uart0 u_reg DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator u_uart0 u_reg DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12061,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12062,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12063,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+12064,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_be",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12067,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12068,"Azadi_top_verilator top_verilator u_uart0 u_reg addrmiss",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12069,"Azadi_top_verilator top_verilator u_uart0 u_reg wr_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_rdata_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+11524,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+11531,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3838,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10054,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10055,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12073,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10056,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10057,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10058,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10059,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10060,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10061,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3767,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3768,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3769,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3771,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3772,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3773,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3774,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_watermark_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_watermark_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_watermark_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_watermark_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_empty_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_empty_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_overflow_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_overflow_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_frame_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_frame_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_break_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_break_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_timeout_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_timeout_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_parity_err_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_parity_err_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3775,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3776,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3777,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3778,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3779,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1982,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1983,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12102,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+12104,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10428,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txfull_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txfull_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10429,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxfull_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxfull_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10430,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txempty_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txempty_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10431,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txidle_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txidle_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10432,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxidle_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxidle_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10433,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxempty_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxempty_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10434,"Azadi_top_verilator top_verilator u_uart0 u_reg rdata_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator u_uart0 u_reg rdata_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12108,"Azadi_top_verilator top_verilator u_uart0 u_reg wdata_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator u_uart0 u_reg wdata_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxrst_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxrst_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txrst_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txrst_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12112,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12114,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10435,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_txlvl_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_txlvl_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10436,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_rxlvl_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_rxlvl_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3784,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3785,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10437,"Azadi_top_verilator top_verilator u_uart0 u_reg val_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator u_uart0 u_reg val_re",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+12120,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3787,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_qs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12122,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_wd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_we",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12124,"Azadi_top_verilator top_verilator u_uart0 u_reg addr_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegDw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegBw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11524,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11531,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3838,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12062,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if re_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12061,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if we_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12063,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if addr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+12064,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if wdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if be_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12067,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if error_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+1984,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if outstanding",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if a_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13789,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if d_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3788,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1985,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if err_internal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12127,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if addr_align_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3789,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if reqid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3790,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if reqsz",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3791,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rspop",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+12129,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rd_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12130,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if wr_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11523,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11524,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11525,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11526,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11527,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11528,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11530,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11531,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err IW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14062,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14132,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err MW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err SubAW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12131,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err opcode_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12132,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err a_config_allowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12133,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12134,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_partial",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12135,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_get",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12136,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err addr_sz_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12137,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err mask_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12138,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err fulldata_chk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12139,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10438,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10439,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10062,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10054,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10054,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10438,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10439,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10054,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12073,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10442,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10063,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10055,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10055,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12073,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10442,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10055,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10064,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10056,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10056,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10056,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10448,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10065,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10057,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10057,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10448,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10057,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10451,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10066,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10058,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10058,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10451,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10058,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10454,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10067,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10454,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10457,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10068,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10458,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10112,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10457,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10458,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10112,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10460,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10069,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10061,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10061,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10461,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10113,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10460,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10061,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10461,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10113,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12140,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12140,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10071,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12141,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12141,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12142,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12142,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10073,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3770,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3770,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3770,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12143,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3770,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12144,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10075,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3772,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3772,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12145,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3772,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12145,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3772,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10076,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3773,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3773,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12146,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3773,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12146,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3773,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10077,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3774,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3774,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12147,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3774,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12147,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3774,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12076,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4886,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12148,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4887,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12149,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12149,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12150,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12150,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4889,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3778,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3778,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12151,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3778,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12151,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3778,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4890,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12152,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12152,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3779,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4891,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1982,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1982,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12153,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1982,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12153,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1982,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4892,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1983,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1983,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12154,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1983,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12154,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1983,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12102,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+4893,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12155,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12102,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12155,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14338,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12104,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+4894,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12156,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+14338,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12104,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12156,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+3781,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10428,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10428,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10429,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10429,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10430,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10430,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10431,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10431,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10432,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10432,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10433,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10433,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10434,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10434,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+10078,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3792,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3792,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12157,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+14137,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3792,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12157,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3792,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10079,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3793,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3793,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12158,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3793,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12158,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3793,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10080,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12159,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14445,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12159,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13916,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12112,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10463,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10081,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10465,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14129,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12112,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10463,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10465,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12114,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10466,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10467,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10082,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10468,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10469,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14059,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12114,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10466,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10467,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10468,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10469,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10435,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10435,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10436,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10436,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4895,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12160,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12070,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12160,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+4896,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12161,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12161,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13909,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10437,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14444,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+10437,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+14345,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12120,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+10083,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12162,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+14345,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12120,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14446,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12162,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en RESVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12122,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10084,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en qe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en q",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en qs",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12163,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb SWACCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12122,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb de",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13814,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12163,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb gen_w unused_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11992,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state tx_watermark q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11993,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_watermark q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11994,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state tx_empty q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11995,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_overflow q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11996,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_frame_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11997,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_break_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11998,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_timeout q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11999,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_parity_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12000,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable tx_watermark q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12001,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_watermark q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12002,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable tx_empty q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_overflow q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12004,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_frame_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12005,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_break_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12006,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_timeout q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12007,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_parity_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12008,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_watermark q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12009,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_watermark qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12010,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_watermark q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12011,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_watermark qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12012,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_empty q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_empty qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12014,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_overflow q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12015,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_overflow qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_frame_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12017,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_frame_err qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_break_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_break_err qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12020,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_timeout q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_timeout qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12022,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_parity_err q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_parity_err qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl tx q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl rx q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl nf q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl slpbk q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl llpbk q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl parity_en q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl parity_odd q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12031,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl rxblvl q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12032,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl nco q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+12033,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txfull q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txfull re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxfull q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12036,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxfull re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12037,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txempty q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12038,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txempty re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12039,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txidle q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12040,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txidle re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12041,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxidle q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxidle re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12043,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxempty q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12044,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxempty re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12045,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw rdata q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+12046,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw rdata re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw wdata q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+12048,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw wdata qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12049,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxrst q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12050,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxrst qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12051,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txrst q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txrst qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12053,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxilvl q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+12054,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxilvl qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12055,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txilvl q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+12056,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txilvl qe",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12057,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ovrd txen q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12058,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ovrd txval q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12059,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw timeout_ctrl val q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+12060,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw timeout_ctrl en q",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10398,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_watermark d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10399,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_watermark de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10400,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_watermark d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10401,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_watermark de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10402,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_empty d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_empty de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_overflow d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_overflow de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10406,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_frame_err d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10407,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_frame_err de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_break_err d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_break_err de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_timeout d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10411,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_timeout de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10412,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_parity_err d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10413,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_parity_err de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10414,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txfull d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10415,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxfull d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10416,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txempty d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10417,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txidle d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10418,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxidle d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10419,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxempty d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10420,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg rdata d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10421,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl rxilvl d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+10422,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl rxilvl de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10423,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl txilvl d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+10424,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl txilvl de",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10425,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_status txlvl d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10426,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_status rxlvl d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+10427,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg val d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+13348,"Azadi_top_verilator top_verilator u_uart0 uart_core rx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13349,"Azadi_top_verilator top_verilator u_uart0 uart_core tx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3740,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_tx_watermark_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9950,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_watermark_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9951,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_tx_empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3741,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_overflow_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3742,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_frame_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_break_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_timeout_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_parity_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14338,"Azadi_top_verilator top_verilator u_uart0 uart_core NcoWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10085,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_val_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+13790,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10086,"Azadi_top_verilator top_verilator u_uart0 uart_core tick_baud_x16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10350,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_tick_baud",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10351,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_depth",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10352,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10087,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth_prev_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10114,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_timeout_count_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+10088,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_timeout_count_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBus(c+12164,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rxto_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+13791,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth_changed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12165,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rxto_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12166,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12167,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12168,"Azadi_top_verilator top_verilator u_uart0 uart_core sys_loopback",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12169,"Azadi_top_verilator top_verilator u_uart0 uart_core line_loopback",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12170,"Azadi_top_verilator top_verilator u_uart0 uart_core rxnf_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12171,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_rxrst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12172,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_txrst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12173,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_rxilvl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12174,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_txilvl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+12175,"Azadi_top_verilator top_verilator u_uart0 uart_core ovrd_tx_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12176,"Azadi_top_verilator top_verilator u_uart0 uart_core ovrd_tx_val",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10353,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+12177,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10354,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10355,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12178,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_uart_idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10356,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10089,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_out_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12179,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10090,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12180,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10357,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10358,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_wready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10091,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_uart_idle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10359,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12181,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12182,"Azadi_top_verilator top_verilator u_uart0 uart_core break_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12183,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_cnt_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10092,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_cnt_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+10470,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10115,"Azadi_top_verilator top_verilator u_uart0 uart_core not_allzero_char",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13792,"Azadi_top_verilator top_verilator u_uart0 uart_core event_tx_watermark",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13793,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_watermark",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10116,"Azadi_top_verilator top_verilator u_uart0 uart_core event_tx_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10471,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_overflow",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10360,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_frame_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12184,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_break_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12185,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_timeout",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12186,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_parity_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12187,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_watermark_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10093,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_watermark_prev_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12188,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_watermark_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10094,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_watermark_prev_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10095,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_uart_idle_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        {
            const char* __VenumItemNames[]
            = {"BRK_CHK", "BRK_WAIT"};
            const char* __VenumItemValues[]
            = {"0", "1"};
            tracep->declDTypeEnum(54, "uart_core.break_st_e", 2, 1, __VenumItemNames, __VenumItemValues);
        }
        tracep->declBit(c+10096,"Azadi_top_verilator top_verilator u_uart0 uart_core break_st_q",54, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10097,"Azadi_top_verilator top_verilator u_uart0 uart_core nco_sum_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
        tracep->declBit(c+10361,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync_q1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10098,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync_q2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10117,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in_mx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13794,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in_maj",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12172,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12189,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10355,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12190,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+10354,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12177,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10353,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10351,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10186,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10187,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+12191,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10472,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10362,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10363,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10362,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10188,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10189,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10190,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10191,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10118,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10119,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10120,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10121,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10122,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10123,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10124,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10125,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10126,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10127,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10128,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10129,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10130,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10131,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10132,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10133,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10134,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10135,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10136,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10137,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10138,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10139,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10140,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10141,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10142,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10143,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10144,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10145,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10146,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10147,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10148,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10149,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13795,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12166,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10086,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12192,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx parity_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12177,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10473,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_parity",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10353,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+12178,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10356,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10099,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx baud_div_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+10100,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10101,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12193,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10102,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+12194,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBit(c+10356,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12195,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14333,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13348,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10359,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10364,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14333,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13348,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10364,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14060,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14333,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14063,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10364,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10359,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12167,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10086,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12192,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12196,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_odd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10350,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10090,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12179,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+10091,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10360,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx frame_err",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12186,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_parity_err",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12181,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10090,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10103,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+12197,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+10365,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12198,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10104,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12199,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+12200,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10350,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12201,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10091,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13910,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12171,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12180,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10358,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12179,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+10357,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12202,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13790,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10352,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+13907,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13886,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+10192,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+10193,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+12203,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10474,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10366,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10367,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10366,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10194,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10195,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10196,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10197,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+10150,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10151,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10152,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10153,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10154,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10155,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10156,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10157,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10158,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10159,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10160,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10161,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10162,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10163,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10164,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10165,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10166,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10167,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10168,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10169,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10170,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10171,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10172,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10173,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10174,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10175,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10176,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10177,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10178,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10179,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10180,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10181,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13796,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13792,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12204,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12205,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12206,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12207,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12208,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12209,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3740,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12210,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13793,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12211,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12212,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12213,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12214,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12215,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12216,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9950,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12217,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10116,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12218,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12219,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12220,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12221,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12222,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12223,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9951,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12224,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10471,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12225,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12226,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12227,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12228,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12229,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12230,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3741,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12231,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10360,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12232,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12233,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12234,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12235,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12236,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12237,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3742,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12238,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12184,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12239,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12240,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12241,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12242,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12243,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12244,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3743,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12245,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12185,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12246,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12247,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12248,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12249,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12250,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12251,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3744,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12252,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12186,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12253,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12254,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12255,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12256,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12257,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12258,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3745,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12259,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14447,"Azadi_top_verilator u_jtagdpi ListenPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13350,"Azadi_top_verilator u_jtagdpi clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13345,"Azadi_top_verilator u_jtagdpi rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3734,"Azadi_top_verilator u_jtagdpi jtag_tck",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3736,"Azadi_top_verilator u_jtagdpi jtag_tms",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3735,"Azadi_top_verilator u_jtagdpi jtag_tdi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5000,"Azadi_top_verilator u_jtagdpi jtag_tdo",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3737,"Azadi_top_verilator u_jtagdpi jtag_trst_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3738,"Azadi_top_verilator u_jtagdpi jtag_srst_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+384,"Azadi_top_verilator u_jtagdpi ctx",-1, FST_VD_IMPLICIT,FST_VT_SV_BIT, false,-1, 63,0);
        tracep->declBit(c+14448,"jtag_pkg JTAG_REQ_DEFAULT tck",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14449,"jtag_pkg JTAG_REQ_DEFAULT tms",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14450,"jtag_pkg JTAG_REQ_DEFAULT trst_n",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14451,"jtag_pkg JTAG_REQ_DEFAULT tdi",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14452,"jtag_pkg JTAG_RSP_DEFAULT tdo",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14453,"jtag_pkg JTAG_RSP_DEFAULT tdo_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14454,"dm DbgVersion013",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14455,"dm ProgBufSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14454,"dm DataCount",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+14456,"dm HaltAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14458,"dm ResumeAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14460,"dm ExceptionAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declBus(c+14075,"dm DataAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14321,"dm CauseBreakpoint",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14322,"dm CauseTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14323,"dm CauseRequest",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14324,"dm CauseSingleStep",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13842,"dm DTM_SUCCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14462,"cb_filter_pkg EgSeeds(0) PermuteSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14463,"cb_filter_pkg EgSeeds(0) XorSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14464,"cb_filter_pkg EgSeeds(1) PermuteSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14465,"cb_filter_pkg EgSeeds(1) XorSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14466,"cb_filter_pkg EgSeeds(2) PermuteSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14467,"cb_filter_pkg EgSeeds(2) XorSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14468,"defs_div_sqrt_mvp C_RM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13916,"defs_div_sqrt_mvp C_RM_NEAREST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14321,"defs_div_sqrt_mvp C_RM_TRUNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14322,"defs_div_sqrt_mvp C_RM_PLUSINF",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14323,"defs_div_sqrt_mvp C_RM_MINUSINF",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14469,"defs_div_sqrt_mvp C_PC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14470,"defs_div_sqrt_mvp C_FS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14470,"defs_div_sqrt_mvp C_IUNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14054,"defs_div_sqrt_mvp Iteration_unit_num_S",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14471,"defs_div_sqrt_mvp C_OP_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14472,"defs_div_sqrt_mvp C_MANT_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14473,"defs_div_sqrt_mvp C_EXP_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14474,"defs_div_sqrt_mvp C_BIAS_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14475,"defs_div_sqrt_mvp C_BIAS_AONE_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+14476,"defs_div_sqrt_mvp C_HALF_BIAS_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14477,"defs_div_sqrt_mvp C_EXP_ZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+14478,"defs_div_sqrt_mvp C_EXP_ONE_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 12,0);
        tracep->declBus(c+14049,"defs_div_sqrt_mvp C_EXP_INF_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declQuad(c+14479,"defs_div_sqrt_mvp C_MANT_ZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declQuad(c+14050,"defs_div_sqrt_mvp C_MANT_NAN_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declQuad(c+14481,"defs_div_sqrt_mvp C_PZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14483,"defs_div_sqrt_mvp C_MZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14485,"defs_div_sqrt_mvp C_QNAN_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declBus(c+14487,"defs_div_sqrt_mvp C_OP_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14488,"defs_div_sqrt_mvp C_MANT_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14489,"defs_div_sqrt_mvp C_EXP_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14490,"defs_div_sqrt_mvp C_BIAS_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14491,"defs_div_sqrt_mvp C_BIAS_AONE_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14492,"defs_div_sqrt_mvp C_HALF_BIAS_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13829,"defs_div_sqrt_mvp C_EXP_ZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14047,"defs_div_sqrt_mvp C_EXP_INF_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14493,"defs_div_sqrt_mvp C_MANT_ZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 22,0);
        tracep->declBus(c+13815,"defs_div_sqrt_mvp C_PZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14494,"defs_div_sqrt_mvp C_MZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14495,"defs_div_sqrt_mvp C_QNAN_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14496,"defs_div_sqrt_mvp C_OP_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14497,"defs_div_sqrt_mvp C_MANT_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14498,"defs_div_sqrt_mvp C_EXP_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14499,"defs_div_sqrt_mvp C_BIAS_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14500,"defs_div_sqrt_mvp C_BIAS_AONE_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14501,"defs_div_sqrt_mvp C_HALF_BIAS_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14502,"defs_div_sqrt_mvp C_EXP_ZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14052,"defs_div_sqrt_mvp C_EXP_INF_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14503,"defs_div_sqrt_mvp C_MANT_ZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 9,0);
        tracep->declBus(c+14444,"defs_div_sqrt_mvp C_PZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14504,"defs_div_sqrt_mvp C_MZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14505,"defs_div_sqrt_mvp C_QNAN_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14496,"defs_div_sqrt_mvp C_OP_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14501,"defs_div_sqrt_mvp C_MANT_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14489,"defs_div_sqrt_mvp C_EXP_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14490,"defs_div_sqrt_mvp C_BIAS_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14491,"defs_div_sqrt_mvp C_BIAS_AONE_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14492,"defs_div_sqrt_mvp C_HALF_BIAS_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13829,"defs_div_sqrt_mvp C_EXP_ZERO_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14047,"defs_div_sqrt_mvp C_EXP_INF_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14506,"defs_div_sqrt_mvp C_MANT_ZERO_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
        tracep->declBus(c+14507,"defs_div_sqrt_mvp C_QNAN_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14508,"tl_periph_pkg ADDR_SPACE_UART0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14509,"tl_periph_pkg ADDR_SPACE_UART1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14510,"tl_periph_pkg ADDR_SPACE_SPI0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14511,"tl_periph_pkg ADDR_SPACE_SPI1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14512,"tl_periph_pkg ADDR_SPACE_SPI2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14513,"tl_periph_pkg ADDR_SPACE_PWM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14514,"tl_periph_pkg ADDR_SPACE_GPIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14515,"tl_periph_pkg ADDR_SPACE_I2C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14516,"tl_periph_pkg ADDR_SPACE_I2C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14517,"tl_periph_pkg ADDR_SPACE_CAN0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14518,"tl_periph_pkg ADDR_SPACE_CAN1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14519,"tl_periph_pkg ADDR_SPACE_ADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14520,"tl_periph_pkg ADDR_SPACE_QSPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_UART0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_UART1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_SPI0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_SPI1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_SPI2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_PWM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_GPIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_I2C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_I2C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_CAN0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_CAN1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_ADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_periph_pkg ADDR_MASK_QSPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14060,"tl_periph_pkg N_HOST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14134,"tl_periph_pkg N_DEVICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13816,"tl_main_pkg ADDR_SPACE_ICCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14522,"tl_main_pkg ADDR_SPACE_DEBUG_ROM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14523,"tl_main_pkg ADDR_SPACE_DCCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14524,"tl_main_pkg ADDR_SPACE_FLASH_CTRL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14525,"tl_main_pkg ADDR_SPACE_TIMER0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14526,"tl_main_pkg ADDR_SPACE_TIMER1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14527,"tl_main_pkg ADDR_SPACE_TIMER2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14528,"tl_main_pkg ADDR_SPACE_TIMER3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14529,"tl_main_pkg ADDR_SPACE_TIMER4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14530,"tl_main_pkg ADDR_SPACE_PLIC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14508,"tl_main_pkg ADDR_SPACE_XBAR_PERI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_ICCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_DEBUG_ROM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_DCCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_FLASH_CTRL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_TIMER0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_TIMER1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_TIMER2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_TIMER3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_TIMER4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_PLIC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14521,"tl_main_pkg ADDR_MASK_XBAR_PERI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14129,"tl_main_pkg N_HOST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14335,"tl_main_pkg N_DEVICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13811,"Azadi_top_verilator top_verilator main_swith DCCM M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14531,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14531,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14532,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14532,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13810,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14186,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13350,"Azadi_top_verilator top_verilator main_swith DCCM clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13353,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6898,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6899,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6900,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6901,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6902,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6903,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6904,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6905,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6906,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6907,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6908,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6909,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6910,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6911,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6912,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6913,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6914,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6915,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6916,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6917,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6918,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6919,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6920,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6921,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6922,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6923,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6924,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6925,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6926,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6927,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6928,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6929,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6930,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6931,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6932,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6933,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10627,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10628,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10629,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10630,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10631,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10632,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10633,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10634,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+992,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+999,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    }
}
