<div id="pf1b2" class="pf w0 h0" data-page-no="1b2"><div class="pc pc1b2 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1b2.png"/><div class="t m0 xda h8 y6c3 ff1 fs5 fc0 sc0 ls0">Note</div><div class="t m0 x3e hf y503 ff3 fs5 fc0 sc0 ls0 ws0">Vector addresses and their relative interrupt priority are</div><div class="t m0 x3e hf y504 ff3 fs5 fc0 sc0 ls0 ws0">determined at the MCU level.</div><div class="t m0 x9 hf y79d ff3 fs5 fc0 sc0 ls0 ws0">Some devices also generate a bus error response as a result of a Read Collision Error</div><div class="t m0 x9 hf y672 ff3 fs5 fc0 sc0 ls0 ws0">event. See the chip configuration information to determine if a bus error response is also</div><div class="t m0 x9 hf y673 ff3 fs5 fc0 sc0 ls0">supported.</div><div class="t m0 x9 he y2686 ff1 fs1 fc0 sc0 ls0 ws0">27.4.3<span class="_ _b"> </span>Flash Operation in Low-Power Modes</div><div class="t m0 x9 h1b y2687 ff1 fsc fc0 sc0 ls0 ws0">27.4.3.1<span class="_ _b"> </span>Wait Mode</div><div class="t m0 x9 hf y1488 ff3 fs5 fc0 sc0 ls0 ws0">When the MCU enters wait mode, the flash memory module is not affected. The flash</div><div class="t m0 x9 hf y1489 ff3 fs5 fc0 sc0 ls0 ws0">memory module can recover the MCU from wait via the command complete interrupt</div><div class="t m0 x9 hf ya79 ff3 fs5 fc0 sc0 ls0 ws0">(see <span class="fc1 ws1a6">Interrupts</span>).</div><div class="t m0 x9 h1b y2688 ff1 fsc fc0 sc0 ls0 ws0">27.4.3.2<span class="_ _b"> </span>Stop Mode</div><div class="t m0 x9 hf y2689 ff3 fs5 fc0 sc0 ls0 ws0">When the MCU requests stop mode, if a flash command is active (CCIF = 0) the</div><div class="t m0 x9 hf y268a ff3 fs5 fc0 sc0 ls0 ws0">command execution completes before the MCU is allowed to enter stop mode.</div><div class="t m0 xce h8 y268b ff1 fs5 fc0 sc0 ls0">CAUTION</div><div class="t m0 x3e hf y268c ff3 fs5 fc0 sc0 ls0 ws0">The MCU should never enter stop mode while any flash</div><div class="t m0 x3e hf y268d ff3 fs5 fc0 sc0 ls0 ws0">command is running (CCIF = 0).</div><div class="t m0 x10e h8 y268e ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y268f ff3 fs5 fc0 sc0 ls0 ws0">While the MCU is in very-low-power modes (VLPR, VLPW,</div><div class="t m0 x3e hf y2690 ff3 fs5 fc0 sc0 ls0 ws0">VLPS), the flash memory module does not accept flash</div><div class="t m0 x3e hf y2691 ff3 fs5 fc0 sc0 ls0">commands.</div><div class="t m0 x9 he y2692 ff1 fs1 fc0 sc0 ls0 ws0">27.4.4<span class="_ _b"> </span>Functional Modes of Operation</div><div class="t m0 x9 hf yb02 ff3 fs5 fc0 sc0 ls0 ws0">The flash memory module has two operating modes: NVM Normal and NVM Special.</div><div class="t m0 x9 hf yb03 ff3 fs5 fc0 sc0 ls0 ws0">The operating mode affects the command set availability (see <span class="fc1">Table 27-25</span>). Refer to the</div><div class="t m0 x9 hf yb04 ff3 fs5 fc0 sc0 ls0 ws0">Chip Configuration details of this device for how to activate each mode.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional Description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">434<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf1b1" data-dest-detail='[433,"XYZ",null,313.765,null]'><div class="d m1" style="border-style:none;position:absolute;left:80.040000px;bottom:440.200000px;width:54.432000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1b7" data-dest-detail='[439,"XYZ",null,312.65,null]'><div class="d m1" style="border-style:none;position:absolute;left:401.984000px;bottom:123.800000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
