Warning (10268): Verilog HDL information at t1.v(133): always construct contains both blocking and non-blocking assignments File: C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t2/t1.v Line: 133
