{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537109108479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537109108481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 11:45:07 2018 " "Processing started: Sun Sep 16 11:45:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537109108481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537109108481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537109108481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1537109113533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_onchip_memory2_0 " "Found entity 1: projeto1_onchip_memory2_0" {  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109116698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109116698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_test_bench " "Found entity 1: projeto1_nios2_qsys_0_test_bench" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109116753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109116753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_oci_test_bench " "Found entity 1: projeto1_nios2_qsys_0_oci_test_bench" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109116794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109116794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: projeto1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109116868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109116868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: projeto1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109116964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109116964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: projeto1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_register_bank_a_module " "Found entity 1: projeto1_nios2_qsys_0_register_bank_a_module" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_nios2_qsys_0_register_bank_b_module " "Found entity 2: projeto1_nios2_qsys_0_register_bank_b_module" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "3 projeto1_nios2_qsys_0_nios2_oci_debug " "Found entity 3: projeto1_nios2_qsys_0_nios2_oci_debug" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "4 projeto1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: projeto1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "5 projeto1_nios2_qsys_0_nios2_ocimem " "Found entity 5: projeto1_nios2_qsys_0_nios2_ocimem" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "6 projeto1_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: projeto1_nios2_qsys_0_nios2_avalon_reg" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "7 projeto1_nios2_qsys_0_nios2_oci_break " "Found entity 7: projeto1_nios2_qsys_0_nios2_oci_break" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "8 projeto1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: projeto1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "9 projeto1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: projeto1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "10 projeto1_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: projeto1_nios2_qsys_0_nios2_oci_itrace" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "11 projeto1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: projeto1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "12 projeto1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: projeto1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "13 projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "14 projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "15 projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "16 projeto1_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: projeto1_nios2_qsys_0_nios2_oci_fifo" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "17 projeto1_nios2_qsys_0_nios2_oci_pib " "Found entity 17: projeto1_nios2_qsys_0_nios2_oci_pib" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "18 projeto1_nios2_qsys_0_nios2_oci_im " "Found entity 18: projeto1_nios2_qsys_0_nios2_oci_im" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "19 projeto1_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: projeto1_nios2_qsys_0_nios2_performance_monitors" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "20 projeto1_nios2_qsys_0_nios2_oci " "Found entity 20: projeto1_nios2_qsys_0_nios2_oci" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""} { "Info" "ISGN_ENTITY_NAME" "21 projeto1_nios2_qsys_0 " "Found entity 21: projeto1_nios2_qsys_0" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: projeto1_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: projeto1_mm_interconnect_0_rsp_xbar_mux" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: projeto1_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: projeto1_mm_interconnect_0_id_router_002_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117307 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_id_router_002 " "Found entity 2: projeto1_mm_interconnect_0_id_router_002" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_id_router_default_decode " "Found entity 1: projeto1_mm_interconnect_0_id_router_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117408 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_id_router " "Found entity 2: projeto1_mm_interconnect_0_id_router" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_mux" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_demux" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: projeto1_mm_interconnect_0_addr_router_001_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117780 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_addr_router_001 " "Found entity 2: projeto1_mm_interconnect_0_addr_router_001" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537109117835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_addr_router_default_decode " "Found entity 1: projeto1_mm_interconnect_0_addr_router_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117835 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_addr_router " "Found entity 2: projeto1_mm_interconnect_0_addr_router" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0 " "Found entity 1: projeto1_mm_interconnect_0" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109117997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109117997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_ledopcao1.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_ledopcao1.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_ledOpcao1 " "Found entity 1: projeto1_ledOpcao1" {  } { { "projeto1/synthesis/submodules/projeto1_ledOpcao1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_ledOpcao1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_irq_mapper " "Found entity 1: projeto1_irq_mapper" {  } { { "projeto1/synthesis/submodules/projeto1_irq_mapper.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_botaosubir.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_botaosubir.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_botaoSubir " "Found entity 1: projeto1_botaoSubir" {  } { { "projeto1/synthesis/submodules/projeto1_botaoSubir.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_botaoSubir.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "projeto1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "projeto1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "projeto1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "projeto1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118769 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "projeto1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/projeto1.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/projeto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1 " "Found entity 1: projeto1" {  } { { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109118921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109118921 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537109119044 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537109119044 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537109119045 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537109119052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto1 " "Elaborating entity \"projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537109121189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0 projeto1_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"projeto1_nios2_qsys_0\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\"" {  } { { "projeto1/synthesis/projeto1.v" "nios2_qsys_0" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109121551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_test_bench projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_test_bench:the_projeto1_nios2_qsys_0_test_bench " "Elaborating entity \"projeto1_nios2_qsys_0_test_bench\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_test_bench:the_projeto1_nios2_qsys_0_test_bench\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_test_bench" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109121746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_register_bank_a_module projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a " "Elaborating entity \"projeto1_nios2_qsys_0_register_bank_a_module\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_register_bank_a" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109121924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109124523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"projeto1_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109124548 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537109124548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1h1 " "Found entity 1: altsyncram_d1h1" {  } { { "db/altsyncram_d1h1.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_d1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109125445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109125445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1h1 projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d1h1:auto_generated " "Elaborating entity \"altsyncram_d1h1\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_register_bank_b_module projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b " "Elaborating entity \"projeto1_nios2_qsys_0_register_bank_b_module\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_register_bank_b" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"projeto1_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125749 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537109125749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1h1 " "Found entity 1: altsyncram_e1h1" {  } { { "db/altsyncram_e1h1.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_e1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109125930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109125930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1h1 projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e1h1:auto_generated " "Elaborating entity \"altsyncram_e1h1\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109125932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_debug projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_debug" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109126560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126560 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537109126560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_ocimem projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_ocimem\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_ocimem" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_ociram_sp_ram_module projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"projeto1_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_ociram_sp_ram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109126735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"projeto1_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126736 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537109126736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0891 " "Found entity 1: altsyncram_0891" {  } { { "db/altsyncram_0891.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_0891.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109126916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109126916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0891 projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0891:auto_generated " "Elaborating entity \"altsyncram_0891\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109126919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_avalon_reg projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_avalon_reg:the_projeto1_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_avalon_reg:the_projeto1_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_avalon_reg" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_break projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_break:the_projeto1_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_break\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_break:the_projeto1_nios2_qsys_0_nios2_oci_break\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_break" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_xbrk projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_xbrk:the_projeto1_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_xbrk:the_projeto1_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_dbrk projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dbrk:the_projeto1_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dbrk:the_projeto1_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_itrace projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_itrace:the_projeto1_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_itrace:the_projeto1_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_itrace" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_dtrace projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_td_mode projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace\|projeto1_nios2_qsys_0_nios2_oci_td_mode:projeto1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace\|projeto1_nios2_qsys_0_nios2_oci_td_mode:projeto1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_fifo projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_fifo" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_oci_test_bench projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_oci_test_bench:the_projeto1_nios2_qsys_0_oci_test_bench " "Elaborating entity \"projeto1_nios2_qsys_0_oci_test_bench\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_oci_test_bench:the_projeto1_nios2_qsys_0_oci_test_bench\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_oci_test_bench" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_pib projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_pib:the_projeto1_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_pib:the_projeto1_nios2_qsys_0_nios2_oci_pib\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_pib" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_im projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_im:the_projeto1_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_im\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_im:the_projeto1_nios2_qsys_0_nios2_oci_im\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_im" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_jtag_debug_module_wrapper projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"projeto1_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_jtag_debug_module_tck projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_tck:the_projeto1_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"projeto1_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_tck:the_projeto1_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projeto1_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_jtag_debug_module_sysclk projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_sysclk:the_projeto1_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"projeto1_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_sysclk:the_projeto1_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projeto1_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "projeto1_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109127950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109128017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128018 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537109128018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_onchip_memory2_0 projeto1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"projeto1_onchip_memory2_0\" for hierarchy \"projeto1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "projeto1/synthesis/projeto1.v" "onchip_memory2_0" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"projeto1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4093 " "Parameter \"maximum_depth\" = \"4093\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4093 " "Parameter \"numwords_a\" = \"4093\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128176 ""}  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537109128176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3d1 " "Found entity 1: altsyncram_v3d1" {  } { { "db/altsyncram_v3d1.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_v3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537109128343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537109128343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3d1 projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v3d1:auto_generated " "Elaborating entity \"altsyncram_v3d1\" for hierarchy \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_botaoSubir projeto1_botaoSubir:botaosubir " "Elaborating entity \"projeto1_botaoSubir\" for hierarchy \"projeto1_botaoSubir:botaosubir\"" {  } { { "projeto1/synthesis/projeto1.v" "botaosubir" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_ledOpcao1 projeto1_ledOpcao1:ledopcao1 " "Elaborating entity \"projeto1_ledOpcao1\" for hierarchy \"projeto1_ledOpcao1:ledopcao1\"" {  } { { "projeto1/synthesis/projeto1.v" "ledopcao1" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0 projeto1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"projeto1_mm_interconnect_0\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "projeto1/synthesis/projeto1.v" "mm_interconnect_0" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109128855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botaosubir_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botaosubir_s1_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "botaosubir_s1_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projeto1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "addr_router" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router\|projeto1_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router\|projeto1_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router_001 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router_001\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "addr_router_001" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router_001_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001\|projeto1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001\|projeto1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router " "Elaborating entity \"projeto1_mm_interconnect_0_id_router\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "id_router" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router\|projeto1_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_id_router_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router\|projeto1_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router_002 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"projeto1_mm_interconnect_0_id_router_002\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "id_router_002" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router_002_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002\|projeto1_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002\|projeto1_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_demux projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_demux_001 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109129957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_mux projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_mux_002 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_rsp_xbar_demux_002 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"projeto1_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_rsp_xbar_mux projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"projeto1_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_rsp_xbar_mux_001 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"projeto1_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_irq_mapper projeto1_irq_mapper:irq_mapper " "Elaborating entity \"projeto1_irq_mapper\" for hierarchy \"projeto1_irq_mapper:irq_mapper\"" {  } { { "projeto1/synthesis/projeto1.v" "irq_mapper" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "projeto1/synthesis/projeto1.v" "rst_controller" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537109130620 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1537109151566 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "projeto1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3205 -1 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4172 -1 0 } } { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3780 -1 0 } } { "projeto1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537109152173 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537109152174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109159464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1537109162533 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537109163375 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537109163376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537109163494 "|projeto1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1537109163494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109163723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Projeto_1/output_files/Projeto_1.map.smsg " "Generated suppressed messages file C:/altera/13.1/Projeto_1/output_files/Projeto_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1537109165423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537109169142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537109169142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1748 " "Implemented 1748 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537109172721 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537109172721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1604 " "Implemented 1604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537109172721 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1537109172721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537109172721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537109173233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 11:46:13 2018 " "Processing ended: Sun Sep 16 11:46:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537109173233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537109173233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537109173233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537109173233 ""}
