// Seed: 3325882649
module module_0;
  assign id_0 = 1;
  reg id_1;
  type_5(
      1, 1, 1
  );
  initial begin
    #1 begin
      id_1 <= 1;
    end
  end
  assign id_1 = id_0;
  reg id_2, id_3;
  type_7(
      id_0, id_2
  );
endmodule
