{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683853142993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683853142994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 18:59:02 2023 " "Processing started: Thu May 11 18:59:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683853142994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853142994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VECTOR_CPU -c VECTOR_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VECTOR_CPU -c VECTOR_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853142994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683853143379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683853143379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_top_modules.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_top_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_TOP_MODULES " "Found entity 1: TB_TOP_MODULES" {  } { { "TESTBENCHES/TB_TOP_MODULES.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_TOP_MODULES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_TOP " "Found entity 1: TB_TOP" {  } { { "TESTBENCHES/TB_TOP.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_REG_FILE " "Found entity 1: TB_REG_FILE" {  } { { "TESTBENCHES/TB_REG_FILE.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_REG_FILE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_PC_CONTROL_UNIT " "Found entity 1: TB_PC_CONTROL_UNIT" {  } { { "TESTBENCHES/TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_PC_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_DMEM " "Found entity 1: TB_DMEM" {  } { { "TESTBENCHES/TB_DMEM.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_DMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_datapath_modules.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_datapath_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_DATAPATH_MODULES " "Found entity 1: TB_DATAPATH_MODULES" {  } { { "TESTBENCHES/TB_DATAPATH_MODULES.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_DATAPATH_MODULES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_CPU " "Found entity 1: TB_CPU" {  } { { "TESTBENCHES/TB_CPU.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_alu_lanes.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_alu_lanes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU_LANES " "Found entity 1: TB_ALU_LANES" {  } { { "TESTBENCHES/TB_ALU_LANES.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_ALU_LANES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU " "Found entity 1: TB_ALU" {  } { { "TESTBENCHES/TB_ALU.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "MODULES/top.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "MODULES/segment_mem_wb.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "MODULES/segment_if_id.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "MODULES/segment_id_ex.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "MODULES/segment_ex_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "MODULES/regfile.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_control_unit " "Found entity 1: pc_control_unit" {  } { { "MODULES/pc_control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_vec " "Found entity 1: mux2_vec" {  } { { "MODULES/mux2_vec.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "MODULES/mux2.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "MODULES/instr_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "MODULES/flopr.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "MODULES/flopenr.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "MODULES/datapath.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "MODULES/data_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(72) " "Verilog HDL warning at control_unit.sv(72): extended using \"x\" or \"z\"" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683853155417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(88) " "Verilog HDL warning at control_unit.sv(88): extended using \"x\" or \"z\"" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683853155418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "MODULES/clockDivider.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clock_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/clock_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Found entity 1: clock_manager" {  } { { "MODULES/clock_manager.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/clock_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu_lanes.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu_lanes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_lanes " "Found entity 1: alu_lanes" {  } { { "MODULES/alu_lanes.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu_defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file modules/alu_defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_defs (SystemVerilog) " "Found design unit 1: alu_defs (SystemVerilog)" {  } { { "MODULES/alu_defs.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_defs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/address_offset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/address_offset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_offset " "Found entity 1: address_offset" {  } { { "MODULES/address_offset.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/address_offset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853155445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853155445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683853155572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_control_unit pc_control_unit:pcu " "Elaborating entity \"pc_control_unit\" for hierarchy \"pc_control_unit:pcu\"" {  } { { "MODULES/cpu.sv" "pcu" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr pc_control_unit:pcu\|flopenr:flagreg2 " "Elaborating entity \"flopenr\" for hierarchy \"pc_control_unit:pcu\|flopenr:flagreg2\"" {  } { { "MODULES/pc_control_unit.sv" "flagreg2" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr pc_control_unit:pcu\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"pc_control_unit:pcu\|flopr:pcreg\"" {  } { { "MODULES/pc_control_unit.sv" "pcreg" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cn " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cn\"" {  } { { "MODULES/cpu.sv" "cn" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "MODULES/cpu.sv" "dp" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id datapath:dp\|segment_if_id:seg_if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"datapath:dp\|segment_if_id:seg_if_id\"" {  } { { "MODULES/datapath.sv" "seg_if_id" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:ra2mux\"" {  } { { "MODULES/datapath.sv" "ra2mux" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:reg_file\"" {  } { { "MODULES/datapath.sv" "reg_file" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155681 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683853155708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex datapath:dp\|segment_id_ex:seg_id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"datapath:dp\|segment_id_ex:seg_id_ex\"" {  } { { "MODULES/datapath.sv" "seg_id_ex" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_offset datapath:dp\|address_offset:offset_model " "Elaborating entity \"address_offset\" for hierarchy \"datapath:dp\|address_offset:offset_model\"" {  } { { "MODULES/datapath.sv" "offset_model" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_lanes datapath:dp\|alu_lanes:alu_lanes " "Elaborating entity \"alu_lanes\" for hierarchy \"datapath:dp\|alu_lanes:alu_lanes\"" {  } { { "MODULES/datapath.sv" "alu_lanes" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1 " "Elaborating entity \"mux3\" for hierarchy \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\"" {  } { { "MODULES/alu_lanes.sv" "mux3_1" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu_lanes:alu_lanes\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\"" {  } { { "MODULES/alu_lanes.sv" "alu1" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem datapath:dp\|segment_ex_mem:seg_ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"datapath:dp\|segment_ex_mem:seg_ex_mem\"" {  } { { "MODULES/datapath.sv" "seg_ex_mem" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb datapath:dp\|segment_mem_wb:seg_mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"datapath:dp\|segment_mem_wb:seg_mem_wb\"" {  } { { "MODULES/datapath.sv" "seg_mem_wb" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_vec datapath:dp\|mux2_vec:res_mux " "Elaborating entity \"mux2_vec\" for hierarchy \"datapath:dp\|mux2_vec:res_mux\"" {  } { { "MODULES/datapath.sv" "res_mux" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853155852 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[0\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[1\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[2\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[3\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[4\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[5\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[6\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[7\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[0\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[1\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[2\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[3\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[4\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[5\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[6\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[7\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[0\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[1\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[2\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[3\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[4\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[5\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[6\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[7\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[0\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[1\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[2\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[3\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[4\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[5\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[6\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[7\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[0\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[1\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[2\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[3\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[4\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[5\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[6\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[7\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[0\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[1\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[2\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[3\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[4\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[5\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[6\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[7\] " "Converted tri-state buffer \"datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "control_unit:cn\|RegSrc " "Converted tri-state buffer \"control_unit:cn\|RegSrc\" feeding internal logic into a wire" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683853156517 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1683853156517 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|Mult0\"" {  } { { "MODULES/alu.sv" "Mult0" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853157169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|Mult0\"" {  } { { "MODULES/alu.sv" "Mult0" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853157169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|Mult0\"" {  } { { "MODULES/alu.sv" "Mult0" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853157169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|Mult0\"" {  } { { "MODULES/alu.sv" "Mult0" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853157169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|Mult0\"" {  } { { "MODULES/alu.sv" "Mult0" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853157169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|Mult0\"" {  } { { "MODULES/alu.sv" "Mult0" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853157169 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683853157169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|lpm_mult:Mult0\"" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853157343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683853157343 ""}  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683853157343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4et.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4et.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4et " "Found entity 1: mult_4et" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/mult_4et.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683853157435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853157435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683853158513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/output_files/VECTOR_CPU.map.smsg " "Generated suppressed messages file C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/output_files/VECTOR_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853162273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683853162700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683853162700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[0\] " "No output dependent on input pin \"Instr\[0\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[1\] " "No output dependent on input pin \"Instr\[1\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[2\] " "No output dependent on input pin \"Instr\[2\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[3\] " "No output dependent on input pin \"Instr\[3\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[4\] " "No output dependent on input pin \"Instr\[4\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[5\] " "No output dependent on input pin \"Instr\[5\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[6\] " "No output dependent on input pin \"Instr\[6\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[7\] " "No output dependent on input pin \"Instr\[7\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[8\] " "No output dependent on input pin \"Instr\[8\]\"" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683853163112 "|cpu|Instr[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683853163112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1962 " "Implemented 1962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683853163113 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683853163113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1758 " "Implemented 1758 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683853163113 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683853163113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683853163113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683853163156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 18:59:23 2023 " "Processing ended: Thu May 11 18:59:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683853163156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683853163156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683853163156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683853163156 ""}
