{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702847562691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702847562707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 23:12:42 2023 " "Processing started: Sun Dec 17 23:12:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702847562707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847562707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoothMultiplier -c BoothMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off BoothMultiplier -c BoothMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847562707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702847563226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702847563226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplierhelper.v 1 1 " "Found 1 design units, including 1 entities, in source file /cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplierhelper.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplierHelper " "Found entity 1: BoothMultiplierHelper" {  } { { "../../code/BoothMultiplier/BoothMultiplierHelper.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplierHelper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702847584279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847584279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplier " "Found entity 1: BoothMultiplier" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702847584294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847584294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoothMultiplier " "Elaborating entity \"BoothMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702847584310 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "BoothMultiplier.v(29) " "Verilog HDL Event Control error at BoothMultiplier.v(29): mixed single- and double-edge expressions are not supported" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 29 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X BoothMultiplier.v(35) " "Verilog HDL Always Construct warning at BoothMultiplier.v(35): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 "|BoothMultiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y BoothMultiplier.v(36) " "Verilog HDL Always Construct warning at BoothMultiplier.v(36): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 "|BoothMultiplier"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702847584467 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 17 23:13:04 2023 " "Processing ended: Sun Dec 17 23:13:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702847584467 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702847584467 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702847584467 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847584467 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847585173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702847562691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702847562707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 23:12:42 2023 " "Processing started: Sun Dec 17 23:12:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702847562707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847562707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoothMultiplier -c BoothMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off BoothMultiplier -c BoothMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847562707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702847563226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702847563226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplierhelper.v 1 1 " "Found 1 design units, including 1 entities, in source file /cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplierhelper.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplierHelper " "Found entity 1: BoothMultiplierHelper" {  } { { "../../code/BoothMultiplier/BoothMultiplierHelper.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplierHelper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702847584279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847584279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /cufe/cmp - senior 1/first term/vlsi/project/multipliers-mania/code/boothmultiplier/boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplier " "Found entity 1: BoothMultiplier" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702847584294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847584294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoothMultiplier " "Elaborating entity \"BoothMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702847584310 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "BoothMultiplier.v(29) " "Verilog HDL Event Control error at BoothMultiplier.v(29): mixed single- and double-edge expressions are not supported" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 29 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X BoothMultiplier.v(35) " "Verilog HDL Always Construct warning at BoothMultiplier.v(35): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 "|BoothMultiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y BoothMultiplier.v(36) " "Verilog HDL Always Construct warning at BoothMultiplier.v(36): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../code/BoothMultiplier/BoothMultiplier.v" "" { Text "E:/CUFE/CMP - Senior 1/first term/VLSI/Project/Multipliers-Mania/code/BoothMultiplier/BoothMultiplier.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 "|BoothMultiplier"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702847584326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702847584467 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 17 23:13:04 2023 " "Processing ended: Sun Dec 17 23:13:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702847584467 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702847584467 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702847584467 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702847584467 ""}
