

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 12:54:30 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ atax*                                      |     -|  0.18|     5442|  2.721e+04|         -|     5442|     -|  dataflow|     -|  10 (~0%)|  1912 (~0%)|  1742 (~0%)|    -|
    | + compute_y                                 |     -|  0.18|     5409|  2.704e+04|         -|     5409|     -|        no|     -|   5 (~0%)|   789 (~0%)|   757 (~0%)|    -|
    |  o VITIS_LOOP_10_1                          |     -|  3.65|     5408|  2.704e+04|       169|        -|    32|        no|     -|         -|           -|           -|    -|
    |   + compute_y_Pipeline_VITIS_LOOP_12_2      |     -|  0.18|      166|    830.000|         -|      166|     -|        no|     -|   5 (~0%)|   762 (~0%)|   650 (~0%)|    -|
    |    o VITIS_LOOP_12_2                        |    II|  3.65|      164|    820.000|        25|       20|     8|       yes|     -|         -|           -|           -|    -|
    | + compute_y_out                             |     -|  0.29|     5441|  2.720e+04|         -|     5441|     -|        no|     -|   5 (~0%)|   849 (~0%)|   795 (~0%)|    -|
    |  o VITIS_LOOP_27_1                          |     -|  3.65|     5440|  2.720e+04|       170|        -|    32|        no|     -|         -|           -|           -|    -|
    |   + compute_y_out_Pipeline_VITIS_LOOP_29_2  |     -|  0.29|      167|    835.000|         -|      167|     -|        no|     -|   5 (~0%)|   826 (~0%)|   690 (~0%)|    -|
    |    o VITIS_LOOP_29_2                        |    II|  3.65|      165|    825.000|        26|       20|     8|       yes|     -|         -|           -|           -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_0_0_address0 | 6        |
| A_0_0_address1 | 6        |
| A_0_0_d0       | 32       |
| A_0_0_d1       | 32       |
| A_0_0_q0       | 32       |
| A_0_0_q1       | 32       |
| A_0_1_address0 | 6        |
| A_0_1_address1 | 6        |
| A_0_1_d0       | 32       |
| A_0_1_d1       | 32       |
| A_0_1_q0       | 32       |
| A_0_1_q1       | 32       |
| A_0_2_address0 | 6        |
| A_0_2_address1 | 6        |
| A_0_2_d0       | 32       |
| A_0_2_d1       | 32       |
| A_0_2_q0       | 32       |
| A_0_2_q1       | 32       |
| A_0_3_address0 | 6        |
| A_0_3_address1 | 6        |
| A_0_3_d0       | 32       |
| A_0_3_d1       | 32       |
| A_0_3_q0       | 32       |
| A_0_3_q1       | 32       |
| A_1_0_address0 | 6        |
| A_1_0_address1 | 6        |
| A_1_0_d0       | 32       |
| A_1_0_d1       | 32       |
| A_1_0_q0       | 32       |
| A_1_0_q1       | 32       |
| A_1_1_address0 | 6        |
| A_1_1_address1 | 6        |
| A_1_1_d0       | 32       |
| A_1_1_d1       | 32       |
| A_1_1_q0       | 32       |
| A_1_1_q1       | 32       |
| A_1_2_address0 | 6        |
| A_1_2_address1 | 6        |
| A_1_2_d0       | 32       |
| A_1_2_d1       | 32       |
| A_1_2_q0       | 32       |
| A_1_2_q1       | 32       |
| A_1_3_address0 | 6        |
| A_1_3_address1 | 6        |
| A_1_3_d0       | 32       |
| A_1_3_d1       | 32       |
| A_1_3_q0       | 32       |
| A_1_3_q1       | 32       |
| A_2_0_address0 | 6        |
| A_2_0_address1 | 6        |
| A_2_0_d0       | 32       |
| A_2_0_d1       | 32       |
| A_2_0_q0       | 32       |
| A_2_0_q1       | 32       |
| A_2_1_address0 | 6        |
| A_2_1_address1 | 6        |
| A_2_1_d0       | 32       |
| A_2_1_d1       | 32       |
| A_2_1_q0       | 32       |
| A_2_1_q1       | 32       |
| A_2_2_address0 | 6        |
| A_2_2_address1 | 6        |
| A_2_2_d0       | 32       |
| A_2_2_d1       | 32       |
| A_2_2_q0       | 32       |
| A_2_2_q1       | 32       |
| A_2_3_address0 | 6        |
| A_2_3_address1 | 6        |
| A_2_3_d0       | 32       |
| A_2_3_d1       | 32       |
| A_2_3_q0       | 32       |
| A_2_3_q1       | 32       |
| A_3_0_address0 | 6        |
| A_3_0_address1 | 6        |
| A_3_0_d0       | 32       |
| A_3_0_d1       | 32       |
| A_3_0_q0       | 32       |
| A_3_0_q1       | 32       |
| A_3_1_address0 | 6        |
| A_3_1_address1 | 6        |
| A_3_1_d0       | 32       |
| A_3_1_d1       | 32       |
| A_3_1_q0       | 32       |
| A_3_1_q1       | 32       |
| A_3_2_address0 | 6        |
| A_3_2_address1 | 6        |
| A_3_2_d0       | 32       |
| A_3_2_d1       | 32       |
| A_3_2_q0       | 32       |
| A_3_2_q1       | 32       |
| A_3_3_address0 | 6        |
| A_3_3_address1 | 6        |
| A_3_3_d0       | 32       |
| A_3_3_d1       | 32       |
| A_3_3_q0       | 32       |
| A_3_3_q1       | 32       |
| x_0_address0   | 3        |
| x_0_address1   | 3        |
| x_0_d0         | 32       |
| x_0_d1         | 32       |
| x_0_q0         | 32       |
| x_0_q1         | 32       |
| x_1_address0   | 3        |
| x_1_address1   | 3        |
| x_1_d0         | 32       |
| x_1_d1         | 32       |
| x_1_q0         | 32       |
| x_1_q1         | 32       |
| x_2_address0   | 3        |
| x_2_address1   | 3        |
| x_2_d0         | 32       |
| x_2_d1         | 32       |
| x_2_q0         | 32       |
| x_2_q1         | 32       |
| x_3_address0   | 3        |
| x_3_address1   | 3        |
| x_3_d0         | 32       |
| x_3_d1         | 32       |
| x_3_q0         | 32       |
| x_3_q1         | 32       |
| y_out_address0 | 5        |
| y_out_address1 | 5        |
| y_out_d0       | 32       |
| y_out_d1       | 32       |
| y_out_q0       | 32       |
| y_out_q1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_0_0_address0 | port    | offset   |
| A        | A_0_0_ce0      | port    |          |
| A        | A_0_0_d0       | port    |          |
| A        | A_0_0_q0       | port    |          |
| A        | A_0_0_we0      | port    |          |
| A        | A_0_0_address1 | port    | offset   |
| A        | A_0_0_ce1      | port    |          |
| A        | A_0_0_d1       | port    |          |
| A        | A_0_0_q1       | port    |          |
| A        | A_0_0_we1      | port    |          |
| A        | A_0_1_address0 | port    | offset   |
| A        | A_0_1_ce0      | port    |          |
| A        | A_0_1_d0       | port    |          |
| A        | A_0_1_q0       | port    |          |
| A        | A_0_1_we0      | port    |          |
| A        | A_0_1_address1 | port    | offset   |
| A        | A_0_1_ce1      | port    |          |
| A        | A_0_1_d1       | port    |          |
| A        | A_0_1_q1       | port    |          |
| A        | A_0_1_we1      | port    |          |
| A        | A_0_2_address0 | port    | offset   |
| A        | A_0_2_ce0      | port    |          |
| A        | A_0_2_d0       | port    |          |
| A        | A_0_2_q0       | port    |          |
| A        | A_0_2_we0      | port    |          |
| A        | A_0_2_address1 | port    | offset   |
| A        | A_0_2_ce1      | port    |          |
| A        | A_0_2_d1       | port    |          |
| A        | A_0_2_q1       | port    |          |
| A        | A_0_2_we1      | port    |          |
| A        | A_0_3_address0 | port    | offset   |
| A        | A_0_3_ce0      | port    |          |
| A        | A_0_3_d0       | port    |          |
| A        | A_0_3_q0       | port    |          |
| A        | A_0_3_we0      | port    |          |
| A        | A_0_3_address1 | port    | offset   |
| A        | A_0_3_ce1      | port    |          |
| A        | A_0_3_d1       | port    |          |
| A        | A_0_3_q1       | port    |          |
| A        | A_0_3_we1      | port    |          |
| A        | A_1_0_address0 | port    | offset   |
| A        | A_1_0_ce0      | port    |          |
| A        | A_1_0_d0       | port    |          |
| A        | A_1_0_q0       | port    |          |
| A        | A_1_0_we0      | port    |          |
| A        | A_1_0_address1 | port    | offset   |
| A        | A_1_0_ce1      | port    |          |
| A        | A_1_0_d1       | port    |          |
| A        | A_1_0_q1       | port    |          |
| A        | A_1_0_we1      | port    |          |
| A        | A_1_1_address0 | port    | offset   |
| A        | A_1_1_ce0      | port    |          |
| A        | A_1_1_d0       | port    |          |
| A        | A_1_1_q0       | port    |          |
| A        | A_1_1_we0      | port    |          |
| A        | A_1_1_address1 | port    | offset   |
| A        | A_1_1_ce1      | port    |          |
| A        | A_1_1_d1       | port    |          |
| A        | A_1_1_q1       | port    |          |
| A        | A_1_1_we1      | port    |          |
| A        | A_1_2_address0 | port    | offset   |
| A        | A_1_2_ce0      | port    |          |
| A        | A_1_2_d0       | port    |          |
| A        | A_1_2_q0       | port    |          |
| A        | A_1_2_we0      | port    |          |
| A        | A_1_2_address1 | port    | offset   |
| A        | A_1_2_ce1      | port    |          |
| A        | A_1_2_d1       | port    |          |
| A        | A_1_2_q1       | port    |          |
| A        | A_1_2_we1      | port    |          |
| A        | A_1_3_address0 | port    | offset   |
| A        | A_1_3_ce0      | port    |          |
| A        | A_1_3_d0       | port    |          |
| A        | A_1_3_q0       | port    |          |
| A        | A_1_3_we0      | port    |          |
| A        | A_1_3_address1 | port    | offset   |
| A        | A_1_3_ce1      | port    |          |
| A        | A_1_3_d1       | port    |          |
| A        | A_1_3_q1       | port    |          |
| A        | A_1_3_we1      | port    |          |
| A        | A_2_0_address0 | port    | offset   |
| A        | A_2_0_ce0      | port    |          |
| A        | A_2_0_d0       | port    |          |
| A        | A_2_0_q0       | port    |          |
| A        | A_2_0_we0      | port    |          |
| A        | A_2_0_address1 | port    | offset   |
| A        | A_2_0_ce1      | port    |          |
| A        | A_2_0_d1       | port    |          |
| A        | A_2_0_q1       | port    |          |
| A        | A_2_0_we1      | port    |          |
| A        | A_2_1_address0 | port    | offset   |
| A        | A_2_1_ce0      | port    |          |
| A        | A_2_1_d0       | port    |          |
| A        | A_2_1_q0       | port    |          |
| A        | A_2_1_we0      | port    |          |
| A        | A_2_1_address1 | port    | offset   |
| A        | A_2_1_ce1      | port    |          |
| A        | A_2_1_d1       | port    |          |
| A        | A_2_1_q1       | port    |          |
| A        | A_2_1_we1      | port    |          |
| A        | A_2_2_address0 | port    | offset   |
| A        | A_2_2_ce0      | port    |          |
| A        | A_2_2_d0       | port    |          |
| A        | A_2_2_q0       | port    |          |
| A        | A_2_2_we0      | port    |          |
| A        | A_2_2_address1 | port    | offset   |
| A        | A_2_2_ce1      | port    |          |
| A        | A_2_2_d1       | port    |          |
| A        | A_2_2_q1       | port    |          |
| A        | A_2_2_we1      | port    |          |
| A        | A_2_3_address0 | port    | offset   |
| A        | A_2_3_ce0      | port    |          |
| A        | A_2_3_d0       | port    |          |
| A        | A_2_3_q0       | port    |          |
| A        | A_2_3_we0      | port    |          |
| A        | A_2_3_address1 | port    | offset   |
| A        | A_2_3_ce1      | port    |          |
| A        | A_2_3_d1       | port    |          |
| A        | A_2_3_q1       | port    |          |
| A        | A_2_3_we1      | port    |          |
| A        | A_3_0_address0 | port    | offset   |
| A        | A_3_0_ce0      | port    |          |
| A        | A_3_0_d0       | port    |          |
| A        | A_3_0_q0       | port    |          |
| A        | A_3_0_we0      | port    |          |
| A        | A_3_0_address1 | port    | offset   |
| A        | A_3_0_ce1      | port    |          |
| A        | A_3_0_d1       | port    |          |
| A        | A_3_0_q1       | port    |          |
| A        | A_3_0_we1      | port    |          |
| A        | A_3_1_address0 | port    | offset   |
| A        | A_3_1_ce0      | port    |          |
| A        | A_3_1_d0       | port    |          |
| A        | A_3_1_q0       | port    |          |
| A        | A_3_1_we0      | port    |          |
| A        | A_3_1_address1 | port    | offset   |
| A        | A_3_1_ce1      | port    |          |
| A        | A_3_1_d1       | port    |          |
| A        | A_3_1_q1       | port    |          |
| A        | A_3_1_we1      | port    |          |
| A        | A_3_2_address0 | port    | offset   |
| A        | A_3_2_ce0      | port    |          |
| A        | A_3_2_d0       | port    |          |
| A        | A_3_2_q0       | port    |          |
| A        | A_3_2_we0      | port    |          |
| A        | A_3_2_address1 | port    | offset   |
| A        | A_3_2_ce1      | port    |          |
| A        | A_3_2_d1       | port    |          |
| A        | A_3_2_q1       | port    |          |
| A        | A_3_2_we1      | port    |          |
| A        | A_3_3_address0 | port    | offset   |
| A        | A_3_3_ce0      | port    |          |
| A        | A_3_3_d0       | port    |          |
| A        | A_3_3_q0       | port    |          |
| A        | A_3_3_we0      | port    |          |
| A        | A_3_3_address1 | port    | offset   |
| A        | A_3_3_ce1      | port    |          |
| A        | A_3_3_d1       | port    |          |
| A        | A_3_3_q1       | port    |          |
| A        | A_3_3_we1      | port    |          |
| x        | x_0_address0   | port    | offset   |
| x        | x_0_ce0        | port    |          |
| x        | x_0_d0         | port    |          |
| x        | x_0_q0         | port    |          |
| x        | x_0_we0        | port    |          |
| x        | x_0_address1   | port    | offset   |
| x        | x_0_ce1        | port    |          |
| x        | x_0_d1         | port    |          |
| x        | x_0_q1         | port    |          |
| x        | x_0_we1        | port    |          |
| x        | x_1_address0   | port    | offset   |
| x        | x_1_ce0        | port    |          |
| x        | x_1_d0         | port    |          |
| x        | x_1_q0         | port    |          |
| x        | x_1_we0        | port    |          |
| x        | x_1_address1   | port    | offset   |
| x        | x_1_ce1        | port    |          |
| x        | x_1_d1         | port    |          |
| x        | x_1_q1         | port    |          |
| x        | x_1_we1        | port    |          |
| x        | x_2_address0   | port    | offset   |
| x        | x_2_ce0        | port    |          |
| x        | x_2_d0         | port    |          |
| x        | x_2_q0         | port    |          |
| x        | x_2_we0        | port    |          |
| x        | x_2_address1   | port    | offset   |
| x        | x_2_ce1        | port    |          |
| x        | x_2_d1         | port    |          |
| x        | x_2_q1         | port    |          |
| x        | x_2_we1        | port    |          |
| x        | x_3_address0   | port    | offset   |
| x        | x_3_ce0        | port    |          |
| x        | x_3_d0         | port    |          |
| x        | x_3_q0         | port    |          |
| x        | x_3_we0        | port    |          |
| x        | x_3_address1   | port    | offset   |
| x        | x_3_ce1        | port    |          |
| x        | x_3_d1         | port    |          |
| x        | x_3_q1         | port    |          |
| x        | x_3_we1        | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_d0       | port    |          |
| y_out    | y_out_q0       | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_address1 | port    | offset   |
| y_out    | y_out_ce1      | port    |          |
| y_out    | y_out_d1       | port    |          |
| y_out    | y_out_q1       | port    |          |
| y_out    | y_out_we1      | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                       | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------------+-----+--------+----------+------+---------+---------+
| + atax                                     | 10  |        |          |      |         |         |
|  + compute_y                               | 5   |        |          |      |         |         |
|    add_ln10_fu_203_p2                      | -   |        | add_ln10 | add  | fabric  | 0       |
|   + compute_y_Pipeline_VITIS_LOOP_12_2     | 5   |        |          |      |         |         |
|     fmul_32ns_32ns_32_4_max_dsp_1_U2       | 3   |        | mul      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U1      | 2   |        | add      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U2       | 3   |        | mul_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U1      | 2   |        | add_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U2       | 3   |        | mul_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U1      | 2   |        | add_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U2       | 3   |        | mul_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U1      | 2   |        | add_3    | fadd | fulldsp | 4       |
|     add_ln12_fu_489_p2                     | -   |        | add_ln12 | add  | fabric  | 0       |
|  + compute_y_out                           | 5   |        |          |      |         |         |
|    add_ln27_fu_172_p2                      | -   |        | add_ln27 | add  | fabric  | 0       |
|   + compute_y_out_Pipeline_VITIS_LOOP_29_2 | 5   |        |          |      |         |         |
|     fmul_32ns_32ns_32_4_max_dsp_1_U59      | 3   |        | mul      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58     | 2   |        | add      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U59      | 3   |        | mul_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58     | 2   |        | add_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U59      | 3   |        | mul_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58     | 2   |        | add_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U59      | 3   |        | mul_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58     | 2   |        | add_3    | fadd | fulldsp | 4       |
|     add_ln29_fu_501_p2                     | -   |        | add_ln29 | add  | fabric  | 0       |
+--------------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------+------+------+--------+----------+---------+------+---------+
| Name    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------+------+------+--------+----------+---------+------+---------+
| + atax  | 0    | 0    |        |          |         |      |         |
|   y_U   | -    | -    |        | y        | fifo    | srl  | 0       |
|   y_1_U | -    | -    |        | y_1      | fifo    | srl  | 0       |
|   y_2_U | -    | -    |        | y_2      | fifo    | srl  | 0       |
|   y_3_U | -    | -    |        | y_3      | fifo    | srl  | 0       |
+---------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+------------------------------------------------------------+
| Type            | Options                              | Location                                                   |
+-----------------+--------------------------------------+------------------------------------------------------------+
| array_partition | variable=A cyclic factor=4 dim=2     | ../atax/generate/atax.cpp:6 in compute_y, A                |
| array_partition | variable=x cyclic factor=4           | ../atax/generate/atax.cpp:7 in compute_y, x                |
| array_partition | variable=y_local cyclic factor=4     | ../atax/generate/atax.cpp:8 in compute_y, y_local          |
| unroll          | factor=4                             | ../atax/generate/atax.cpp:13 in compute_y                  |
| array_partition | variable=A cyclic factor=4 dim=1     | ../atax/generate/atax.cpp:23 in compute_y_out, A           |
| array_partition | variable=y cyclic factor=4           | ../atax/generate/atax.cpp:24 in compute_y_out, y           |
| array_partition | variable=y_out_local cyclic factor=4 | ../atax/generate/atax.cpp:25 in compute_y_out, y_out_local |
| unroll          | factor=4                             | ../atax/generate/atax.cpp:30 in compute_y_out              |
| dataflow        |                                      | ../atax/generate/atax.cpp:40 in atax                       |
| stream          | variable=y depth=2                   | ../atax/generate/atax.cpp:41 in atax, y                    |
+-----------------+--------------------------------------+------------------------------------------------------------+


