#ifndefSTM32L4xx_HAL_RCC_H#defineSTM32L4xx_HAL_RCC_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx_hal_def.h"typedefstruct{uint32_tPLLState;uint32_tPLLSource;uint32_tPLLM;uint32_tPLLN;#ifdefined(RCC_PLLP_SUPPORT)uint32_tPLLP;#endifuint32_tPLLQ;uint32_tPLLR;}RCC_PLLInitTypeDef;typedefstruct{uint32_tOscillatorType;uint32_tHSEState;uint32_tLSEState;uint32_tHSIState;uint32_tHSICalibrationValue;uint32_tLSIState;#ifdefined(RCC_CSR_LSIPREDIV)uint32_tLSIDiv;#endifuint32_tMSIState;uint32_tMSICalibrationValue;uint32_tMSIClockRange;uint32_tHSI48State;RCC_PLLInitTypeDefPLL;}RCC_OscInitTypeDef;typedefstruct{uint32_tClockType;uint32_tSYSCLKSource;uint32_tAHBCLKDivider;uint32_tAPB1CLKDivider;uint32_tAPB2CLKDivider;}RCC_ClkInitTypeDef;#defineRCC_DBP_TIMEOUT_VALUE2U#defineRCC_LSE_TIMEOUT_VALUELSE_STARTUP_TIMEOUT#defineRCC_OSCILLATORTYPE_NONE0x00000000U#defineRCC_OSCILLATORTYPE_HSE0x00000001U#defineRCC_OSCILLATORTYPE_HSI0x00000002U#defineRCC_OSCILLATORTYPE_LSE0x00000004U#defineRCC_OSCILLATORTYPE_LSI0x00000008U#defineRCC_OSCILLATORTYPE_MSI0x00000010U#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_OSCILLATORTYPE_HSI480x00000020U#endif#defineRCC_HSE_OFF0x00000000U#defineRCC_HSE_ONRCC_CR_HSEON#defineRCC_HSE_BYPASS(RCC_CR_HSEBYP|RCC_CR_HSEON)#defineRCC_LSE_OFF0x00000000U#defineRCC_LSE_ONRCC_BDCR_LSEON#defineRCC_LSE_BYPASS(RCC_BDCR_LSEBYP|RCC_BDCR_LSEON)#ifdefined(RCC_BDCR_LSESYSDIS)#defineRCC_LSE_ON_RTC_ONLY(RCC_BDCR_LSESYSDIS|RCC_BDCR_LSEON)#defineRCC_LSE_BYPASS_RTC_ONLY(RCC_BDCR_LSEBYP|RCC_BDCR_LSESYSDIS|RCC_BDCR_LSEON)#endif#defineRCC_HSI_OFF0x00000000U#defineRCC_HSI_ONRCC_CR_HSION#ifdefined(RCC_ICSCR_HSITRIM_6)#defineRCC_HSICALIBRATION_DEFAULT0x40U#else#defineRCC_HSICALIBRATION_DEFAULT0x10U#endif#defineRCC_LSI_OFF0x00000000U#defineRCC_LSI_ONRCC_CSR_LSION#ifdefined(RCC_CSR_LSIPREDIV)#defineRCC_LSI_DIV10x00000000U#defineRCC_LSI_DIV128RCC_CSR_LSIPREDIV#endif#defineRCC_MSI_OFF0x00000000U#defineRCC_MSI_ONRCC_CR_MSION#defineRCC_MSICALIBRATION_DEFAULT0U#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_HSI48_OFF0x00000000U#defineRCC_HSI48_ONRCC_CRRCR_HSI48ON#else#defineRCC_HSI48_OFF0x00000000U#endif#defineRCC_PLL_NONE0x00000000U#defineRCC_PLL_OFF0x00000001U#defineRCC_PLL_ON0x00000002U#ifdefined(RCC_PLLP_SUPPORT)#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)#defineRCC_PLLP_DIV20x00000002U#defineRCC_PLLP_DIV30x00000003U#defineRCC_PLLP_DIV40x00000004U#defineRCC_PLLP_DIV50x00000005U#defineRCC_PLLP_DIV60x00000006U#defineRCC_PLLP_DIV70x00000007U#defineRCC_PLLP_DIV80x00000008U#defineRCC_PLLP_DIV90x00000009U#defineRCC_PLLP_DIV100x0000000AU#defineRCC_PLLP_DIV110x0000000BU#defineRCC_PLLP_DIV120x0000000CU#defineRCC_PLLP_DIV130x0000000DU#defineRCC_PLLP_DIV140x0000000EU#defineRCC_PLLP_DIV150x0000000FU#defineRCC_PLLP_DIV160x00000010U#defineRCC_PLLP_DIV170x00000011U#defineRCC_PLLP_DIV180x00000012U#defineRCC_PLLP_DIV190x00000013U#defineRCC_PLLP_DIV200x00000014U#defineRCC_PLLP_DIV210x00000015U#defineRCC_PLLP_DIV220x00000016U#defineRCC_PLLP_DIV230x00000017U#defineRCC_PLLP_DIV240x00000018U#defineRCC_PLLP_DIV250x00000019U#defineRCC_PLLP_DIV260x0000001AU#defineRCC_PLLP_DIV270x0000001BU#defineRCC_PLLP_DIV280x0000001CU#defineRCC_PLLP_DIV290x0000001DU#defineRCC_PLLP_DIV300x0000001EU#defineRCC_PLLP_DIV310x0000001FU#else#defineRCC_PLLP_DIV70x00000007U#defineRCC_PLLP_DIV170x00000011U#endif#endif#defineRCC_PLLQ_DIV20x00000002U#defineRCC_PLLQ_DIV40x00000004U#defineRCC_PLLQ_DIV60x00000006U#defineRCC_PLLQ_DIV80x00000008U#defineRCC_PLLR_DIV20x00000002U#defineRCC_PLLR_DIV40x00000004U#defineRCC_PLLR_DIV60x00000006U#defineRCC_PLLR_DIV80x00000008U#defineRCC_PLLSOURCE_NONE0x00000000U#defineRCC_PLLSOURCE_MSIRCC_PLLCFGR_PLLSRC_MSI#defineRCC_PLLSOURCE_HSIRCC_PLLCFGR_PLLSRC_HSI#defineRCC_PLLSOURCE_HSERCC_PLLCFGR_PLLSRC_HSE#ifdefined(RCC_PLLSAI2_SUPPORT)#defineRCC_PLL_SAI3CLKRCC_PLLCFGR_PLLPEN#elifdefined(RCC_PLLSAI1_SUPPORT)#defineRCC_PLL_SAI2CLKRCC_PLLCFGR_PLLPEN#endif#defineRCC_PLL_48M1CLKRCC_PLLCFGR_PLLQEN#defineRCC_PLL_SYSCLKRCC_PLLCFGR_PLLREN#ifdefined(RCC_PLLSAI1_SUPPORT)#defineRCC_PLLSAI1_SAI1CLKRCC_PLLSAI1CFGR_PLLSAI1PEN#defineRCC_PLLSAI1_48M2CLKRCC_PLLSAI1CFGR_PLLSAI1QEN#defineRCC_PLLSAI1_ADC1CLKRCC_PLLSAI1CFGR_PLLSAI1REN#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#defineRCC_PLLSAI2_SAI2CLKRCC_PLLSAI2CFGR_PLLSAI2PEN#ifdefined(RCC_PLLSAI2Q_DIV_SUPPORT)#defineRCC_PLLSAI2_DSICLKRCC_PLLSAI2CFGR_PLLSAI2QEN#endif#ifdefined(STM32L471xx)||defined(STM32L475xx)||defined(STM32L476xx)||defined(STM32L485xx)||defined(STM32L486xx)||defined(STM32L496xx)||defined(STM32L4A6xx)#defineRCC_PLLSAI2_ADC2CLKRCC_PLLSAI2CFGR_PLLSAI2REN#else#defineRCC_PLLSAI2_LTDCCLKRCC_PLLSAI2CFGR_PLLSAI2REN#endif#endif#defineRCC_MSIRANGE_0RCC_CR_MSIRANGE_0#defineRCC_MSIRANGE_1RCC_CR_MSIRANGE_1#defineRCC_MSIRANGE_2RCC_CR_MSIRANGE_2#defineRCC_MSIRANGE_3RCC_CR_MSIRANGE_3#defineRCC_MSIRANGE_4RCC_CR_MSIRANGE_4#defineRCC_MSIRANGE_5RCC_CR_MSIRANGE_5#defineRCC_MSIRANGE_6RCC_CR_MSIRANGE_6#defineRCC_MSIRANGE_7RCC_CR_MSIRANGE_7#defineRCC_MSIRANGE_8RCC_CR_MSIRANGE_8#defineRCC_MSIRANGE_9RCC_CR_MSIRANGE_9#defineRCC_MSIRANGE_10RCC_CR_MSIRANGE_10#defineRCC_MSIRANGE_11RCC_CR_MSIRANGE_11#defineRCC_CLOCKTYPE_SYSCLK0x00000001U#defineRCC_CLOCKTYPE_HCLK0x00000002U#defineRCC_CLOCKTYPE_PCLK10x00000004U#defineRCC_CLOCKTYPE_PCLK20x00000008U#defineRCC_SYSCLKSOURCE_MSIRCC_CFGR_SW_MSI#defineRCC_SYSCLKSOURCE_HSIRCC_CFGR_SW_HSI#defineRCC_SYSCLKSOURCE_HSERCC_CFGR_SW_HSE#defineRCC_SYSCLKSOURCE_PLLCLKRCC_CFGR_SW_PLL#defineRCC_SYSCLKSOURCE_STATUS_MSIRCC_CFGR_SWS_MSI#defineRCC_SYSCLKSOURCE_STATUS_HSIRCC_CFGR_SWS_HSI#defineRCC_SYSCLKSOURCE_STATUS_HSERCC_CFGR_SWS_HSE#defineRCC_SYSCLKSOURCE_STATUS_PLLCLKRCC_CFGR_SWS_PLL#defineRCC_SYSCLK_DIV1RCC_CFGR_HPRE_DIV1#defineRCC_SYSCLK_DIV2RCC_CFGR_HPRE_DIV2#defineRCC_SYSCLK_DIV4RCC_CFGR_HPRE_DIV4#defineRCC_SYSCLK_DIV8RCC_CFGR_HPRE_DIV8#defineRCC_SYSCLK_DIV16RCC_CFGR_HPRE_DIV16#defineRCC_SYSCLK_DIV64RCC_CFGR_HPRE_DIV64#defineRCC_SYSCLK_DIV128RCC_CFGR_HPRE_DIV128#defineRCC_SYSCLK_DIV256RCC_CFGR_HPRE_DIV256#defineRCC_SYSCLK_DIV512RCC_CFGR_HPRE_DIV512#defineRCC_HCLK_DIV1RCC_CFGR_PPRE1_DIV1#defineRCC_HCLK_DIV2RCC_CFGR_PPRE1_DIV2#defineRCC_HCLK_DIV4RCC_CFGR_PPRE1_DIV4#defineRCC_HCLK_DIV8RCC_CFGR_PPRE1_DIV8#defineRCC_HCLK_DIV16RCC_CFGR_PPRE1_DIV16#defineRCC_RTCCLKSOURCE_NONE0x00000000U#defineRCC_RTCCLKSOURCE_LSERCC_BDCR_RTCSEL_0#defineRCC_RTCCLKSOURCE_LSIRCC_BDCR_RTCSEL_1#defineRCC_RTCCLKSOURCE_HSE_DIV32RCC_BDCR_RTCSEL#defineRCC_MCO10x00000000U#defineRCC_MCORCC_MCO1#defineRCC_MCO1SOURCE_NOCLOCK0x00000000U#defineRCC_MCO1SOURCE_SYSCLKRCC_CFGR_MCOSEL_0#defineRCC_MCO1SOURCE_MSIRCC_CFGR_MCOSEL_1#defineRCC_MCO1SOURCE_HSI(RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1)#defineRCC_MCO1SOURCE_HSERCC_CFGR_MCOSEL_2#defineRCC_MCO1SOURCE_PLLCLK(RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)#defineRCC_MCO1SOURCE_LSI(RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)#defineRCC_MCO1SOURCE_LSE(RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_MCO1SOURCE_HSI48RCC_CFGR_MCOSEL_3#endif#defineRCC_MCODIV_1RCC_CFGR_MCOPRE_DIV1#defineRCC_MCODIV_2RCC_CFGR_MCOPRE_DIV2#defineRCC_MCODIV_4RCC_CFGR_MCOPRE_DIV4#defineRCC_MCODIV_8RCC_CFGR_MCOPRE_DIV8#defineRCC_MCODIV_16RCC_CFGR_MCOPRE_DIV16#defineRCC_IT_LSIRDYRCC_CIFR_LSIRDYF#defineRCC_IT_LSERDYRCC_CIFR_LSERDYF#defineRCC_IT_MSIRDYRCC_CIFR_MSIRDYF#defineRCC_IT_HSIRDYRCC_CIFR_HSIRDYF#defineRCC_IT_HSERDYRCC_CIFR_HSERDYF#defineRCC_IT_PLLRDYRCC_CIFR_PLLRDYF#ifdefined(RCC_PLLSAI1_SUPPORT)#defineRCC_IT_PLLSAI1RDYRCC_CIFR_PLLSAI1RDYF#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#defineRCC_IT_PLLSAI2RDYRCC_CIFR_PLLSAI2RDYF#endif#defineRCC_IT_CSSRCC_CIFR_CSSF#defineRCC_IT_LSECSSRCC_CIFR_LSECSSF#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_IT_HSI48RDYRCC_CIFR_HSI48RDYF#endif#defineRCC_FLAG_MSIRDY((CR_REG_INDEX<<5U)|RCC_CR_MSIRDY_Pos)#defineRCC_FLAG_HSIRDY((CR_REG_INDEX<<5U)|RCC_CR_HSIRDY_Pos)#defineRCC_FLAG_HSERDY((CR_REG_INDEX<<5U)|RCC_CR_HSERDY_Pos)#defineRCC_FLAG_PLLRDY((CR_REG_INDEX<<5U)|RCC_CR_PLLRDY_Pos)#ifdefined(RCC_PLLSAI1_SUPPORT)#defineRCC_FLAG_PLLSAI1RDY((CR_REG_INDEX<<5U)|RCC_CR_PLLSAI1RDY_Pos)#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#defineRCC_FLAG_PLLSAI2RDY((CR_REG_INDEX<<5U)|RCC_CR_PLLSAI2RDY_Pos)#endif#defineRCC_FLAG_LSERDY((BDCR_REG_INDEX<<5U)|RCC_BDCR_LSERDY_Pos)#defineRCC_FLAG_LSECSSD((BDCR_REG_INDEX<<5U)|RCC_BDCR_LSECSSD_Pos)#defineRCC_FLAG_LSIRDY((CSR_REG_INDEX<<5U)|RCC_CSR_LSIRDY_Pos)#defineRCC_FLAG_FWRST((CSR_REG_INDEX<<5U)|RCC_CSR_FWRSTF_Pos)#defineRCC_FLAG_OBLRST((CSR_REG_INDEX<<5U)|RCC_CSR_OBLRSTF_Pos)#defineRCC_FLAG_PINRST((CSR_REG_INDEX<<5U)|RCC_CSR_PINRSTF_Pos)#defineRCC_FLAG_BORRST((CSR_REG_INDEX<<5U)|RCC_CSR_BORRSTF_Pos)#defineRCC_FLAG_SFTRST((CSR_REG_INDEX<<5U)|RCC_CSR_SFTRSTF_Pos)#defineRCC_FLAG_IWDGRST((CSR_REG_INDEX<<5U)|RCC_CSR_IWDGRSTF_Pos)#defineRCC_FLAG_WWDGRST((CSR_REG_INDEX<<5U)|RCC_CSR_WWDGRSTF_Pos)#defineRCC_FLAG_LPWRRST((CSR_REG_INDEX<<5U)|RCC_CSR_LPWRRSTF_Pos)#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_FLAG_HSI48RDY((CRRCR_REG_INDEX<<5U)|RCC_CRRCR_HSI48RDY_Pos)#endif#defineRCC_LSEDRIVE_LOW0x00000000U#defineRCC_LSEDRIVE_MEDIUMLOWRCC_BDCR_LSEDRV_0#defineRCC_LSEDRIVE_MEDIUMHIGHRCC_BDCR_LSEDRV_1#defineRCC_LSEDRIVE_HIGHRCC_BDCR_LSEDRV#defineRCC_STOP_WAKEUPCLOCK_MSI0x00000000U#defineRCC_STOP_WAKEUPCLOCK_HSIRCC_CFGR_STOPWUCK#define__HAL_RCC_DMA1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA1EN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA1EN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_DMA2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2EN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2EN);\UNUSED(tmpreg);\}while(0)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMAMUX1EN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMAMUX1EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_FLASH_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_FLASHEN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_FLASHEN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_CRC_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_CRCEN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_CRCEN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_TSC_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_TSCEN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_TSCEN);\UNUSED(tmpreg);\}while(0)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2DEN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2DEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GFXMMUEN);\\tmpreg=READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GFXMMUEN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_DMA1_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA1EN)#define__HAL_RCC_DMA2_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2EN)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMAMUX1EN)#endif#define__HAL_RCC_FLASH_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_FLASHEN)#define__HAL_RCC_CRC_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_CRCEN)#define__HAL_RCC_TSC_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_TSCEN)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2DEN)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_CLK_DISABLE()CLEAR_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GFXMMUEN)#endif#define__HAL_RCC_GPIOA_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOAEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOAEN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_GPIOB_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOBEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOBEN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_GPIOC_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOCEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOCEN);\UNUSED(tmpreg);\}while(0)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIODEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIODEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOEEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOEEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOFEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOFEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOGEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOGEN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_GPIOH_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOHEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOHEN);\UNUSED(tmpreg);\}while(0)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOIEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOIEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OTGFSEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OTGFSEN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_ADC_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_ADCEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_ADCEN);\UNUSED(tmpreg);\}while(0)#ifdefined(DCMI)#define__HAL_RCC_DCMI_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_DCMIEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_DCMIEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_PKAEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_PKAEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(AES)#define__HAL_RCC_AES_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_AESEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_AESEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_HASHEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_HASHEN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_RNG_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_RNGEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_RNGEN);\UNUSED(tmpreg);\}while(0)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OSPIMEN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OSPIMEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC1EN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC1EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC2EN);\\tmpreg=READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC2EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_GPIOA_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOAEN)#define__HAL_RCC_GPIOB_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOBEN)#define__HAL_RCC_GPIOC_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOCEN)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIODEN)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOEEN)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOFEN)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOGEN)#endif#define__HAL_RCC_GPIOH_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOHEN)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOIEN)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OTGFSEN);#endif#define__HAL_RCC_ADC_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_ADCEN)#ifdefined(DCMI)#define__HAL_RCC_DCMI_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_DCMIEN)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_PKAEN)#endif#ifdefined(AES)#define__HAL_RCC_AES_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_AESEN);#endif#ifdefined(HASH)#define__HAL_RCC_HASH_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_HASHEN)#endif#define__HAL_RCC_RNG_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_RNGEN)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OSPIMEN)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC1EN)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_CLK_DISABLE()CLEAR_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC2EN)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB3ENR,RCC_AHB3ENR_FMCEN);\\tmpreg=READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_FMCEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB3ENR,RCC_AHB3ENR_QSPIEN);\\tmpreg=READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_QSPIEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI1EN);\\tmpreg=READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI1EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI2EN);\\tmpreg=READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI2EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_CLK_DISABLE()CLEAR_BIT(RCC->AHB3ENR,RCC_AHB3ENR_FMCEN)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_CLK_DISABLE()CLEAR_BIT(RCC->AHB3ENR,RCC_AHB3ENR_QSPIEN)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_CLK_DISABLE()CLEAR_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI1EN)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_CLK_DISABLE()CLEAR_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI2EN)#endif#define__HAL_RCC_TIM2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM2EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM2EN);\UNUSED(tmpreg);\}while(0)#ifdefined(TIM3)#define__HAL_RCC_TIM3_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM3EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM3EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM4EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM4EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM5EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM5EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_TIM6_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM6EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM6EN);\UNUSED(tmpreg);\}while(0)#ifdefined(TIM7)#define__HAL_RCC_TIM7_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM7EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM7EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LCDEN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LCDEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(RCC_APB1ENR1_RTCAPBEN)#define__HAL_RCC_RTCAPB_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_RTCAPBEN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_RTCAPBEN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_WWDG_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_WWDGEN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_WWDGEN);\UNUSED(tmpreg);\}while(0)#ifdefined(SPI2)#define__HAL_RCC_SPI2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI2EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI2EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI3EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI3EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_USART2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART2EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART2EN);\UNUSED(tmpreg);\}while(0)#ifdefined(USART3)#define__HAL_RCC_USART3_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART3EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART3EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART4EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART4EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART5EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART5EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_I2C1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C1EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C1EN);\UNUSED(tmpreg);\}while(0)#ifdefined(I2C2)#define__HAL_RCC_I2C2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C2EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C2EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_I2C3_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C3EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C3EN);\UNUSED(tmpreg);\}while(0)#ifdefined(I2C4)#define__HAL_RCC_I2C4_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR2,RCC_APB1ENR2_I2C4EN);\\tmpreg=READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_I2C4EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CRSEN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CRSEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN1EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN1EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN2EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN2EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(USB)#define__HAL_RCC_USB_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USBFSEN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USBFSEN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_PWR_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_PWREN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_PWREN);\UNUSED(tmpreg);\}while(0)#ifdefined(DAC1)#define__HAL_RCC_DAC1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_DAC1EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_DAC1EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_OPAMP_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_OPAMPEN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_OPAMPEN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_LPTIM1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LPTIM1EN);\\tmpreg=READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LPTIM1EN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_LPUART1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPUART1EN);\\tmpreg=READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPUART1EN);\UNUSED(tmpreg);\}while(0)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR2,RCC_APB1ENR2_SWPMI1EN);\\tmpreg=READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_SWPMI1EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_LPTIM2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPTIM2EN);\\tmpreg=READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPTIM2EN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_TIM2_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM2EN)#ifdefined(TIM3)#define__HAL_RCC_TIM3_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM3EN)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM4EN)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM5EN)#endif#define__HAL_RCC_TIM6_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM6EN)#ifdefined(TIM7)#define__HAL_RCC_TIM7_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM7EN)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LCDEN);#endif#ifdefined(RCC_APB1ENR1_RTCAPBEN)#define__HAL_RCC_RTCAPB_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_RTCAPBEN);#endif#ifdefined(SPI2)#define__HAL_RCC_SPI2_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI2EN)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI3EN)#endif#define__HAL_RCC_USART2_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART2EN)#ifdefined(USART3)#define__HAL_RCC_USART3_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART3EN)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART4EN)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART5EN)#endif#define__HAL_RCC_I2C1_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C1EN)#ifdefined(I2C2)#define__HAL_RCC_I2C2_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C2EN)#endif#define__HAL_RCC_I2C3_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C3EN)#ifdefined(I2C4)#define__HAL_RCC_I2C4_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR2,RCC_APB1ENR2_I2C4EN)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CRSEN);#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN1EN)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN2EN)#endif#ifdefined(USB)#define__HAL_RCC_USB_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USBFSEN);#endif#define__HAL_RCC_PWR_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_PWREN)#ifdefined(DAC1)#define__HAL_RCC_DAC1_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_DAC1EN)#endif#define__HAL_RCC_OPAMP_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_OPAMPEN)#define__HAL_RCC_LPTIM1_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LPTIM1EN)#define__HAL_RCC_LPUART1_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPUART1EN)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR2,RCC_APB1ENR2_SWPMI1EN)#endif#define__HAL_RCC_LPTIM2_CLK_DISABLE()CLEAR_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPTIM2EN)#define__HAL_RCC_SYSCFG_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_SYSCFGEN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SYSCFGEN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_FIREWALL_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_FWEN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_FWEN);\UNUSED(tmpreg);\}while(0)#ifdefined(SDMMC1)&&defined(RCC_APB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_SDMMC1EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SDMMC1EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_TIM1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM1EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM1EN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_SPI1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_SPI1EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SPI1EN);\UNUSED(tmpreg);\}while(0)#ifdefined(TIM8)#define__HAL_RCC_TIM8_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM8EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM8EN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_USART1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_USART1EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_USART1EN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_TIM15_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM15EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM15EN);\UNUSED(tmpreg);\}while(0)#define__HAL_RCC_TIM16_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM16EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM16EN);\UNUSED(tmpreg);\}while(0)#ifdefined(TIM17)#define__HAL_RCC_TIM17_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM17EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM17EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI1EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI1EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI2EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI2EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_DFSDM1EN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_DFSDM1EN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_LTDCEN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_LTDCEN);\UNUSED(tmpreg);\}while(0)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_CLK_ENABLE()do{\__IOuint32_ttmpreg;\SET_BIT(RCC->APB2ENR,RCC_APB2ENR_DSIEN);\\tmpreg=READ_BIT(RCC->APB2ENR,RCC_APB2ENR_DSIEN);\UNUSED(tmpreg);\}while(0)#endif#define__HAL_RCC_SYSCFG_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_SYSCFGEN)#ifdefined(SDMMC1)&&defined(RCC_APB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_SDMMC1EN)#endif#define__HAL_RCC_TIM1_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM1EN)#define__HAL_RCC_SPI1_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_SPI1EN)#ifdefined(TIM8)#define__HAL_RCC_TIM8_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM8EN)#endif#define__HAL_RCC_USART1_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_USART1EN)#define__HAL_RCC_TIM15_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM15EN)#define__HAL_RCC_TIM16_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM16EN)#ifdefined(TIM17)#define__HAL_RCC_TIM17_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM17EN)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI1EN)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI2EN)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_DFSDM1EN)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_LTDCEN)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_CLK_DISABLE()CLEAR_BIT(RCC->APB2ENR,RCC_APB2ENR_DSIEN)#endif#define__HAL_RCC_DMA1_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA1EN)!=0U)#define__HAL_RCC_DMA2_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2EN)!=0U)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMAMUX1EN)!=0U)#endif#define__HAL_RCC_FLASH_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_FLASHEN)!=0U)#define__HAL_RCC_CRC_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_CRCEN)!=0U)#define__HAL_RCC_TSC_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_TSCEN)!=0U)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2DEN)!=0U)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_IS_CLK_ENABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GFXMMUEN)!=0U)#endif#define__HAL_RCC_DMA1_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA1EN)==0U)#define__HAL_RCC_DMA2_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2EN)==0U)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMAMUX1EN)==0U)#endif#define__HAL_RCC_FLASH_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_FLASHEN)==0U)#define__HAL_RCC_CRC_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_CRCEN)==0U)#define__HAL_RCC_TSC_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_TSCEN)==0U)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_DMA2DEN)==0U)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_IS_CLK_DISABLED()(READ_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GFXMMUEN)==0U)#endif#define__HAL_RCC_GPIOA_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOAEN)!=0U)#define__HAL_RCC_GPIOB_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOBEN)!=0U)#define__HAL_RCC_GPIOC_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOCEN)!=0U)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIODEN)!=0U)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOEEN)!=0U)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOFEN)!=0U)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOGEN)!=0U)#endif#define__HAL_RCC_GPIOH_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOHEN)!=0U)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOIEN)!=0U)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OTGFSEN)!=0U)#endif#define__HAL_RCC_ADC_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_ADCEN)!=0U)#ifdefined(DCMI)#define__HAL_RCC_DCMI_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_DCMIEN)!=0U)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_PKAEN)!=0U)#endif#ifdefined(AES)#define__HAL_RCC_AES_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_AESEN)!=0U)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_HASHEN)!=0U)#endif#define__HAL_RCC_RNG_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_RNGEN)!=0U)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OSPIMEN)!=0U)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC1EN)!=0U)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_IS_CLK_ENABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC2EN)!=0U)#endif#define__HAL_RCC_GPIOA_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOAEN)==0U)#define__HAL_RCC_GPIOB_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOBEN)==0U)#define__HAL_RCC_GPIOC_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOCEN)==0U)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIODEN)==0U)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOEEN)==0U)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOFEN)==0U)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOGEN)==0U)#endif#define__HAL_RCC_GPIOH_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOHEN)==0U)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOIEN)==0U)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OTGFSEN)==0U)#endif#define__HAL_RCC_ADC_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_ADCEN)==0U)#ifdefined(DCMI)#define__HAL_RCC_DCMI_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_DCMIEN)==0U)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_PKAEN)==0U)#endif#ifdefined(AES)#define__HAL_RCC_AES_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_AESEN)==0U)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_HASHEN)==0U)#endif#define__HAL_RCC_RNG_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_RNGEN)==0U)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_OSPIMEN)==0U)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC1EN)==0U)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_IS_CLK_DISABLED()(READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_SDMMC2EN)==0U)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_IS_CLK_ENABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_FMCEN)!=0U)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_IS_CLK_ENABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_QSPIEN)!=0U)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_IS_CLK_ENABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI1EN)!=0U)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_IS_CLK_ENABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI2EN)!=0U)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_IS_CLK_DISABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_FMCEN)==0U)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_IS_CLK_DISABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_QSPIEN)==0U)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_IS_CLK_DISABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI1EN)==0U)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_IS_CLK_DISABLED()(READ_BIT(RCC->AHB3ENR,RCC_AHB3ENR_OSPI2EN)==0U)#endif#define__HAL_RCC_TIM2_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM2EN)!=0U)#ifdefined(TIM3)#define__HAL_RCC_TIM3_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM3EN)!=0U)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM4EN)!=0U)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM5EN)!=0U)#endif#define__HAL_RCC_TIM6_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM6EN)!=0U)#ifdefined(TIM7)#define__HAL_RCC_TIM7_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM7EN)!=0U)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LCDEN)!=0U)#endif#ifdefined(RCC_APB1ENR1_RTCAPBEN)#define__HAL_RCC_RTCAPB_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_RTCAPBEN)!=0U)#endif#define__HAL_RCC_WWDG_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_WWDGEN)!=0U)#ifdefined(SPI2)#define__HAL_RCC_SPI2_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI2EN)!=0U)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI3EN)!=0U)#endif#define__HAL_RCC_USART2_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART2EN)!=0U)#ifdefined(USART3)#define__HAL_RCC_USART3_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART3EN)!=0U)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART4EN)!=0U)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART5EN)!=0U)#endif#define__HAL_RCC_I2C1_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C1EN)!=0U)#ifdefined(I2C2)#define__HAL_RCC_I2C2_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C2EN)!=0U)#endif#define__HAL_RCC_I2C3_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C3EN)!=0U)#ifdefined(I2C4)#define__HAL_RCC_I2C4_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_I2C4EN)!=0U)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CRSEN)!=0U)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN1EN)!=0U)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN2EN)!=0U)#endif#ifdefined(USB)#define__HAL_RCC_USB_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USBFSEN)!=0U)#endif#define__HAL_RCC_PWR_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_PWREN)!=0U)#ifdefined(DAC1)#define__HAL_RCC_DAC1_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_DAC1EN)!=0U)#endif#define__HAL_RCC_OPAMP_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_OPAMPEN)!=0U)#define__HAL_RCC_LPTIM1_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LPTIM1EN)!=0U)#define__HAL_RCC_LPUART1_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPUART1EN)!=0U)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_SWPMI1EN)!=0U)#endif#define__HAL_RCC_LPTIM2_IS_CLK_ENABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPTIM2EN)!=0U)#define__HAL_RCC_TIM2_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM2EN)==0U)#ifdefined(TIM3)#define__HAL_RCC_TIM3_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM3EN)==0U)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM4EN)==0U)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM5EN)==0U)#endif#define__HAL_RCC_TIM6_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM6EN)==0U)#ifdefined(TIM7)#define__HAL_RCC_TIM7_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_TIM7EN)==0U)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LCDEN)==0U)#endif#ifdefined(RCC_APB1ENR1_RTCAPBEN)#define__HAL_RCC_RTCAPB_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_RTCAPBEN)==0U)#endif#define__HAL_RCC_WWDG_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_WWDGEN)==0U)#ifdefined(SPI2)#define__HAL_RCC_SPI2_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI2EN)==0U)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_SPI3EN)==0U)#endif#define__HAL_RCC_USART2_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART2EN)==0U)#ifdefined(USART3)#define__HAL_RCC_USART3_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART3EN)==0U)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART4EN)==0U)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART5EN)==0U)#endif#define__HAL_RCC_I2C1_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C1EN)==0U)#ifdefined(I2C2)#define__HAL_RCC_I2C2_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C2EN)==0U)#endif#define__HAL_RCC_I2C3_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C3EN)==0U)#ifdefined(I2C4)#define__HAL_RCC_I2C4_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_I2C4EN)==0U)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CRSEN)==0U)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN1EN)==0U)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN2EN)==0U)#endif#ifdefined(USB)#define__HAL_RCC_USB_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USBFSEN)==0U)#endif#define__HAL_RCC_PWR_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_PWREN)==0U)#ifdefined(DAC1)#define__HAL_RCC_DAC1_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_DAC1EN)==0U)#endif#define__HAL_RCC_OPAMP_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_OPAMPEN)==0U)#define__HAL_RCC_LPTIM1_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR1,RCC_APB1ENR1_LPTIM1EN)==0U)#define__HAL_RCC_LPUART1_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPUART1EN)==0U)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_SWPMI1EN)==0U)#endif#define__HAL_RCC_LPTIM2_IS_CLK_DISABLED()(READ_BIT(RCC->APB1ENR2,RCC_APB1ENR2_LPTIM2EN)==0U)#define__HAL_RCC_SYSCFG_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SYSCFGEN)!=0U)#define__HAL_RCC_FIREWALL_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_FWEN)!=0U)#ifdefined(SDMMC1)&&defined(RCC_APB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SDMMC1EN)!=0U)#endif#define__HAL_RCC_TIM1_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM1EN)!=0U)#define__HAL_RCC_SPI1_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SPI1EN)!=0U)#ifdefined(TIM8)#define__HAL_RCC_TIM8_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM8EN)!=0U)#endif#define__HAL_RCC_USART1_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_USART1EN)!=0U)#define__HAL_RCC_TIM15_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM15EN)!=0U)#define__HAL_RCC_TIM16_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM16EN)!=0U)#ifdefined(TIM17)#define__HAL_RCC_TIM17_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM17EN)!=0U)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI1EN)!=0U)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI2EN)!=0U)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_DFSDM1EN)!=0U)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_LTDCEN)!=0U)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_IS_CLK_ENABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_DSIEN)!=0U)#endif#define__HAL_RCC_SYSCFG_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SYSCFGEN)==0U)#ifdefined(SDMMC1)&&defined(RCC_APB2ENR_SDMMC1EN)#define__HAL_RCC_SDMMC1_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SDMMC1EN)==0U)#endif#define__HAL_RCC_TIM1_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM1EN)==0U)#define__HAL_RCC_SPI1_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SPI1EN)==0U)#ifdefined(TIM8)#define__HAL_RCC_TIM8_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM8EN)==0U)#endif#define__HAL_RCC_USART1_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_USART1EN)==0U)#define__HAL_RCC_TIM15_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM15EN)==0U)#define__HAL_RCC_TIM16_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM16EN)==0U)#ifdefined(TIM17)#define__HAL_RCC_TIM17_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_TIM17EN)==0U)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI1EN)==0U)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_SAI2EN)==0U)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_DFSDM1EN)==0U)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_LTDCEN)==0U)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_IS_CLK_DISABLED()(READ_BIT(RCC->APB2ENR,RCC_APB2ENR_DSIEN)==0U)#endif#define__HAL_RCC_AHB1_FORCE_RESET()WRITE_REG(RCC->AHB1RSTR,0xFFFFFFFFUL)#define__HAL_RCC_DMA1_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMA1RST)#define__HAL_RCC_DMA2_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMA2RST)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMAMUX1RST)#endif#define__HAL_RCC_FLASH_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_FLASHRST)#define__HAL_RCC_CRC_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_CRCRST)#define__HAL_RCC_TSC_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_TSCRST)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMA2DRST)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_FORCE_RESET()SET_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_GFXMMURST)#endif#define__HAL_RCC_AHB1_RELEASE_RESET()WRITE_REG(RCC->AHB1RSTR,0x00000000UL)#define__HAL_RCC_DMA1_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMA1RST)#define__HAL_RCC_DMA2_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMA2RST)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMAMUX1RST)#endif#define__HAL_RCC_FLASH_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_FLASHRST)#define__HAL_RCC_CRC_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_CRCRST)#define__HAL_RCC_TSC_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_TSCRST)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_DMA2DRST)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_RELEASE_RESET()CLEAR_BIT(RCC->AHB1RSTR,RCC_AHB1RSTR_GFXMMURST)#endif#define__HAL_RCC_AHB2_FORCE_RESET()WRITE_REG(RCC->AHB2RSTR,0xFFFFFFFFUL)#define__HAL_RCC_GPIOA_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOARST)#define__HAL_RCC_GPIOB_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOBRST)#define__HAL_RCC_GPIOC_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOCRST)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIODRST)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOERST)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOFRST)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOGRST)#endif#define__HAL_RCC_GPIOH_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOHRST)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOIRST)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_OTGFSRST)#endif#define__HAL_RCC_ADC_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_ADCRST)#ifdefined(DCMI)#define__HAL_RCC_DCMI_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_DCMIRST)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_PKARST)#endif#ifdefined(AES)#define__HAL_RCC_AES_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_AESRST)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_HASHRST)#endif#define__HAL_RCC_RNG_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_RNGRST)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_OSPIMRST)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2RSTR_SDMMC1RST)#define__HAL_RCC_SDMMC1_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_SDMMC1RST)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_FORCE_RESET()SET_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_SDMMC2RST)#endif#define__HAL_RCC_AHB2_RELEASE_RESET()WRITE_REG(RCC->AHB2RSTR,0x00000000UL)#define__HAL_RCC_GPIOA_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOARST)#define__HAL_RCC_GPIOB_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOBRST)#define__HAL_RCC_GPIOC_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOCRST)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIODRST)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOERST)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOFRST)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOGRST)#endif#define__HAL_RCC_GPIOH_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOHRST)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_GPIOIRST)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_OTGFSRST)#endif#define__HAL_RCC_ADC_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_ADCRST)#ifdefined(DCMI)#define__HAL_RCC_DCMI_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_DCMIRST)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_PKARST)#endif#ifdefined(AES)#define__HAL_RCC_AES_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_AESRST)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_HASHRST)#endif#define__HAL_RCC_RNG_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_RNGRST)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_OSPIMRST)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2RSTR_SDMMC1RST)#define__HAL_RCC_SDMMC1_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_SDMMC1RST)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_RELEASE_RESET()CLEAR_BIT(RCC->AHB2RSTR,RCC_AHB2RSTR_SDMMC2RST)#endif#define__HAL_RCC_AHB3_FORCE_RESET()WRITE_REG(RCC->AHB3RSTR,0xFFFFFFFFUL)#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_FORCE_RESET()SET_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_FMCRST)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_FORCE_RESET()SET_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_QSPIRST)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_FORCE_RESET()SET_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_OSPI1RST)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_FORCE_RESET()SET_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_OSPI2RST)#endif#define__HAL_RCC_AHB3_RELEASE_RESET()WRITE_REG(RCC->AHB3RSTR,0x00000000UL)#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_RELEASE_RESET()CLEAR_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_FMCRST)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_RELEASE_RESET()CLEAR_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_QSPIRST)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_RELEASE_RESET()CLEAR_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_OSPI1RST)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_RELEASE_RESET()CLEAR_BIT(RCC->AHB3RSTR,RCC_AHB3RSTR_OSPI2RST)#endif#define__HAL_RCC_APB1_FORCE_RESET()do{\WRITE_REG(RCC->APB1RSTR1,0xFFFFFFFFUL);\WRITE_REG(RCC->APB1RSTR2,0xFFFFFFFFUL);\}while(0)#define__HAL_RCC_TIM2_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM2RST)#ifdefined(TIM3)#define__HAL_RCC_TIM3_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM3RST)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM4RST)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM5RST)#endif#define__HAL_RCC_TIM6_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM6RST)#ifdefined(TIM7)#define__HAL_RCC_TIM7_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM7RST)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_LCDRST)#endif#ifdefined(SPI2)#define__HAL_RCC_SPI2_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_SPI2RST)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_SPI3RST)#endif#define__HAL_RCC_USART2_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_USART2RST)#ifdefined(USART3)#define__HAL_RCC_USART3_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_USART3RST)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_UART4RST)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_UART5RST)#endif#define__HAL_RCC_I2C1_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_I2C1RST)#ifdefined(I2C2)#define__HAL_RCC_I2C2_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_I2C2RST)#endif#define__HAL_RCC_I2C3_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_I2C3RST)#ifdefined(I2C4)#define__HAL_RCC_I2C4_FORCE_RESET()SET_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_I2C4RST)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_CRSRST)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_CAN1RST)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_CAN2RST)#endif#ifdefined(USB)#define__HAL_RCC_USB_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_USBFSRST)#endif#define__HAL_RCC_PWR_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_PWRRST)#ifdefined(DAC1)#define__HAL_RCC_DAC1_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_DAC1RST)#endif#define__HAL_RCC_OPAMP_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_OPAMPRST)#define__HAL_RCC_LPTIM1_FORCE_RESET()SET_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_LPTIM1RST)#define__HAL_RCC_LPUART1_FORCE_RESET()SET_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_LPUART1RST)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_FORCE_RESET()SET_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_SWPMI1RST)#endif#define__HAL_RCC_LPTIM2_FORCE_RESET()SET_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_LPTIM2RST)#define__HAL_RCC_APB1_RELEASE_RESET()do{\WRITE_REG(RCC->APB1RSTR1,0x00000000UL);\WRITE_REG(RCC->APB1RSTR2,0x00000000UL);\}while(0)#define__HAL_RCC_TIM2_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM2RST)#ifdefined(TIM3)#define__HAL_RCC_TIM3_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM3RST)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM4RST)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM5RST)#endif#define__HAL_RCC_TIM6_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM6RST)#ifdefined(TIM7)#define__HAL_RCC_TIM7_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_TIM7RST)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_LCDRST)#endif#ifdefined(SPI2)#define__HAL_RCC_SPI2_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_SPI2RST)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_SPI3RST)#endif#define__HAL_RCC_USART2_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_USART2RST)#ifdefined(USART3)#define__HAL_RCC_USART3_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_USART3RST)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_UART4RST)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_UART5RST)#endif#define__HAL_RCC_I2C1_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_I2C1RST)#ifdefined(I2C2)#define__HAL_RCC_I2C2_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_I2C2RST)#endif#define__HAL_RCC_I2C3_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_I2C3RST)#ifdefined(I2C4)#define__HAL_RCC_I2C4_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_I2C4RST)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_CRSRST)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_CAN1RST)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_CAN2RST)#endif#ifdefined(USB)#define__HAL_RCC_USB_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_USBFSRST)#endif#define__HAL_RCC_PWR_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_PWRRST)#ifdefined(DAC1)#define__HAL_RCC_DAC1_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_DAC1RST)#endif#define__HAL_RCC_OPAMP_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_OPAMPRST)#define__HAL_RCC_LPTIM1_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR1,RCC_APB1RSTR1_LPTIM1RST)#define__HAL_RCC_LPUART1_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_LPUART1RST)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_SWPMI1RST)#endif#define__HAL_RCC_LPTIM2_RELEASE_RESET()CLEAR_BIT(RCC->APB1RSTR2,RCC_APB1RSTR2_LPTIM2RST)#define__HAL_RCC_APB2_FORCE_RESET()WRITE_REG(RCC->APB2RSTR,0xFFFFFFFFUL)#define__HAL_RCC_SYSCFG_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SYSCFGRST)#ifdefined(SDMMC1)&&defined(RCC_APB2RSTR_SDMMC1RST)#define__HAL_RCC_SDMMC1_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SDMMC1RST)#endif#define__HAL_RCC_TIM1_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM1RST)#define__HAL_RCC_SPI1_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SPI1RST)#ifdefined(TIM8)#define__HAL_RCC_TIM8_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM8RST)#endif#define__HAL_RCC_USART1_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_USART1RST)#define__HAL_RCC_TIM15_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM15RST)#define__HAL_RCC_TIM16_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM16RST)#ifdefined(TIM17)#define__HAL_RCC_TIM17_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM17RST)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SAI1RST)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SAI2RST)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_DFSDM1RST)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_LTDCRST)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_FORCE_RESET()SET_BIT(RCC->APB2RSTR,RCC_APB2RSTR_DSIRST)#endif#define__HAL_RCC_APB2_RELEASE_RESET()WRITE_REG(RCC->APB2RSTR,0x00000000UL)#define__HAL_RCC_SYSCFG_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SYSCFGRST)#ifdefined(SDMMC1)&&defined(RCC_APB2RSTR_SDMMC1RST)#define__HAL_RCC_SDMMC1_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SDMMC1RST)#endif#define__HAL_RCC_TIM1_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM1RST)#define__HAL_RCC_SPI1_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SPI1RST)#ifdefined(TIM8)#define__HAL_RCC_TIM8_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM8RST)#endif#define__HAL_RCC_USART1_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_USART1RST)#define__HAL_RCC_TIM15_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM15RST)#define__HAL_RCC_TIM16_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM16RST)#ifdefined(TIM17)#define__HAL_RCC_TIM17_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_TIM17RST)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SAI1RST)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_SAI2RST)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_DFSDM1RST)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_LTDCRST)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_RELEASE_RESET()CLEAR_BIT(RCC->APB2RSTR,RCC_APB2RSTR_DSIRST)#endif#define__HAL_RCC_DMA1_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA1SMEN)#define__HAL_RCC_DMA2_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2SMEN)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMAMUX1SMEN)#endif#define__HAL_RCC_FLASH_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_FLASHSMEN)#define__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_SRAM1SMEN)#define__HAL_RCC_CRC_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_CRCSMEN)#define__HAL_RCC_TSC_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_TSCSMEN)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2DSMEN)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_GFXMMUSMEN)#endif#define__HAL_RCC_DMA1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA1SMEN)#define__HAL_RCC_DMA2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2SMEN)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMAMUX1SMEN)#endif#define__HAL_RCC_FLASH_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_FLASHSMEN)#define__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_SRAM1SMEN)#define__HAL_RCC_CRC_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_CRCSMEN)#define__HAL_RCC_TSC_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_TSCSMEN)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2DSMEN)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_GFXMMUSMEN)#endif#define__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOASMEN)#define__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOBSMEN)#define__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOCSMEN)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIODSMEN)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOESMEN)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOFSMEN)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOGSMEN)#endif#define__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOHSMEN)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOISMEN)#endif#define__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM2SMEN)#ifdefined(SRAM3)#define__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM3SMEN)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OTGFSSMEN)#endif#define__HAL_RCC_ADC_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_ADCSMEN)#ifdefined(DCMI)#define__HAL_RCC_DCMI_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_DCMISMEN)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_PKASMEN)#endif#ifdefined(AES)#define__HAL_RCC_AES_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_AESSMEN)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_HASHSMEN)#endif#define__HAL_RCC_RNG_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_RNGSMEN)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OSPIMSMEN)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC1SMEN)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC2SMEN)#endif#define__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOASMEN)#define__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOBSMEN)#define__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOCSMEN)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIODSMEN)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOESMEN)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOFSMEN)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOGSMEN)#endif#define__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOHSMEN)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOISMEN)#endif#define__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM2SMEN)#ifdefined(SRAM3)#define__HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM3SMEN)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OTGFSSMEN)#endif#define__HAL_RCC_ADC_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_ADCSMEN)#ifdefined(DCMI)#define__HAL_RCC_DCMI_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_DCMISMEN)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_PKASMEN)#endif#ifdefined(AES)#define__HAL_RCC_AES_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_AESSMEN)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_HASHSMEN)#endif#define__HAL_RCC_RNG_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_RNGSMEN)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OSPIMSMEN)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC1SMEN)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC2SMEN)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_QSPISMEN)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI1SMEN)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI2SMEN)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_CLK_SLEEP_ENABLE()SET_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_FMCSMEN)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_QSPISMEN)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI1SMEN)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI2SMEN)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_FMCSMEN)#endif#define__HAL_RCC_TIM2_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM2SMEN)#ifdefined(TIM3)#define__HAL_RCC_TIM3_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM3SMEN)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM4SMEN)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM5SMEN)#endif#define__HAL_RCC_TIM6_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM6SMEN)#ifdefined(TIM7)#define__HAL_RCC_TIM7_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM7SMEN)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LCDSMEN)#endif#ifdefined(RCC_APB1SMENR1_RTCAPBSMEN)#define__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_RTCAPBSMEN)#endif#define__HAL_RCC_WWDG_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_WWDGSMEN)#ifdefined(SPI2)#define__HAL_RCC_SPI2_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI2SMEN)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI3SMEN)#endif#define__HAL_RCC_USART2_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART2SMEN)#ifdefined(USART3)#define__HAL_RCC_USART3_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART3SMEN)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART4SMEN)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART5SMEN)#endif#define__HAL_RCC_I2C1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C1SMEN)#ifdefined(I2C2)#define__HAL_RCC_I2C2_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C2SMEN)#endif#define__HAL_RCC_I2C3_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C3SMEN)#ifdefined(I2C4)#define__HAL_RCC_I2C4_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_I2C4SMEN)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CRSSMEN)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN1SMEN)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN2SMEN)#endif#ifdefined(USB)#define__HAL_RCC_USB_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USBFSSMEN)#endif#define__HAL_RCC_PWR_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_PWRSMEN)#ifdefined(DAC1)#define__HAL_RCC_DAC1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_DAC1SMEN)#endif#define__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_OPAMPSMEN)#define__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LPTIM1SMEN)#define__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPUART1SMEN)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_SWPMI1SMEN)#endif#define__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPTIM2SMEN)#define__HAL_RCC_TIM2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM2SMEN)#ifdefined(TIM3)#define__HAL_RCC_TIM3_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM3SMEN)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM4SMEN)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM5SMEN)#endif#define__HAL_RCC_TIM6_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM6SMEN)#ifdefined(TIM7)#define__HAL_RCC_TIM7_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM7SMEN)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LCDSMEN)#endif#ifdefined(RCC_APB1SMENR1_RTCAPBSMEN)#define__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_RTCAPBSMEN)#endif#define__HAL_RCC_WWDG_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_WWDGSMEN)#ifdefined(SPI2)#define__HAL_RCC_SPI2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI2SMEN)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI3SMEN)#endif#define__HAL_RCC_USART2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART2SMEN)#ifdefined(USART3)#define__HAL_RCC_USART3_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART3SMEN)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART4SMEN)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART5SMEN)#endif#define__HAL_RCC_I2C1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C1SMEN)#ifdefined(I2C2)#define__HAL_RCC_I2C2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C2SMEN)#endif#define__HAL_RCC_I2C3_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C3SMEN)#ifdefined(I2C4)#define__HAL_RCC_I2C4_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_I2C4SMEN)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CRSSMEN)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN1SMEN)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN2SMEN)#endif#ifdefined(USB)#define__HAL_RCC_USB_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USBFSSMEN)#endif#define__HAL_RCC_PWR_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_PWRSMEN)#ifdefined(DAC1)#define__HAL_RCC_DAC1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_DAC1SMEN)#endif#define__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_OPAMPSMEN)#define__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LPTIM1SMEN)#define__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPUART1SMEN)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_SWPMI1SMEN)#endif#define__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPTIM2SMEN)#define__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SYSCFGSMEN)#ifdefined(SDMMC1)&&defined(RCC_APB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SDMMC1SMEN)#endif#define__HAL_RCC_TIM1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM1SMEN)#define__HAL_RCC_SPI1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SPI1SMEN)#ifdefined(TIM8)#define__HAL_RCC_TIM8_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM8SMEN)#endif#define__HAL_RCC_USART1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_USART1SMEN)#define__HAL_RCC_TIM15_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM15SMEN)#define__HAL_RCC_TIM16_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM16SMEN)#ifdefined(TIM17)#define__HAL_RCC_TIM17_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM17SMEN)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI1SMEN)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI2SMEN)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DFSDM1SMEN)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_LTDCSMEN)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_CLK_SLEEP_ENABLE()SET_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DSISMEN)#endif#define__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SYSCFGSMEN)#ifdefined(SDMMC1)&&defined(RCC_APB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SDMMC1SMEN)#endif#define__HAL_RCC_TIM1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM1SMEN)#define__HAL_RCC_SPI1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SPI1SMEN)#ifdefined(TIM8)#define__HAL_RCC_TIM8_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM8SMEN)#endif#define__HAL_RCC_USART1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_USART1SMEN)#define__HAL_RCC_TIM15_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM15SMEN)#define__HAL_RCC_TIM16_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM16SMEN)#ifdefined(TIM17)#define__HAL_RCC_TIM17_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM17SMEN)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI1SMEN)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI2SMEN)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DFSDM1SMEN)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_LTDCSMEN)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_CLK_SLEEP_DISABLE()CLEAR_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DSISMEN)#endif#define__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA1SMEN)!=0U)#define__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2SMEN)!=0U)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMAMUX1SMEN)!=0U)#endif#define__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_FLASHSMEN)!=0U)#define__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_SRAM1SMEN)!=0U)#define__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_CRCSMEN)!=0U)#define__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_TSCSMEN)!=0U)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2DSMEN)!=0U)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_GFXMMUSMEN)!=0U)#endif#define__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA1SMEN)==0U)#define__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2SMEN)==0U)#ifdefined(DMAMUX1)#define__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMAMUX1SMEN)==0U)#endif#define__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_FLASHSMEN)==0U)#define__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_SRAM1SMEN)==0U)#define__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_CRCSMEN)==0U)#define__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_TSCSMEN)==0U)#ifdefined(DMA2D)#define__HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_DMA2DSMEN)==0U)#endif#ifdefined(GFXMMU)#define__HAL_RCC_GFXMMU_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB1SMENR,RCC_AHB1SMENR_GFXMMUSMEN)==0U)#endif#define__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOASMEN)!=0U)#define__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOBSMEN)!=0U)#define__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOCSMEN)!=0U)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIODSMEN)!=0U)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOESMEN)!=0U)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOFSMEN)!=0U)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOGSMEN)!=0U)#endif#define__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOHSMEN)!=0U)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOISMEN)!=0U)#endif#define__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM2SMEN)!=0U)#ifdefined(SRAM3)#define__HAL_RCC_SRAM3_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM3SMEN)!=0U)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OTGFSSMEN)!=0U)#endif#define__HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_ADCSMEN)!=0U)#ifdefined(DCMI)#define__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_DCMISMEN)!=0U)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_PKASMEN)!=0U)#endif#ifdefined(AES)#define__HAL_RCC_AES_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_AESSMEN)!=0U)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_HASHSMEN)!=0U)#endif#define__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_RNGSMEN)!=0U)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OSPIMSMEN)!=0U)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC1SMEN)!=0U)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC2SMEN)!=0U)#endif#define__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOASMEN)==0U)#define__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOBSMEN)==0U)#define__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOCSMEN)==0U)#ifdefined(GPIOD)#define__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIODSMEN)==0U)#endif#ifdefined(GPIOE)#define__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOESMEN)==0U)#endif#ifdefined(GPIOF)#define__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOFSMEN)==0U)#endif#ifdefined(GPIOG)#define__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOGSMEN)==0U)#endif#define__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOHSMEN)==0U)#ifdefined(GPIOI)#define__HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_GPIOISMEN)==0U)#endif#define__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM2SMEN)==0U)#ifdefined(SRAM3)#define__HAL_RCC_SRAM3_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SRAM3SMEN)==0U)#endif#ifdefined(USB_OTG_FS)#define__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OTGFSSMEN)==0U)#endif#define__HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_ADCSMEN)==0U)#ifdefined(DCMI)#define__HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_DCMISMEN)==0U)#endif#ifdefined(PKA)#define__HAL_RCC_PKA_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_PKASMEN)==0U)#endif#ifdefined(AES)#define__HAL_RCC_AES_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_AESSMEN)==0U)#endif#ifdefined(HASH)#define__HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_HASHSMEN)==0U)#endif#define__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_RNGSMEN)==0U)#ifdefined(OCTOSPIM)#define__HAL_RCC_OSPIM_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_OSPIMSMEN)==0U)#endif#ifdefined(SDMMC1)&&defined(RCC_AHB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC1SMEN)==0U)#endif#ifdefined(SDMMC2)#define__HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB2SMENR,RCC_AHB2SMENR_SDMMC2SMEN)==0U)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_QSPISMEN)!=0U)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI1SMEN)!=0U)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI2SMEN)!=0U)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_FMCSMEN)!=0U)#endif#ifdefined(QUADSPI)#define__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_QSPISMEN)==0U)#endif#ifdefined(OCTOSPI1)#define__HAL_RCC_OSPI1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI1SMEN)==0U)#endif#ifdefined(OCTOSPI2)#define__HAL_RCC_OSPI2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_OSPI2SMEN)==0U)#endif#ifdefined(FMC_BANK1)#define__HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->AHB3SMENR,RCC_AHB3SMENR_FMCSMEN)==0U)#endif#define__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM2SMEN)!=0U)#ifdefined(TIM3)#define__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM3SMEN)!=0U)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM4SMEN)!=0U)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM5SMEN)!=0U)#endif#define__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM6SMEN)!=0U)#ifdefined(TIM7)#define__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM7SMEN)!=0U)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LCDSMEN)!=0U)#endif#ifdefined(RCC_APB1SMENR1_RTCAPBSMEN)#define__HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_RTCAPBSMEN)!=0U)#endif#define__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_WWDGSMEN)!=0U)#ifdefined(SPI2)#define__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI2SMEN)!=0U)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI3SMEN)!=0U)#endif#define__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART2SMEN)!=0U)#ifdefined(USART3)#define__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART3SMEN)!=0U)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART4SMEN)!=0U)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART5SMEN)!=0U)#endif#define__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C1SMEN)!=0U)#ifdefined(I2C2)#define__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C2SMEN)!=0U)#endif#define__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C3SMEN)!=0U)#ifdefined(I2C4)#define__HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_I2C4SMEN)!=0U)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CRSSMEN)!=0U)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN1SMEN)!=0U)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN2SMEN)!=0U)#endif#ifdefined(USB)#define__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USBFSSMEN)!=0U)#endif#define__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_PWRSMEN)!=0U)#ifdefined(DAC1)#define__HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_DAC1SMEN)!=0U)#endif#define__HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_OPAMPSMEN)!=0U)#define__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LPTIM1SMEN)!=0U)#define__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPUART1SMEN)!=0U)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_SWPMI1SMEN)!=0U)#endif#define__HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPTIM2SMEN)!=0U)#define__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM2SMEN)==0U)#ifdefined(TIM3)#define__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM3SMEN)==0U)#endif#ifdefined(TIM4)#define__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM4SMEN)==0U)#endif#ifdefined(TIM5)#define__HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM5SMEN)==0U)#endif#define__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM6SMEN)==0U)#ifdefined(TIM7)#define__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_TIM7SMEN)==0U)#endif#ifdefined(LCD)#define__HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LCDSMEN)==0U)#endif#ifdefined(RCC_APB1SMENR1_RTCAPBSMEN)#define__HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_RTCAPBSMEN)==0U)#endif#define__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_WWDGSMEN)==0U)#ifdefined(SPI2)#define__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI2SMEN)==0U)#endif#ifdefined(SPI3)#define__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_SPI3SMEN)==0U)#endif#define__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART2SMEN)==0U)#ifdefined(USART3)#define__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USART3SMEN)==0U)#endif#ifdefined(UART4)#define__HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART4SMEN)==0U)#endif#ifdefined(UART5)#define__HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_UART5SMEN)==0U)#endif#define__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C1SMEN)==0U)#ifdefined(I2C2)#define__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C2SMEN)==0U)#endif#define__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_I2C3SMEN)==0U)#ifdefined(I2C4)#define__HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_I2C4SMEN)==0U)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CRSSMEN)==0U)#endif#ifdefined(CAN1)#define__HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN1SMEN)==0U)#endif#ifdefined(CAN2)#define__HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_CAN2SMEN)==0U)#endif#ifdefined(USB)#define__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_USBFSSMEN)==0U)#endif#define__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_PWRSMEN)==0U)#ifdefined(DAC1)#define__HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_DAC1SMEN)==0U)#endif#define__HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_OPAMPSMEN)==0U)#define__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR1,RCC_APB1SMENR1_LPTIM1SMEN)==0U)#define__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPUART1SMEN)==0U)#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_SWPMI1SMEN)==0U)#endif#define__HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB1SMENR2,RCC_APB1SMENR2_LPTIM2SMEN)==0U)#define__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SYSCFGSMEN)!=0U)#ifdefined(SDMMC1)&&defined(RCC_APB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SDMMC1SMEN)!=0U)#endif#define__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM1SMEN)!=0U)#define__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SPI1SMEN)!=0U)#ifdefined(TIM8)#define__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM8SMEN)!=0U)#endif#define__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_USART1SMEN)!=0U)#define__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM15SMEN)!=0U)#define__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM16SMEN)!=0U)#ifdefined(TIM17)#define__HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM17SMEN)!=0U)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI1SMEN)!=0U)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI2SMEN)!=0U)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DFSDM1SMEN)!=0U)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_LTDCSMEN)!=0U)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DSISMEN)!=0U)#endif#define__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SYSCFGSMEN)==0U)#ifdefined(SDMMC1)&&defined(RCC_APB2SMENR_SDMMC1SMEN)#define__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SDMMC1SMEN)==0U)#endif#define__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM1SMEN)==0U)#define__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SPI1SMEN)==0U)#ifdefined(TIM8)#define__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM8SMEN)==0U)#endif#define__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_USART1SMEN)==0U)#define__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM15SMEN)==0U)#define__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM16SMEN)==0U)#ifdefined(TIM17)#define__HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_TIM17SMEN)==0U)#endif#ifdefined(SAI1)#define__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI1SMEN)==0U)#endif#ifdefined(SAI2)#define__HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_SAI2SMEN)==0U)#endif#ifdefined(DFSDM1_Filter0)#define__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DFSDM1SMEN)==0U)#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_LTDCSMEN)==0U)#endif#ifdefined(DSI)#define__HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED()(READ_BIT(RCC->APB2SMENR,RCC_APB2SMENR_DSISMEN)==0U)#endif#define__HAL_RCC_BACKUPRESET_FORCE()SET_BIT(RCC->BDCR,RCC_BDCR_BDRST)#define__HAL_RCC_BACKUPRESET_RELEASE()CLEAR_BIT(RCC->BDCR,RCC_BDCR_BDRST)#define__HAL_RCC_RTC_ENABLE()SET_BIT(RCC->BDCR,RCC_BDCR_RTCEN)#define__HAL_RCC_RTC_DISABLE()CLEAR_BIT(RCC->BDCR,RCC_BDCR_RTCEN)#define__HAL_RCC_HSI_ENABLE()SET_BIT(RCC->CR,RCC_CR_HSION)#define__HAL_RCC_HSI_DISABLE()CLEAR_BIT(RCC->CR,RCC_CR_HSION)#define__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__)\MODIFY_REG(RCC->ICSCR,RCC_ICSCR_HSITRIM,(__HSICALIBRATIONVALUE__)<<RCC_ICSCR_HSITRIM_Pos)#define__HAL_RCC_HSIAUTOMATIC_START_ENABLE()SET_BIT(RCC->CR,RCC_CR_HSIASFS)#define__HAL_RCC_HSIAUTOMATIC_START_DISABLE()CLEAR_BIT(RCC->CR,RCC_CR_HSIASFS)#define__HAL_RCC_HSISTOP_ENABLE()SET_BIT(RCC->CR,RCC_CR_HSIKERON)#define__HAL_RCC_HSISTOP_DISABLE()CLEAR_BIT(RCC->CR,RCC_CR_HSIKERON)#define__HAL_RCC_MSI_ENABLE()SET_BIT(RCC->CR,RCC_CR_MSION)#define__HAL_RCC_MSI_DISABLE()CLEAR_BIT(RCC->CR,RCC_CR_MSION)#define__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(__MSICALIBRATIONVALUE__)\MODIFY_REG(RCC->ICSCR,RCC_ICSCR_MSITRIM,(__MSICALIBRATIONVALUE__)<<RCC_ICSCR_MSITRIM_Pos)#define__HAL_RCC_MSI_RANGE_CONFIG(__MSIRANGEVALUE__)\do{\SET_BIT(RCC->CR,RCC_CR_MSIRGSEL);\MODIFY_REG(RCC->CR,RCC_CR_MSIRANGE,(__MSIRANGEVALUE__));\}while(0)#define__HAL_RCC_MSI_STANDBY_RANGE_CONFIG(__MSIRANGEVALUE__)\MODIFY_REG(RCC->CSR,RCC_CSR_MSISRANGE,(__MSIRANGEVALUE__)<<4U)#define__HAL_RCC_GET_MSI_RANGE()\((READ_BIT(RCC->CR,RCC_CR_MSIRGSEL)!=0U)?\READ_BIT(RCC->CR,RCC_CR_MSIRANGE):\(READ_BIT(RCC->CSR,RCC_CSR_MSISRANGE)>>4U))#define__HAL_RCC_LSI_ENABLE()SET_BIT(RCC->CSR,RCC_CSR_LSION)#define__HAL_RCC_LSI_DISABLE()CLEAR_BIT(RCC->CSR,RCC_CSR_LSION)#define__HAL_RCC_HSE_CONFIG(__STATE__)\do{\if((__STATE__)==RCC_HSE_ON)\{\SET_BIT(RCC->CR,RCC_CR_HSEON);\}\elseif((__STATE__)==RCC_HSE_BYPASS)\{\SET_BIT(RCC->CR,RCC_CR_HSEBYP);\SET_BIT(RCC->CR,RCC_CR_HSEON);\}\else\{\CLEAR_BIT(RCC->CR,RCC_CR_HSEON);\CLEAR_BIT(RCC->CR,RCC_CR_HSEBYP);\}\}while(0)#define__HAL_RCC_LSE_CONFIG(__STATE__)\do{\if((__STATE__)==RCC_LSE_ON)\{\SET_BIT(RCC->BDCR,RCC_BDCR_LSEON);\}\elseif((__STATE__)==RCC_LSE_BYPASS)\{\SET_BIT(RCC->BDCR,RCC_BDCR_LSEBYP);\SET_BIT(RCC->BDCR,RCC_BDCR_LSEON);\}\else\{\CLEAR_BIT(RCC->BDCR,RCC_BDCR_LSEON);\CLEAR_BIT(RCC->BDCR,RCC_BDCR_LSEBYP);\}\}while(0)#ifdefined(RCC_HSI48_SUPPORT)#define__HAL_RCC_HSI48_ENABLE()SET_BIT(RCC->CRRCR,RCC_CRRCR_HSI48ON)#define__HAL_RCC_HSI48_DISABLE()CLEAR_BIT(RCC->CRRCR,RCC_CRRCR_HSI48ON)#endif#define__HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__)\MODIFY_REG(RCC->BDCR,RCC_BDCR_RTCSEL,(__RTC_CLKSOURCE__))#define__HAL_RCC_GET_RTC_SOURCE()(READ_BIT(RCC->BDCR,RCC_BDCR_RTCSEL))#define__HAL_RCC_PLL_ENABLE()SET_BIT(RCC->CR,RCC_CR_PLLON)#define__HAL_RCC_PLL_DISABLE()CLEAR_BIT(RCC->CR,RCC_CR_PLLON)#define__HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__)\MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,(__PLLSOURCE__))#define__HAL_RCC_PLL_PLLM_CONFIG(__PLLM__)\MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLM,((__PLLM__)-1)<<4U)#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)#define__HAL_RCC_PLL_CONFIG(__PLLSOURCE__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__)\MODIFY_REG(RCC->PLLCFGR,\(RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM|RCC_PLLCFGR_PLLN|\RCC_PLLCFGR_PLLQ|RCC_PLLCFGR_PLLR|RCC_PLLCFGR_PLLP|RCC_PLLCFGR_PLLPDIV),\((__PLLSOURCE__)|\(((__PLLM__)-1U)<<RCC_PLLCFGR_PLLM_Pos)|\((__PLLN__)<<RCC_PLLCFGR_PLLN_Pos)|\((((__PLLQ__)>>1U)-1U)<<RCC_PLLCFGR_PLLQ_Pos)|\((((__PLLR__)>>1U)-1U)<<RCC_PLLCFGR_PLLR_Pos)|\((uint32_t)(__PLLP__)<<RCC_PLLCFGR_PLLPDIV_Pos)))#elifdefined(RCC_PLLP_SUPPORT)#define__HAL_RCC_PLL_CONFIG(__PLLSOURCE__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__)\MODIFY_REG(RCC->PLLCFGR,\(RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM|RCC_PLLCFGR_PLLN|\RCC_PLLCFGR_PLLQ|RCC_PLLCFGR_PLLR|RCC_PLLCFGR_PLLP),\((__PLLSOURCE__)|\(((__PLLM__)-1U)<<RCC_PLLCFGR_PLLM_Pos)|\((__PLLN__)<<RCC_PLLCFGR_PLLN_Pos)|\((((__PLLQ__)>>1U)-1U)<<RCC_PLLCFGR_PLLQ_Pos)|\((((__PLLR__)>>1U)-1U)<<RCC_PLLCFGR_PLLR_Pos)|\(((__PLLP__)>>4U)<<RCC_PLLCFGR_PLLP_Pos)))#else#define__HAL_RCC_PLL_CONFIG(__PLLSOURCE__,__PLLM__,__PLLN__,__PLLQ__,__PLLR__)\MODIFY_REG(RCC->PLLCFGR,\(RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM|RCC_PLLCFGR_PLLN|\RCC_PLLCFGR_PLLQ|RCC_PLLCFGR_PLLR),\((__PLLSOURCE__)|\(((__PLLM__)-1U)<<RCC_PLLCFGR_PLLM_Pos)|\((__PLLN__)<<RCC_PLLCFGR_PLLN_Pos)|\((((__PLLQ__)>>1U)-1U)<<RCC_PLLCFGR_PLLQ_Pos)|\((((__PLLR__)>>1U)-1U)<<RCC_PLLCFGR_PLLR_Pos)))#endif#define__HAL_RCC_GET_PLL_OSCSOURCE()(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC))#define__HAL_RCC_PLLCLKOUT_ENABLE(__PLLCLOCKOUT__)SET_BIT(RCC->PLLCFGR,(__PLLCLOCKOUT__))#define__HAL_RCC_PLLCLKOUT_DISABLE(__PLLCLOCKOUT__)CLEAR_BIT(RCC->PLLCFGR,(__PLLCLOCKOUT__))#define__HAL_RCC_GET_PLLCLKOUT_CONFIG(__PLLCLOCKOUT__)READ_BIT(RCC->PLLCFGR,(__PLLCLOCKOUT__))#define__HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__)\MODIFY_REG(RCC->CFGR,RCC_CFGR_SW,(__SYSCLKSOURCE__))#define__HAL_RCC_GET_SYSCLK_SOURCE()(READ_BIT(RCC->CFGR,RCC_CFGR_SWS))#define__HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__)\MODIFY_REG(RCC->BDCR,RCC_BDCR_LSEDRV,(__LSEDRIVE__))#define__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__STOPWUCLK__)\MODIFY_REG(RCC->CFGR,RCC_CFGR_STOPWUCK,(__STOPWUCLK__))#define__HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__)\MODIFY_REG(RCC->CFGR,(RCC_CFGR_MCOSEL|RCC_CFGR_MCOPRE),((__MCOCLKSOURCE__)|(__MCODIV__)))#define__HAL_RCC_ENABLE_IT(__INTERRUPT__)SET_BIT(RCC->CIER,(__INTERRUPT__))#define__HAL_RCC_DISABLE_IT(__INTERRUPT__)CLEAR_BIT(RCC->CIER,(__INTERRUPT__))#define__HAL_RCC_CLEAR_IT(__INTERRUPT__)WRITE_REG(RCC->CICR,(__INTERRUPT__))#define__HAL_RCC_GET_IT(__INTERRUPT__)(READ_BIT(RCC->CIFR,(__INTERRUPT__))==(__INTERRUPT__))#define__HAL_RCC_CLEAR_RESET_FLAGS()SET_BIT(RCC->CSR,RCC_CSR_RMVF)#ifdefined(RCC_HSI48_SUPPORT)#define__HAL_RCC_GET_FLAG(__FLAG__)(((((((__FLAG__)>>5U)==1U)?RCC->CR:\((((__FLAG__)>>5U)==4U)?RCC->CRRCR:\((((__FLAG__)>>5U)==2U)?RCC->BDCR:\((((__FLAG__)>>5U)==3U)?RCC->CSR:RCC->CIFR))))&\(1U<<((__FLAG__)&RCC_FLAG_MASK)))!=0U)?1U:0U)#else#define__HAL_RCC_GET_FLAG(__FLAG__)(((((((__FLAG__)>>5U)==1U)?RCC->CR:\((((__FLAG__)>>5U)==2U)?RCC->BDCR:\((((__FLAG__)>>5U)==3U)?RCC->CSR:RCC->CIFR)))&\(1U<<((__FLAG__)&RCC_FLAG_MASK)))!=0U)?1U:0U)#endif#defineCR_REG_INDEX1U#defineBDCR_REG_INDEX2U#defineCSR_REG_INDEX3U#ifdefined(RCC_HSI48_SUPPORT)#defineCRRCR_REG_INDEX4U#endif#defineRCC_FLAG_MASK0x1FU#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_OSCILLATORTYPE_ALL(RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI|RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE)#else#defineRCC_OSCILLATORTYPE_ALL(RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI|RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE)#endif#defineRCC_RESET_FLAG_OBLRCC_CSR_OBLRSTF#defineRCC_RESET_FLAG_PINRCC_CSR_PINRSTF#defineRCC_RESET_FLAG_PWRRCC_CSR_BORRSTF#defineRCC_RESET_FLAG_SWRCC_CSR_SFTRSTF#defineRCC_RESET_FLAG_IWDGRCC_CSR_IWDGRSTF#defineRCC_RESET_FLAG_WWDGRCC_CSR_WWDGRSTF#defineRCC_RESET_FLAG_LPWRRCC_CSR_LPWRRSTF#defineRCC_RESET_FLAG_ALL(RCC_RESET_FLAG_OBL|RCC_RESET_FLAG_PIN|RCC_RESET_FLAG_PWR|\RCC_RESET_FLAG_SW|RCC_RESET_FLAG_IWDG|RCC_RESET_FLAG_WWDG|\RCC_RESET_FLAG_LPWR)#defineIS_RCC_OSCILLATORTYPE(__OSCILLATOR__)(((__OSCILLATOR__)==RCC_OSCILLATORTYPE_NONE)||\(((__OSCILLATOR__)&~RCC_OSCILLATORTYPE_ALL)==0x00U))#defineIS_RCC_HSE(__HSE__)(((__HSE__)==RCC_HSE_OFF)||((__HSE__)==RCC_HSE_ON)||\((__HSE__)==RCC_HSE_BYPASS))#ifdefined(RCC_BDCR_LSESYSDIS)#defineIS_RCC_LSE(__LSE__)(((__LSE__)==RCC_LSE_OFF)||((__LSE__)==RCC_LSE_ON)||((__LSE__)==RCC_LSE_BYPASS_RTC_ONLY)||\((__LSE__)==RCC_LSE_ON_RTC_ONLY)||((__LSE__)==RCC_LSE_BYPASS))#else#defineIS_RCC_LSE(__LSE__)(((__LSE__)==RCC_LSE_OFF)||((__LSE__)==RCC_LSE_ON)||\((__LSE__)==RCC_LSE_BYPASS))#endif#defineIS_RCC_HSI(__HSI__)(((__HSI__)==RCC_HSI_OFF)||((__HSI__)==RCC_HSI_ON))#defineIS_RCC_HSI_CALIBRATION_VALUE(__VALUE__)((__VALUE__)<=(RCC_ICSCR_HSITRIM>>RCC_ICSCR_HSITRIM_Pos))#defineIS_RCC_LSI(__LSI__)(((__LSI__)==RCC_LSI_OFF)||((__LSI__)==RCC_LSI_ON))#ifdefined(RCC_CSR_LSIPREDIV)#defineIS_RCC_LSIDIV(__LSIDIV__)(((__LSIDIV__)==RCC_LSI_DIV1)||((__LSIDIV__)==RCC_LSI_DIV128))#endif#defineIS_RCC_MSI(__MSI__)(((__MSI__)==RCC_MSI_OFF)||((__MSI__)==RCC_MSI_ON))#defineIS_RCC_MSICALIBRATION_VALUE(__VALUE__)((__VALUE__)<=255U)#ifdefined(RCC_HSI48_SUPPORT)#defineIS_RCC_HSI48(__HSI48__)(((__HSI48__)==RCC_HSI48_OFF)||((__HSI48__)==RCC_HSI48_ON))#endif#defineIS_RCC_PLL(__PLL__)(((__PLL__)==RCC_PLL_NONE)||((__PLL__)==RCC_PLL_OFF)||\((__PLL__)==RCC_PLL_ON))#defineIS_RCC_PLLSOURCE(__SOURCE__)(((__SOURCE__)==RCC_PLLSOURCE_NONE)||\((__SOURCE__)==RCC_PLLSOURCE_MSI)||\((__SOURCE__)==RCC_PLLSOURCE_HSI)||\((__SOURCE__)==RCC_PLLSOURCE_HSE))#ifdefined(RCC_PLLM_DIV_1_16_SUPPORT)#defineIS_RCC_PLLM_VALUE(__VALUE__)((1U<=(__VALUE__))&&((__VALUE__)<=16U))#else#defineIS_RCC_PLLM_VALUE(__VALUE__)((1U<=(__VALUE__))&&((__VALUE__)<=8U))#endif#defineIS_RCC_PLLN_VALUE(__VALUE__)((8U<=(__VALUE__))&&((__VALUE__)<=86U))#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)#defineIS_RCC_PLLP_VALUE(__VALUE__)(((__VALUE__)>=2U)&&((__VALUE__)<=31U))#else#defineIS_RCC_PLLP_VALUE(__VALUE__)(((__VALUE__)==7U)||((__VALUE__)==17U))#endif#defineIS_RCC_PLLQ_VALUE(__VALUE__)(((__VALUE__)==2U)||((__VALUE__)==4U)||\((__VALUE__)==6U)||((__VALUE__)==8U))#defineIS_RCC_PLLR_VALUE(__VALUE__)(((__VALUE__)==2U)||((__VALUE__)==4U)||\((__VALUE__)==6U)||((__VALUE__)==8U))#ifdefined(RCC_PLLSAI1_SUPPORT)#defineIS_RCC_PLLSAI1CLOCKOUT_VALUE(__VALUE__)(((((__VALUE__)&RCC_PLLSAI1_SAI1CLK)==RCC_PLLSAI1_SAI1CLK)||\(((__VALUE__)&RCC_PLLSAI1_48M2CLK)==RCC_PLLSAI1_48M2CLK)||\(((__VALUE__)&RCC_PLLSAI1_ADC1CLK)==RCC_PLLSAI1_ADC1CLK))&&\(((__VALUE__)&~(RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK))==0U))#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#ifdefined(STM32L471xx)||defined(STM32L475xx)||defined(STM32L476xx)||defined(STM32L485xx)||defined(STM32L486xx)||defined(STM32L496xx)||defined(STM32L4A6xx)#defineIS_RCC_PLLSAI2CLOCKOUT_VALUE(__VALUE__)(((((__VALUE__)&RCC_PLLSAI2_SAI2CLK)==RCC_PLLSAI2_SAI2CLK)||\(((__VALUE__)&RCC_PLLSAI2_ADC2CLK)==RCC_PLLSAI2_ADC2CLK))&&\(((__VALUE__)&~(RCC_PLLSAI2_SAI2CLK|RCC_PLLSAI2_ADC2CLK))==0U))#elifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineIS_RCC_PLLSAI2CLOCKOUT_VALUE(__VALUE__)(((((__VALUE__)&RCC_PLLSAI2_SAI2CLK)==RCC_PLLSAI2_SAI2CLK)||\(((__VALUE__)&RCC_PLLSAI2_DSICLK)==RCC_PLLSAI2_DSICLK)||\(((__VALUE__)&RCC_PLLSAI2_LTDCCLK)==RCC_PLLSAI2_LTDCCLK))&&\(((__VALUE__)&~(RCC_PLLSAI2_SAI2CLK|RCC_PLLSAI2_DSICLK|RCC_PLLSAI2_LTDCCLK))==0U))#endif#endif#defineIS_RCC_MSI_CLOCK_RANGE(__RANGE__)(((__RANGE__)==RCC_MSIRANGE_0)||\((__RANGE__)==RCC_MSIRANGE_1)||\((__RANGE__)==RCC_MSIRANGE_2)||\((__RANGE__)==RCC_MSIRANGE_3)||\((__RANGE__)==RCC_MSIRANGE_4)||\((__RANGE__)==RCC_MSIRANGE_5)||\((__RANGE__)==RCC_MSIRANGE_6)||\((__RANGE__)==RCC_MSIRANGE_7)||\((__RANGE__)==RCC_MSIRANGE_8)||\((__RANGE__)==RCC_MSIRANGE_9)||\((__RANGE__)==RCC_MSIRANGE_10)||\((__RANGE__)==RCC_MSIRANGE_11))#defineIS_RCC_MSI_STANDBY_CLOCK_RANGE(__RANGE__)(((__RANGE__)==RCC_MSIRANGE_4)||\((__RANGE__)==RCC_MSIRANGE_5)||\((__RANGE__)==RCC_MSIRANGE_6)||\((__RANGE__)==RCC_MSIRANGE_7))#defineIS_RCC_CLOCKTYPE(__CLK__)((1U<=(__CLK__))&&((__CLK__)<=15U))#defineIS_RCC_SYSCLKSOURCE(__SOURCE__)(((__SOURCE__)==RCC_SYSCLKSOURCE_MSI)||\((__SOURCE__)==RCC_SYSCLKSOURCE_HSI)||\((__SOURCE__)==RCC_SYSCLKSOURCE_HSE)||\((__SOURCE__)==RCC_SYSCLKSOURCE_PLLCLK))#defineIS_RCC_HCLK(__HCLK__)(((__HCLK__)==RCC_SYSCLK_DIV1)||((__HCLK__)==RCC_SYSCLK_DIV2)||\((__HCLK__)==RCC_SYSCLK_DIV4)||((__HCLK__)==RCC_SYSCLK_DIV8)||\((__HCLK__)==RCC_SYSCLK_DIV16)||((__HCLK__)==RCC_SYSCLK_DIV64)||\((__HCLK__)==RCC_SYSCLK_DIV128)||((__HCLK__)==RCC_SYSCLK_DIV256)||\((__HCLK__)==RCC_SYSCLK_DIV512))#defineIS_RCC_PCLK(__PCLK__)(((__PCLK__)==RCC_HCLK_DIV1)||((__PCLK__)==RCC_HCLK_DIV2)||\((__PCLK__)==RCC_HCLK_DIV4)||((__PCLK__)==RCC_HCLK_DIV8)||\((__PCLK__)==RCC_HCLK_DIV16))#defineIS_RCC_RTCCLKSOURCE(__SOURCE__)(((__SOURCE__)==RCC_RTCCLKSOURCE_NONE)||\((__SOURCE__)==RCC_RTCCLKSOURCE_LSE)||\((__SOURCE__)==RCC_RTCCLKSOURCE_LSI)||\((__SOURCE__)==RCC_RTCCLKSOURCE_HSE_DIV32))#defineIS_RCC_MCO(__MCOX__)((__MCOX__)==RCC_MCO1)#ifdefined(RCC_HSI48_SUPPORT)#defineIS_RCC_MCO1SOURCE(__SOURCE__)(((__SOURCE__)==RCC_MCO1SOURCE_NOCLOCK)||\((__SOURCE__)==RCC_MCO1SOURCE_SYSCLK)||\((__SOURCE__)==RCC_MCO1SOURCE_MSI)||\((__SOURCE__)==RCC_MCO1SOURCE_HSI)||\((__SOURCE__)==RCC_MCO1SOURCE_HSE)||\((__SOURCE__)==RCC_MCO1SOURCE_PLLCLK)||\((__SOURCE__)==RCC_MCO1SOURCE_LSI)||\((__SOURCE__)==RCC_MCO1SOURCE_LSE)||\((__SOURCE__)==RCC_MCO1SOURCE_HSI48))#else#defineIS_RCC_MCO1SOURCE(__SOURCE__)(((__SOURCE__)==RCC_MCO1SOURCE_NOCLOCK)||\((__SOURCE__)==RCC_MCO1SOURCE_SYSCLK)||\((__SOURCE__)==RCC_MCO1SOURCE_MSI)||\((__SOURCE__)==RCC_MCO1SOURCE_HSI)||\((__SOURCE__)==RCC_MCO1SOURCE_HSE)||\((__SOURCE__)==RCC_MCO1SOURCE_PLLCLK)||\((__SOURCE__)==RCC_MCO1SOURCE_LSI)||\((__SOURCE__)==RCC_MCO1SOURCE_LSE))#endif#defineIS_RCC_MCODIV(__DIV__)(((__DIV__)==RCC_MCODIV_1)||((__DIV__)==RCC_MCODIV_2)||\((__DIV__)==RCC_MCODIV_4)||((__DIV__)==RCC_MCODIV_8)||\((__DIV__)==RCC_MCODIV_16))#defineIS_RCC_LSE_DRIVE(__DRIVE__)(((__DRIVE__)==RCC_LSEDRIVE_LOW)||\((__DRIVE__)==RCC_LSEDRIVE_MEDIUMLOW)||\((__DRIVE__)==RCC_LSEDRIVE_MEDIUMHIGH)||\((__DRIVE__)==RCC_LSEDRIVE_HIGH))#defineIS_RCC_STOP_WAKEUPCLOCK(__SOURCE__)(((__SOURCE__)==RCC_STOP_WAKEUPCLOCK_MSI)||\((__SOURCE__)==RCC_STOP_WAKEUPCLOCK_HSI))#include"stm32l4xx_hal_rcc_ex.h"HAL_StatusTypeDefHAL_RCC_DeInit(void);HAL_StatusTypeDefHAL_RCC_OscConfig(RCC_OscInitTypeDef*RCC_OscInitStruct);HAL_StatusTypeDefHAL_RCC_ClockConfig(RCC_ClkInitTypeDef*RCC_ClkInitStruct,uint32_tFLatency);voidHAL_RCC_MCOConfig(uint32_tRCC_MCOx,uint32_tRCC_MCOSource,uint32_tRCC_MCODiv);voidHAL_RCC_EnableCSS(void);uint32_tHAL_RCC_GetSysClockFreq(void);uint32_tHAL_RCC_GetHCLKFreq(void);uint32_tHAL_RCC_GetPCLK1Freq(void);uint32_tHAL_RCC_GetPCLK2Freq(void);voidHAL_RCC_GetOscConfig(RCC_OscInitTypeDef*RCC_OscInitStruct);voidHAL_RCC_GetClockConfig(RCC_ClkInitTypeDef*RCC_ClkInitStruct,uint32_t*pFLatency);voidHAL_RCC_NMI_IRQHandler(void);voidHAL_RCC_CSSCallback(void);uint32_tHAL_RCC_GetResetSource(void);#ifdef__cplusplus}#endif#endif