{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715918061524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715918061528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:54:21 2024 " "Processing started: Fri May 17 15:54:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715918061528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918061528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918061528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715918062094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715918062095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqto99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqto99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seqTo99-behavior " "Found design unit 1: seqTo99-behavior" {  } { { "seqTo99.vhd" "" { Text "H:/cs305_project/seqTo99.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066921 ""} { "Info" "ISGN_ENTITY_NAME" "1 seqTo99 " "Found entity 1: seqTo99" {  } { { "seqTo99.vhd" "" { Text "H:/cs305_project/seqTo99.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918066921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_updowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_updowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_UpDownCounter-behavior " "Found design unit 1: Binary_UpDownCounter-behavior" {  } { { "Binary_UpDownCounter.vhd" "" { Text "H:/cs305_project/Binary_UpDownCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_UpDownCounter " "Found entity 1: Binary_UpDownCounter" {  } { { "Binary_UpDownCounter.vhd" "" { Text "H:/cs305_project/Binary_UpDownCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918066938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "H:/cs305_project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066954 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "H:/cs305_project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918066954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start-behaviour " "Found design unit 1: start-behaviour" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066972 ""} { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918066972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPRITE_PRINTER-a " "Found design unit 1: SPRITE_PRINTER-a" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066988 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPRITE_PRINTER " "Found entity 1: SPRITE_PRINTER" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918066988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918066988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_project-structural " "Found design unit 1: cs305_project-structural" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067004 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_project " "Found entity 1: cs305_project" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-behaviour " "Found design unit 1: vga_sync-behaviour" {  } { { "vga_sync.vhd" "" { Text "H:/cs305_project/vga_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067021 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "H:/cs305_project/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "H:/cs305_project/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067038 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "H:/cs305_project/bouncy_ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "H:/cs305_project/mouse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067069 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "H:/cs305_project/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_pll-rtl " "Found design unit 1: cs305_pll-rtl" {  } { { "cs305_pll.vhd" "" { Text "H:/cs305_project/cs305_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067083 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll " "Found entity 1: cs305_pll" {  } { { "cs305_pll.vhd" "" { Text "H:/cs305_project/cs305_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll/cs305_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file cs305_pll/cs305_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll_0002 " "Found entity 1: cs305_pll_0002" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "H:/cs305_project/cs305_pll/cs305_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_mux-behaviour " "Found design unit 1: rgb_mux-behaviour" {  } { { "rgb_mux.vhd" "" { Text "H:/cs305_project/rgb_mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067118 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_mux " "Found entity 1: rgb_mux" {  } { { "rgb_mux.vhd" "" { Text "H:/cs305_project/rgb_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-SYN " "Found design unit 1: bird-SYN" {  } { { "bird.vhd" "" { Text "H:/cs305_project/bird.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067133 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "H:/cs305_project/bird.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-b1 " "Found design unit 1: pipes-b1" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067150 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_gen-b1 " "Found design unit 1: rand_gen-b1" {  } { { "rand_gen.vhd" "" { Text "H:/cs305_project/rand_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067169 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_gen " "Found entity 1: rand_gen" {  } { { "rand_gen.vhd" "" { Text "H:/cs305_project/rand_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endgame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endgame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endgame-behaviour " "Found design unit 1: endgame-behaviour" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067194 ""} { "Info" "ISGN_ENTITY_NAME" "1 endgame " "Found entity 1: endgame" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918067194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918067194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cs305_project " "Elaborating entity \"cs305_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715918067468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mouse_row cs305_project.vhd(11) " "VHDL Signal Declaration warning at cs305_project.vhd(11): used implicit default value for signal \"mouse_row\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715918067469 "|cs305_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mouse_column cs305_project.vhd(11) " "VHDL Signal Declaration warning at cs305_project.vhd(11): used implicit default value for signal \"mouse_column\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715918067469 "|cs305_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s19 cs305_project.vhd(79) " "VHDL Signal Declaration warning at cs305_project.vhd(79): used implicit default value for signal \"s19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715918067469 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s28 cs305_project.vhd(79) " "Verilog HDL or VHDL warning at cs305_project.vhd(79): object \"s28\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s29 cs305_project.vhd(79) " "Verilog HDL or VHDL warning at cs305_project.vhd(79): object \"s29\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s30 cs305_project.vhd(79) " "Verilog HDL or VHDL warning at cs305_project.vhd(79): object \"s30\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s31 cs305_project.vhd(79) " "Verilog HDL or VHDL warning at cs305_project.vhd(79): object \"s31\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s32 cs305_project.vhd(79) " "Verilog HDL or VHDL warning at cs305_project.vhd(79): object \"s32\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s12 cs305_project.vhd(80) " "Verilog HDL or VHDL warning at cs305_project.vhd(80): object \"s12\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s13 cs305_project.vhd(80) " "Verilog HDL or VHDL warning at cs305_project.vhd(80): object \"s13\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s24 cs305_project.vhd(82) " "VHDL Signal Declaration warning at cs305_project.vhd(82): used implicit default value for signal \"s24\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "H:/cs305_project/cs305_project.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715918067470 "|cs305_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll cs305_pll:C1 " "Elaborating entity \"cs305_pll\" for hierarchy \"cs305_pll:C1\"" {  } { { "cs305_project.vhd" "C1" { Text "H:/cs305_project/cs305_project.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll_0002 cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst " "Elaborating entity \"cs305_pll_0002\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\"" {  } { { "cs305_pll.vhd" "cs305_pll_inst" { Text "H:/cs305_project/cs305_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "altera_pll_i" { Text "H:/cs305_project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067695 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715918067730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "H:/cs305_project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918067731 ""}  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "H:/cs305_project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715918067731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:V1 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:V1\"" {  } { { "cs305_project.vhd" "V1" { Text "H:/cs305_project/cs305_project.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:B1 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:B1\"" {  } { { "cs305_project.vhd" "B1" { Text "H:/cs305_project/cs305_project.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size_x bouncy_ball.vhd(17) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(17): object \"size_x\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "H:/cs305_project/bouncy_ball.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067768 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos bouncy_ball.vhd(58) " "VHDL Process Statement warning at bouncy_ball.vhd(58): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "H:/cs305_project/bouncy_ball.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918067769 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_y bouncy_ball.vhd(58) " "VHDL Process Statement warning at bouncy_ball.vhd(58): signal \"size_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "H:/cs305_project/bouncy_ball.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918067770 "|cs305_project|bouncy_ball:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:M1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:M1\"" {  } { { "cs305_project.vhd" "M1" { Text "H:/cs305_project/cs305_project.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(22) " "Verilog HDL or VHDL warning at mouse.vhd(22): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "H:/cs305_project/mouse.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918067911 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(148) " "VHDL Process Statement warning at mouse.vhd(148): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/cs305_project/mouse.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918067911 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(152) " "VHDL Process Statement warning at mouse.vhd(152): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/cs305_project/mouse.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918067911 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/cs305_project/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918067911 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(154) " "VHDL Process Statement warning at mouse.vhd(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/cs305_project/mouse.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918067911 "|cs305_project|MOUSE:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:P1 " "Elaborating entity \"start\" for hierarchy \"start:P1\"" {  } { { "cs305_project.vhd" "P1" { Text "H:/cs305_project/cs305_project.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067914 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_address start.vhd(16) " "VHDL Signal Declaration warning at start.vhd(16): used explicit default value for signal \"title_f_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067952 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_address start.vhd(17) " "VHDL Signal Declaration warning at start.vhd(17): used explicit default value for signal \"title_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067953 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_address start.vhd(18) " "VHDL Signal Declaration warning at start.vhd(18): used explicit default value for signal \"title_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067953 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_address start.vhd(19) " "VHDL Signal Declaration warning at start.vhd(19): used explicit default value for signal \"title_p_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067954 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_address start.vhd(20) " "VHDL Signal Declaration warning at start.vhd(20): used explicit default value for signal \"title_p1_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067954 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_address start.vhd(21) " "VHDL Signal Declaration warning at start.vhd(21): used explicit default value for signal \"title_y_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067954 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_address start.vhd(22) " "VHDL Signal Declaration warning at start.vhd(22): used explicit default value for signal \"title_b_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067954 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_address start.vhd(23) " "VHDL Signal Declaration warning at start.vhd(23): used explicit default value for signal \"title_i_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067954 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_address start.vhd(24) " "VHDL Signal Declaration warning at start.vhd(24): used explicit default value for signal \"title_r_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067954 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_address start.vhd(25) " "VHDL Signal Declaration warning at start.vhd(25): used explicit default value for signal \"title_d_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067955 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_a_address start.vhd(26) " "VHDL Signal Declaration warning at start.vhd(26): used explicit default value for signal \"t_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067955 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_row start.vhd(31) " "VHDL Signal Declaration warning at start.vhd(31): used explicit default value for signal \"title_f_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067955 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_col start.vhd(32) " "VHDL Signal Declaration warning at start.vhd(32): used explicit default value for signal \"title_f_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067955 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_row start.vhd(33) " "VHDL Signal Declaration warning at start.vhd(33): used explicit default value for signal \"title_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067955 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_col start.vhd(34) " "VHDL Signal Declaration warning at start.vhd(34): used explicit default value for signal \"title_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067955 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_row start.vhd(35) " "VHDL Signal Declaration warning at start.vhd(35): used explicit default value for signal \"title_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067955 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_col start.vhd(36) " "VHDL Signal Declaration warning at start.vhd(36): used explicit default value for signal \"title_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_row start.vhd(37) " "VHDL Signal Declaration warning at start.vhd(37): used explicit default value for signal \"title_p_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_col start.vhd(38) " "VHDL Signal Declaration warning at start.vhd(38): used explicit default value for signal \"title_p_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_row start.vhd(39) " "VHDL Signal Declaration warning at start.vhd(39): used explicit default value for signal \"title_p1_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_col start.vhd(40) " "VHDL Signal Declaration warning at start.vhd(40): used explicit default value for signal \"title_p1_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_row start.vhd(41) " "VHDL Signal Declaration warning at start.vhd(41): used explicit default value for signal \"title_y_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_col start.vhd(42) " "VHDL Signal Declaration warning at start.vhd(42): used explicit default value for signal \"title_y_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_row start.vhd(43) " "VHDL Signal Declaration warning at start.vhd(43): used explicit default value for signal \"title_b_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067956 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_col start.vhd(44) " "VHDL Signal Declaration warning at start.vhd(44): used explicit default value for signal \"title_b_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_row start.vhd(45) " "VHDL Signal Declaration warning at start.vhd(45): used explicit default value for signal \"title_i_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_col start.vhd(46) " "VHDL Signal Declaration warning at start.vhd(46): used explicit default value for signal \"title_i_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_row start.vhd(47) " "VHDL Signal Declaration warning at start.vhd(47): used explicit default value for signal \"title_r_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_col start.vhd(48) " "VHDL Signal Declaration warning at start.vhd(48): used explicit default value for signal \"title_r_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_row start.vhd(49) " "VHDL Signal Declaration warning at start.vhd(49): used explicit default value for signal \"title_d_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_col start.vhd(50) " "VHDL Signal Declaration warning at start.vhd(50): used explicit default value for signal \"title_d_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_a_row start.vhd(52) " "VHDL Signal Declaration warning at start.vhd(52): used explicit default value for signal \"t_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067957 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_a_col start.vhd(53) " "VHDL Signal Declaration warning at start.vhd(53): used explicit default value for signal \"t_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067958 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R start.vhd(67) " "VHDL Signal Declaration warning at start.vhd(67): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067958 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G start.vhd(68) " "VHDL Signal Declaration warning at start.vhd(68): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067958 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B start.vhd(69) " "VHDL Signal Declaration warning at start.vhd(69): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067958 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_enable start.vhd(70) " "VHDL Signal Declaration warning at start.vhd(70): used explicit default value for signal \"t_enable\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067958 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_Multiplier start.vhd(72) " "VHDL Signal Declaration warning at start.vhd(72): used explicit default value for signal \"Font_Multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067958 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "select_multiplier start.vhd(73) " "VHDL Signal Declaration warning at start.vhd(73): used explicit default value for signal \"select_multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "H:/cs305_project/start.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918067958 "|cs305_project|start:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_PRINTER start:P1\|SPRITE_PRINTER:title_f " "Elaborating entity \"SPRITE_PRINTER\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\"" {  } { { "start.vhd" "title_f" { Text "H:/cs305_project/start.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918067963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sprite_printer.vhd(41) " "VHDL Process Statement warning at sprite_printer.vhd(41): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918068009 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(42) " "VHDL Process Statement warning at sprite_printer.vhd(42): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918068009 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(52) " "VHDL Process Statement warning at sprite_printer.vhd(52): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918068009 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(53) " "VHDL Process Statement warning at sprite_printer.vhd(53): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715918068009 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_row sprite_printer.vhd(38) " "VHDL Process Statement warning at sprite_printer.vhd(38): inferring latch(es) for signal or variable \"s_font_row\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715918068009 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_col sprite_printer.vhd(38) " "VHDL Process Statement warning at sprite_printer.vhd(38): inferring latch(es) for signal or variable \"s_font_col\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715918068009 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[0\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_col\[0\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918068009 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[1\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_col\[1\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918068010 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[2\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_col\[2\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918068010 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[0\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_row\[0\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918068010 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[1\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_row\[1\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918068010 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[2\] sprite_printer.vhd(38) " "Inferred latch for \"s_font_row\[2\]\" at sprite_printer.vhd(38)" {  } { { "sprite_printer.vhd" "" { Text "H:/cs305_project/sprite_printer.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918068010 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM " "Elaborating entity \"char_rom\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\"" {  } { { "sprite_printer.vhd" "SPRITE_ROM" { Text "H:/cs305_project/sprite_printer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "H:/cs305_project/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "H:/cs305_project/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715918068190 ""}  } { { "char_rom.vhd" "" { Text "H:/cs305_project/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715918068190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "H:/cs305_project/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715918068260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918068260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_gen rand_gen:Rn1 " "Elaborating entity \"rand_gen\" for hierarchy \"rand_gen:Rn1\"" {  } { { "cs305_project.vhd" "Rn1" { Text "H:/cs305_project/cs305_project.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:d1 " "Elaborating entity \"pipes\" for hierarchy \"pipes:d1\"" {  } { { "cs305_project.vhd" "d1" { Text "H:/cs305_project/cs305_project.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068456 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst pipes.vhd(11) " "VHDL Signal Declaration warning at pipes.vhd(11): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715918068456 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_power pipes.vhd(20) " "Verilog HDL or VHDL warning at pipes.vhd(20): object \"t_power\" assigned a value but never read" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715918068456 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R pipes.vhd(21) " "VHDL Signal Declaration warning at pipes.vhd(21): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068456 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G pipes.vhd(22) " "VHDL Signal Declaration warning at pipes.vhd(22): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068456 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B pipes.vhd(23) " "VHDL Signal Declaration warning at pipes.vhd(23): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068456 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier pipes.vhd(24) " "VHDL Signal Declaration warning at pipes.vhd(24): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068456 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_address pipes.vhd(25) " "VHDL Signal Declaration warning at pipes.vhd(25): used explicit default value for signal \"c_address\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "H:/cs305_project/pipes.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068456 "|cs305_project|pipes:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_mux rgb_mux:R1 " "Elaborating entity \"rgb_mux\" for hierarchy \"rgb_mux:R1\"" {  } { { "cs305_project.vhd" "R1" { Text "H:/cs305_project/cs305_project.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endgame endgame:o1 " "Elaborating entity \"endgame\" for hierarchy \"endgame:o1\"" {  } { { "cs305_project.vhd" "o1" { Text "H:/cs305_project/cs305_project.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918068620 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_a endgame.vhd(16) " "VHDL Signal Declaration warning at endgame.vhd(16): used explicit default value for signal \"g_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068621 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_a endgame.vhd(17) " "VHDL Signal Declaration warning at endgame.vhd(17): used explicit default value for signal \"a_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068621 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_a endgame.vhd(18) " "VHDL Signal Declaration warning at endgame.vhd(18): used explicit default value for signal \"m_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068621 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_a endgame.vhd(19) " "VHDL Signal Declaration warning at endgame.vhd(19): used explicit default value for signal \"e_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068621 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_a endgame.vhd(20) " "VHDL Signal Declaration warning at endgame.vhd(20): used explicit default value for signal \"o_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068621 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_a endgame.vhd(21) " "VHDL Signal Declaration warning at endgame.vhd(21): used explicit default value for signal \"v_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068621 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_a endgame.vhd(22) " "VHDL Signal Declaration warning at endgame.vhd(22): used explicit default value for signal \"e1_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068621 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_a endgame.vhd(23) " "VHDL Signal Declaration warning at endgame.vhd(23): used explicit default value for signal \"r_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_row endgame.vhd(24) " "VHDL Signal Declaration warning at endgame.vhd(24): used explicit default value for signal \"g_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_col endgame.vhd(25) " "VHDL Signal Declaration warning at endgame.vhd(25): used explicit default value for signal \"g_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_row endgame.vhd(26) " "VHDL Signal Declaration warning at endgame.vhd(26): used explicit default value for signal \"a_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_col endgame.vhd(27) " "VHDL Signal Declaration warning at endgame.vhd(27): used explicit default value for signal \"a_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_row endgame.vhd(28) " "VHDL Signal Declaration warning at endgame.vhd(28): used explicit default value for signal \"m_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_col endgame.vhd(29) " "VHDL Signal Declaration warning at endgame.vhd(29): used explicit default value for signal \"m_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_row endgame.vhd(30) " "VHDL Signal Declaration warning at endgame.vhd(30): used explicit default value for signal \"e_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068622 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_col endgame.vhd(31) " "VHDL Signal Declaration warning at endgame.vhd(31): used explicit default value for signal \"e_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_row endgame.vhd(32) " "VHDL Signal Declaration warning at endgame.vhd(32): used explicit default value for signal \"o_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_col endgame.vhd(33) " "VHDL Signal Declaration warning at endgame.vhd(33): used explicit default value for signal \"o_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_row endgame.vhd(34) " "VHDL Signal Declaration warning at endgame.vhd(34): used explicit default value for signal \"v_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_col endgame.vhd(35) " "VHDL Signal Declaration warning at endgame.vhd(35): used explicit default value for signal \"v_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_row endgame.vhd(36) " "VHDL Signal Declaration warning at endgame.vhd(36): used explicit default value for signal \"e1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_col endgame.vhd(37) " "VHDL Signal Declaration warning at endgame.vhd(37): used explicit default value for signal \"e1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_row endgame.vhd(38) " "VHDL Signal Declaration warning at endgame.vhd(38): used explicit default value for signal \"r_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068623 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_col endgame.vhd(39) " "VHDL Signal Declaration warning at endgame.vhd(39): used explicit default value for signal \"r_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R endgame.vhd(44) " "VHDL Signal Declaration warning at endgame.vhd(44): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G endgame.vhd(45) " "VHDL Signal Declaration warning at endgame.vhd(45): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B endgame.vhd(46) " "VHDL Signal Declaration warning at endgame.vhd(46): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier endgame.vhd(48) " "VHDL Signal Declaration warning at endgame.vhd(48): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ad endgame.vhd(52) " "VHDL Signal Declaration warning at endgame.vhd(52): used explicit default value for signal \"s_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_ad endgame.vhd(53) " "VHDL Signal Declaration warning at endgame.vhd(53): used explicit default value for signal \"c_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_ad endgame.vhd(54) " "VHDL Signal Declaration warning at endgame.vhd(54): used explicit default value for signal \"o_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068625 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_ad endgame.vhd(55) " "VHDL Signal Declaration warning at endgame.vhd(55): used explicit default value for signal \"r_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_ad endgame.vhd(56) " "VHDL Signal Declaration warning at endgame.vhd(56): used explicit default value for signal \"e_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_row endgame.vhd(57) " "VHDL Signal Declaration warning at endgame.vhd(57): used explicit default value for signal \"s1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_col endgame.vhd(58) " "VHDL Signal Declaration warning at endgame.vhd(58): used explicit default value for signal \"s1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_row endgame.vhd(59) " "VHDL Signal Declaration warning at endgame.vhd(59): used explicit default value for signal \"c1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_col endgame.vhd(60) " "VHDL Signal Declaration warning at endgame.vhd(60): used explicit default value for signal \"c1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_row endgame.vhd(61) " "VHDL Signal Declaration warning at endgame.vhd(61): used explicit default value for signal \"o1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_col endgame.vhd(62) " "VHDL Signal Declaration warning at endgame.vhd(62): used explicit default value for signal \"o1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068626 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_row endgame.vhd(63) " "VHDL Signal Declaration warning at endgame.vhd(63): used explicit default value for signal \"r1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068627 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_col endgame.vhd(64) " "VHDL Signal Declaration warning at endgame.vhd(64): used explicit default value for signal \"r1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068627 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e2_col endgame.vhd(66) " "VHDL Signal Declaration warning at endgame.vhd(66): used explicit default value for signal \"e2_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068627 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_row endgame.vhd(67) " "VHDL Signal Declaration warning at endgame.vhd(67): used explicit default value for signal \"tenth_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068627 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_col endgame.vhd(68) " "VHDL Signal Declaration warning at endgame.vhd(68): used explicit default value for signal \"tenth_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068627 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_row endgame.vhd(69) " "VHDL Signal Declaration warning at endgame.vhd(69): used explicit default value for signal \"first_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068627 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_col endgame.vhd(70) " "VHDL Signal Declaration warning at endgame.vhd(70): used explicit default value for signal \"first_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068627 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier1 endgame.vhd(73) " "VHDL Signal Declaration warning at endgame.vhd(73): used explicit default value for signal \"Multiplier1\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "H:/cs305_project/endgame.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715918068628 "|cs305_project|endgame:o1"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "x_pipe_position d1 " "Port \"x_pipe_position\" does not exist in macrofunction \"d1\"" {  } { { "cs305_project.vhd" "d1" { Text "H:/cs305_project/cs305_project.vhd" 164 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918069113 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "y_pipe_position d1 " "Port \"y_pipe_position\" does not exist in macrofunction \"d1\"" {  } { { "cs305_project.vhd" "d1" { Text "H:/cs305_project/cs305_project.vhd" 164 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918069113 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ball_x B1 " "Port \"ball_x\" does not exist in macrofunction \"B1\"" {  } { { "cs305_project.vhd" "B1" { Text "H:/cs305_project/cs305_project.vhd" 120 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918069114 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ball_y B1 " "Port \"ball_y\" does not exist in macrofunction \"B1\"" {  } { { "cs305_project.vhd" "B1" { Text "H:/cs305_project/cs305_project.vhd" 120 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715918069114 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715918069255 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 120 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715918069751 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 17 15:54:29 2024 " "Processing ended: Fri May 17 15:54:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715918069751 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715918069751 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715918069751 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918069751 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 120 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 120 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715918073250 ""}
