{"hierarchy":{"top_level":1,"1":{"insts":{"V2":4,"C2":6,"C0":6,"V1":4,"C1":6,"I10":5,"M2":2,"I17":5,"I7":8,"M3":3,"I20":5,"C4":6,"R2":7,"R0":7,"M0":2}}},"modelMap":{"pel":[3],"vsource":[4],"resistor":[7],"isource":[5,8],"capacitor":[6],"nel":[2]},"cellviews":[["LAB4","Shunt_bias8","schematic"],["PRIMLIB","nel","spectre"],["PRIMLIB","pel","spectre"],["analogLib","vdc","spectre"],["analogLib","idc","spectre"],["analogLib","cap","spectre"],["analogLib","res","spectre"],["analogLib","isin","spectre"]]}
