Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/farhad/Desktop/Lab9/Divider/divider_tb_isim_beh.exe -prj C:/Users/farhad/Desktop/Lab9/Divider/divider_tb_beh.prj work.divider_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/farhad/Desktop/Lab9/Divider/divider.vhd" into library work
Parsing VHDL file "C:/Users/farhad/Desktop/Lab9/Divider/divider_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104664 KB
Fuse CPU Usage: 93 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity divider [divider_default]
Compiling architecture behavior of entity divider_tb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable C:/Users/farhad/Desktop/Lab9/Divider/divider_tb_isim_beh.exe
Fuse Memory Usage: 122504 KB
Fuse CPU Usage: 155 ms
