<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REG_RW RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.MEMORY_REG_RW RTL')">CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/generated/memory_reg_rw.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/generated/memory_reg_rw.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2444"  onclick="showContent('inst_tag_2444')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT1P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2444_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2444_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_4.html#inst_tag_2444_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2444_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2445"  onclick="showContent('inst_tag_2445')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT2P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2445_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2445_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_4.html#inst_tag_2445_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2445_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2446"  onclick="showContent('inst_tag_2446')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT3P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2446_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2446_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_4.html#inst_tag_2446_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2446_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2447"  onclick="showContent('inst_tag_2447')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT4P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2447_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2447_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_4.html#inst_tag_2447_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2447_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2448"  onclick="showContent('inst_tag_2448')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT5P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2448_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2448_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_4.html#inst_tag_2448_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2448_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_5.html#inst_tag_2449"  onclick="showContent('inst_tag_2449')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT6P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_5.html#inst_tag_2449_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_5.html#inst_tag_2449_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_5.html#inst_tag_2449_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_5.html#inst_tag_2449_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_5.html#inst_tag_2450"  onclick="showContent('inst_tag_2450')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT7P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_5.html#inst_tag_2450_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_5.html#inst_tag_2450_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_5.html#inst_tag_2450_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_5.html#inst_tag_2450_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_5.html#inst_tag_2451"  onclick="showContent('inst_tag_2451')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT8P_REG_COMP</a></td>
<td class="s5 cl rt"> 56.55</td>
<td class="s7 cl rt"><a href="mod343_5.html#inst_tag_2451_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_5.html#inst_tag_2451_Cond" > 33.33</a></td>
<td class="s4 cl rt"><a href="mod343_5.html#inst_tag_2451_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_5.html#inst_tag_2451_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2419"  onclick="showContent('inst_tag_2419')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2419_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_3.html#inst_tag_2419_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_3.html#inst_tag_2419_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2419_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2420"  onclick="showContent('inst_tag_2420')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2420_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_3.html#inst_tag_2420_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_3.html#inst_tag_2420_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2420_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2421"  onclick="showContent('inst_tag_2421')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2421_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_3.html#inst_tag_2421_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_3.html#inst_tag_2421_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2421_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2422"  onclick="showContent('inst_tag_2422')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2422_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2422_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2422_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2422_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2423"  onclick="showContent('inst_tag_2423')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2423_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2423_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2423_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2423_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2424"  onclick="showContent('inst_tag_2424')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2424_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2424_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2424_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2424_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2425"  onclick="showContent('inst_tag_2425')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2425_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2425_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2425_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2425_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2426"  onclick="showContent('inst_tag_2426')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2426_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2426_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2426_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2426_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2427"  onclick="showContent('inst_tag_2427')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2427_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2427_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2427_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2427_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2428"  onclick="showContent('inst_tag_2428')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2428_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2428_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2428_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2428_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2429"  onclick="showContent('inst_tag_2429')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2429_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2429_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2429_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2429_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2430"  onclick="showContent('inst_tag_2430')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2430_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2430_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2430_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2430_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2431"  onclick="showContent('inst_tag_2431')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2431_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2431_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2431_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2431_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2432"  onclick="showContent('inst_tag_2432')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2432_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2432_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2432_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2432_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2433"  onclick="showContent('inst_tag_2433')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFB_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2433_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2433_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2433_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2433_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2434"  onclick="showContent('inst_tag_2434')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFE_REG_COMP</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2434_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod343_4.html#inst_tag_2434_Cond" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod343_4.html#inst_tag_2434_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2434_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2435"  onclick="showContent('inst_tag_2435')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_SETTINGS_RTSOP_REG_COMP</a></td>
<td class="s6 cl rt"> 69.79</td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2435_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod343_4.html#inst_tag_2435_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod343_4.html#inst_tag_2435_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2435_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2411"  onclick="showContent('inst_tag_2411')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRTH_REG_COMP</a></td>
<td class="s8 cl rt"> 88.24</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2411_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2411_Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod343_3.html#inst_tag_2411_Toggle" > 52.94</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2324"  onclick="showContent('inst_tag_2324')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_SAM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2324_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2324_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_0.html#inst_tag_2324_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2324_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2399"  onclick="showContent('inst_tag_2399')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_BMM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2399_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2399_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2399_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2399_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2401"  onclick="showContent('inst_tag_2401')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_AFM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2401_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2401_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2401_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2401_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2403"  onclick="showContent('inst_tag_2403')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TTTM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2403_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2403_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2403_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2403_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2404"  onclick="showContent('inst_tag_2404')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ROM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2404_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2404_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2404_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2404_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2406"  onclick="showContent('inst_tag_2406')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TSTM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2406_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2406_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2406_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2406_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2408"  onclick="showContent('inst_tag_2408')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TXBBM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2408_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2408_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2408_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2408_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2409"  onclick="showContent('inst_tag_2409')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_SAM_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2409_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2409_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2409_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2409_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2412"  onclick="showContent('inst_tag_2412')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ILBP_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2412_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2412_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2412_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2412_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2415"  onclick="showContent('inst_tag_2415')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PEX_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2415_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2415_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2415_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2415_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2417"  onclick="showContent('inst_tag_2417')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_FDRF_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2417_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2417_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2417_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2417_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2418"  onclick="showContent('inst_tag_2418')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PCHKE_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2418_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2418_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_3.html#inst_tag_2418_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2418_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2439"  onclick="showContent('inst_tag_2439')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB4_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2439_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2439_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2439_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2439_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2440"  onclick="showContent('inst_tag_2440')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB5_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2440_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2440_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2440_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2440_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2441"  onclick="showContent('inst_tag_2441')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB6_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2441_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2441_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2441_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2441_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2442"  onclick="showContent('inst_tag_2442')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB7_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2442_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2442_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2442_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2442_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2443"  onclick="showContent('inst_tag_2443')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB8_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2443_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2443_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod343_4.html#inst_tag_2443_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2443_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2358"  onclick="showContent('inst_tag_2358')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2358_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2358_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod343_1.html#inst_tag_2358_Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2358_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2400"  onclick="showContent('inst_tag_2400')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_STM_REG_COMP</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2400_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2400_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod343_3.html#inst_tag_2400_Toggle" > 87.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2400_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2402"  onclick="showContent('inst_tag_2402')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_FDE_REG_COMP</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2402_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2402_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod343_3.html#inst_tag_2402_Toggle" > 87.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2402_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2407"  onclick="showContent('inst_tag_2407')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_RXBAM_REG_COMP</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2407_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2407_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod343_3.html#inst_tag_2407_Toggle" > 87.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2407_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2416"  onclick="showContent('inst_tag_2416')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_TBFBO_REG_COMP</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2416_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2416_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod343_3.html#inst_tag_2416_Toggle" > 87.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2416_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2359"  onclick="showContent('inst_tag_2359')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 98.28</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2359_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2359_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod343_1.html#inst_tag_2359_Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2359_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2364"  onclick="showContent('inst_tag_2364')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_3_REG_COMP</a></td>
<td class="s9 cl rt"> 99.14</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2364_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2364_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod343_1.html#inst_tag_2364_Toggle" > 96.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2364_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2314"  onclick="showContent('inst_tag_2314')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_BMM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2314_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2314_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2314_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2314_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2315"  onclick="showContent('inst_tag_2315')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_STM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2315_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2315_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2315_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2315_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2316"  onclick="showContent('inst_tag_2316')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_AFM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2316_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2316_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2316_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2316_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2317"  onclick="showContent('inst_tag_2317')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_FDE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2317_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2317_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2317_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2317_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2318"  onclick="showContent('inst_tag_2318')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TTTM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2318_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2318_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2318_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2318_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2319"  onclick="showContent('inst_tag_2319')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ROM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2319_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2319_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2319_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2319_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2320"  onclick="showContent('inst_tag_2320')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ACF_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2320_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2320_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2320_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2320_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2321"  onclick="showContent('inst_tag_2321')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TSTM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2321_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2321_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2321_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2321_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2322"  onclick="showContent('inst_tag_2322')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_RXBAM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2322_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2322_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2322_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2322_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2323"  onclick="showContent('inst_tag_2323')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TXBBM_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2323_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2323_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2323_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2323_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2325"  onclick="showContent('inst_tag_2325')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRLE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2325_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2325_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2325_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2325_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2326"  onclick="showContent('inst_tag_2326')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRTH_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2326_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2326_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2326_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2326_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2327"  onclick="showContent('inst_tag_2327')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ILBP_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2327_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2327_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2327_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2327_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2328"  onclick="showContent('inst_tag_2328')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ENA_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2328_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2328_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2328_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2328_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2329"  onclick="showContent('inst_tag_2329')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_NISOFD_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2329_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2329_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2329_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2329_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2330"  onclick="showContent('inst_tag_2330')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PEX_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2330_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2330_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2330_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2330_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2331"  onclick="showContent('inst_tag_2331')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_TBFBO_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2331_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2331_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2331_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2331_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2332"  onclick="showContent('inst_tag_2332')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_FDRF_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2332_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2332_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2332_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2332_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2333"  onclick="showContent('inst_tag_2333')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PCHKE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2333_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2333_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2333_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2333_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2334"  onclick="showContent('inst_tag_2334')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2334_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2334_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2334_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2334_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2335"  onclick="showContent('inst_tag_2335')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2335_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2335_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2335_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2335_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2336"  onclick="showContent('inst_tag_2336')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2336_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2336_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2336_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2336_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2337"  onclick="showContent('inst_tag_2337')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2337_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2337_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2337_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2337_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2338"  onclick="showContent('inst_tag_2338')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2338_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2338_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2338_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2338_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2339"  onclick="showContent('inst_tag_2339')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2339_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2339_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2339_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2339_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_0.html#inst_tag_2340"  onclick="showContent('inst_tag_2340')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2340_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2340_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2340_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_0.html#inst_tag_2340_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2341"  onclick="showContent('inst_tag_2341')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2341_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2341_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2341_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2341_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2342"  onclick="showContent('inst_tag_2342')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2342_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2342_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2342_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2342_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2343"  onclick="showContent('inst_tag_2343')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2343_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2343_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2343_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2343_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2344"  onclick="showContent('inst_tag_2344')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2344_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2344_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2344_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2344_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2345"  onclick="showContent('inst_tag_2345')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2345_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2345_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2345_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2345_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2346"  onclick="showContent('inst_tag_2346')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2346_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2346_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2346_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2346_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2347"  onclick="showContent('inst_tag_2347')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2347_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2347_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2347_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2347_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2348"  onclick="showContent('inst_tag_2348')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2348_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2348_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2348_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2348_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2349"  onclick="showContent('inst_tag_2349')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2349_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2349_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2349_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2349_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2350"  onclick="showContent('inst_tag_2350')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2350_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2350_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2350_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2350_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2351"  onclick="showContent('inst_tag_2351')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2351_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2351_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2351_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2352"  onclick="showContent('inst_tag_2352')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2352_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2352_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2352_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2353"  onclick="showContent('inst_tag_2353')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2353_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2353_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2353_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2353_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2354"  onclick="showContent('inst_tag_2354')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2354_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2354_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2354_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2354_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2355"  onclick="showContent('inst_tag_2355')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2355_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2355_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2355_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2355_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2356"  onclick="showContent('inst_tag_2356')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2356_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2356_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2356_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2356_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2357"  onclick="showContent('inst_tag_2357')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2357_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2357_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2357_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2357_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2360"  onclick="showContent('inst_tag_2360')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2360_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2360_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2360_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2360_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2361"  onclick="showContent('inst_tag_2361')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2361_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2361_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2361_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2361_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2362"  onclick="showContent('inst_tag_2362')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2362_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2362_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2362_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2362_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2363"  onclick="showContent('inst_tag_2363')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2363_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2363_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2363_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2363_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2365"  onclick="showContent('inst_tag_2365')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2365_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2365_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2365_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2365_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2366"  onclick="showContent('inst_tag_2366')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2366_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2366_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2366_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2366_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_1.html#inst_tag_2367"  onclick="showContent('inst_tag_2367')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2367_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2367_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2367_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_1.html#inst_tag_2367_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2368"  onclick="showContent('inst_tag_2368')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2368_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2368_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2368_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2368_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2369"  onclick="showContent('inst_tag_2369')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2369_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2369_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2369_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2369_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2370"  onclick="showContent('inst_tag_2370')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2370_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2370_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2370_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2370_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2371"  onclick="showContent('inst_tag_2371')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2371_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2371_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2371_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2371_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2372"  onclick="showContent('inst_tag_2372')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2372_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2372_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2372_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2372_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2373"  onclick="showContent('inst_tag_2373')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2373_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2373_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2373_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2373_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2374"  onclick="showContent('inst_tag_2374')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2374_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2374_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2374_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2374_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2375"  onclick="showContent('inst_tag_2375')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2375_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2375_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2375_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2375_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2376"  onclick="showContent('inst_tag_2376')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2376_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2376_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2376_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2376_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2377"  onclick="showContent('inst_tag_2377')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2377_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2377_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2377_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2377_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2378"  onclick="showContent('inst_tag_2378')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2378_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2378_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2378_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2378_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2379"  onclick="showContent('inst_tag_2379')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2379_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2379_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2379_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2379_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2380"  onclick="showContent('inst_tag_2380')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFB_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2380_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2380_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2380_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2380_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2381"  onclick="showContent('inst_tag_2381')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2381_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2381_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2381_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2381_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2382"  onclick="showContent('inst_tag_2382')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_SETTINGS_RTSOP_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2382_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2382_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2382_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2382_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2383"  onclick="showContent('inst_tag_2383')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2383_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2383_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2383_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2383_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2384"  onclick="showContent('inst_tag_2384')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2384_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2384_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2384_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2384_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2385"  onclick="showContent('inst_tag_2385')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2385_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2385_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2385_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2385_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2386"  onclick="showContent('inst_tag_2386')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2386_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2386_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2386_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2386_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2387"  onclick="showContent('inst_tag_2387')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB5_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2387_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2387_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2387_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2387_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2388"  onclick="showContent('inst_tag_2388')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB6_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2388_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2388_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2388_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2389"  onclick="showContent('inst_tag_2389')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB7_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2389_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2389_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2389_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2389_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2390"  onclick="showContent('inst_tag_2390')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB8_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2390_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2390_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2390_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2390_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2391"  onclick="showContent('inst_tag_2391')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT1P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2391_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2391_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2391_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2391_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2392"  onclick="showContent('inst_tag_2392')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT2P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2392_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2392_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2392_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2392_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2393"  onclick="showContent('inst_tag_2393')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT3P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2393_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2393_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2393_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2393_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_2.html#inst_tag_2394"  onclick="showContent('inst_tag_2394')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT4P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2394_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2394_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2394_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_2.html#inst_tag_2394_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2395"  onclick="showContent('inst_tag_2395')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT5P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2395_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2395_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2395_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2395_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2396"  onclick="showContent('inst_tag_2396')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT6P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2396_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2396_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2396_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2396_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2397"  onclick="showContent('inst_tag_2397')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT7P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2397_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2397_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2397_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2397_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2398"  onclick="showContent('inst_tag_2398')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT8P_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2398_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2398_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2398_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2398_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2405"  onclick="showContent('inst_tag_2405')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ACF_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2405_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2405_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2405_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2405_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2410"  onclick="showContent('inst_tag_2410')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRLE_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2410_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2410_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2410_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2413"  onclick="showContent('inst_tag_2413')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ENA_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2413_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2413_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2413_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_3.html#inst_tag_2414"  onclick="showContent('inst_tag_2414')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_NISOFD_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2414_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2414_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2414_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_3.html#inst_tag_2414_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2436"  onclick="showContent('inst_tag_2436')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2436_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2436_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2436_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2436_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2437"  onclick="showContent('inst_tag_2437')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2437_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2437_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2437_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2437_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod343_4.html#inst_tag_2438"  onclick="showContent('inst_tag_2438')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2438_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2438_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2438_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod343_4.html#inst_tag_2438_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REG_RW RTL'>
<a name="Line"></a>
Line Coverage for Module : <a name="1322976291"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>107</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
106                             begin
107        1/1                      if (res_n = '0') then
108        1/1                          reg_value_r(i)  &lt;= reset_value_i(i);
109                                 elsif (rising_edge(clk_sys)) then
110        1/1                          if (wr_en = '1') then
111        1/1                              reg_value_r(i)  &lt;= data_in(i);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1322976291"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (WRITE AND CS)
             --1--     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="503114619"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 1, RESET_VALUE = (0 => '0') + DATA_WIDTH = 1, RESET_VALUE = (0 => '1') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2314_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_BMM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2315_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_STM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2316_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_AFM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2318_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TTTM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2319_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ROM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2320_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ACF_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2321_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TSTM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2323_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TXBBM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2324_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_SAM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2325_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRLE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2327_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ILBP_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2328_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ENA_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2329_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_NISOFD_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2330_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PEX_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2332_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_FDRF_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2333_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PCHKE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2370_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2371_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2372_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2373_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2374_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2375_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2376_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2377_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2378_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2379_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2380_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2381_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2382_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_SETTINGS_RTSOP_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2383_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2384_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2385_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2386_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2387_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB5_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2388_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB6_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2389_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB7_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2390_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB8_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2399_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_BMM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2400_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_STM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2401_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_AFM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2403_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TTTM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2404_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ROM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2405_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_ACF_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2406_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TSTM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2408_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_TXBBM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2409_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_SAM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2410_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRLE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2412_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ILBP_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2413_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_ENA_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2414_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_NISOFD_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2415_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PEX_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2417_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_FDRF_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2418_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_PCHKE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2423_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2424_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2425_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2426_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FBFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2427_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2428_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2429_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2430_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FCFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2431_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2432_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRNE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2433_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2434_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FRFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.79</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2435_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_SETTINGS_RTSOP_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2436_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2437_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2438_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2439_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2440_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB5_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2441_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB6_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2442_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB7_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2443_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_COMMAND_TXB8_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2317_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_FDE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2322_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_RXBAM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2331_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_TBFBO_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2366_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2367_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2368_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2369_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2402_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_FDE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2407_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.MODE_RXBAM_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.88</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2416_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_TBFBO_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2419_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2420_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FANE_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2421_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFB_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2422_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_CONTROL_FAFE_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="393715194"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 4, RESET_VALUE = ('0', '0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2326_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRTH_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.24</td>
<td class="s5 cl rt"> 52.94</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2411_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SETTINGS_RTRTH_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">34</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="820405890"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 8, RESET_VALUE = ('0', '0', '0', '0', '0', '0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2334_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2335_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2336_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2338_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2339_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2340_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2342_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2343_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2344_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2346_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2347_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2348_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2350_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2351_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2352_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2354_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2355_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2356_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s8 cl rt"> 86.21</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2358_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.28</td>
<td class="s9 cl rt"> 93.10</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2359_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2360_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2362_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2363_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 99.14</td>
<td class="s9 cl rt"> 96.55</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2364_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">58</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">29</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">29</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">40</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1481969281"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 5, RESET_VALUE = ('0', '0', '0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_0.html#inst_tag_2337_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_MASK_PRESENT_GEN_T.FILTER_A_MASK_BIT_MASK_A_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2341_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_A_VAL_PRESENT_GEN_T.FILTER_A_VAL_BIT_VAL_A_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2345_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_MASK_PRESENT_GEN_T.FILTER_B_MASK_BIT_MASK_B_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2349_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_B_VAL_PRESENT_GEN_T.FILTER_B_VAL_BIT_VAL_B_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2353_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_MASK_PRESENT_GEN_T.FILTER_C_MASK_BIT_MASK_C_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2357_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_C_VAL_PRESENT_GEN_T.FILTER_C_VAL_BIT_VAL_C_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2361_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_LOW_PRESENT_GEN_T.FILTER_RAN_LOW_BIT_RAN_LOW_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_1.html#inst_tag_2365_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.FILTER_RAN_HIGH_PRESENT_GEN_T.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">40</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996356809"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL ( generic DATA_WIDTH = 3, RESET_VALUE = ('0', '0', '1') + DATA_WIDTH = 3, RESET_VALUE = ('0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2391_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT1P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2444_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT1P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2392_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT2P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2393_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT3P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_2.html#inst_tag_2394_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT4P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2395_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT5P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2396_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT6P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2397_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT7P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod343_3.html#inst_tag_2398_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT8P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2445_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT2P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2446_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT3P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2447_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT4P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_4.html#inst_tag_2448_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT5P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_5.html#inst_tag_2449_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT6P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_5.html#inst_tag_2450_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT7P_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod343_5.html#inst_tag_2451_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.TX_PRIORITY_TXT8P_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1322976291"></a>
<a href="mod343.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
108                        reg_value_r(i)  <= reset_value_i(i);
           <font color = "green">                ==></font>
109                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
110                        if (wr_en = '1') then
                           <font color = "green">-3-</font>  
111                            reg_value_r(i)  <= data_in(i);
           <font color = "green">                    ==></font>
112                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
113                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
