
---------- Begin Simulation Statistics ----------
final_tick                                21530874000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751040                       # Number of bytes of host memory used
host_op_rate                                   360312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.96                       # Real time elapsed on the host
host_tick_rate                               95710468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021531                       # Number of seconds simulated
sim_ticks                                 21530874000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4478799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24934                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5514371                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3402491                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4478799                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1076308                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5514371                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  482763                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12559                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  24143917                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19914512                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24980                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5362434                       # Number of branches committed
system.cpu.commit.bw_lim_events               5325673                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1124931                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             42672466                       # Number of instructions committed
system.cpu.commit.committedOps               81055252                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     21262948                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.812042                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.807780                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       517797      2.44%      2.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6127040     28.82%     31.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2458686     11.56%     42.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3878947     18.24%     61.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28009      0.13%     61.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1920785      9.03%     70.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       989423      4.65%     74.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16588      0.08%     74.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5325673     25.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21262948                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   36193243                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               477778                       # Number of function calls committed.
system.cpu.commit.int_insts                  53869710                       # Number of committed integer instructions.
system.cpu.commit.loads                       8259662                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        50228      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         48072428     59.31%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1416      0.00%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266433      0.33%     59.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4312077      5.32%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            368      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             948      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          951756      1.17%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2088      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2378853      2.93%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult            120      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           240      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      7142837      8.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      1901343      2.35%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       949478      1.17%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      5260849      6.49%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1588213      1.96%     89.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1495190      1.84%     91.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      6671449      8.23%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8938      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81055252                       # Class of committed instruction
system.cpu.commit.refs                        9763790                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    42672466                       # Number of Instructions Simulated
system.cpu.committedOps                      81055252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.504561                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.504561                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      7865423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7865423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76033.767690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76033.767690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79509.886307                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79509.886307                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7851149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7851149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1085306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1085306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    321697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    321697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4046                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111474.195793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111474.195793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109482.568685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109482.568685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1471431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3646097996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3646097996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3580079996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3580079996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32700                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32700                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.104651                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               430                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        13805                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      9369562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9369562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100706.738666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100706.738666                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106182.359876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106182.359876                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      9322580                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9322580                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4731403996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4731403996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005014                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        46982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46982                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        10236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3901776996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3901776996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        36746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      9369562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9369562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100706.738666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100706.738666                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106182.359876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106182.359876                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      9322580                       # number of overall hits
system.cpu.dcache.overall_hits::total         9322580                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4731403996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4731403996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005014                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        46982                       # number of overall misses
system.cpu.dcache.overall_misses::total         46982                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        10236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3901776996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3901776996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36746                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35719                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            254.724002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         18775867                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.229147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36743                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          18775867                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1020.229147                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9359324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32896                       # number of writebacks
system.cpu.dcache.writebacks::total             32896                       # number of writebacks
system.cpu.decode.BlockedCycles               7338796                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               82493085                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2871076                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6548898                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25152                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4639488                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     8349365                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2864                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1519494                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           856                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5514371                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   5877553                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15432531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7188                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       43475655                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          154                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           599                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.256115                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5964893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3885254                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.019224                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21423410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.868087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.516639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7762756     36.23%     36.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   508279      2.37%     38.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   949708      4.43%     43.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2185973     10.20%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   751686      3.51%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   723998      3.38%     60.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   268472      1.25%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   515874      2.41%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7756664     36.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21423410                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  61416390                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 34783209                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      5877553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5877553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71174.492367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71174.492367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71684.858105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71684.858105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      5872378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5872378                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    368327998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    368327998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         5175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5175                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          869                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          869                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    308674999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    308674999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4306                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.920000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          598                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      5877553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5877553                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71174.492367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71174.492367                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71684.858105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71684.858105                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      5872378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5872378                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    368327998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    368327998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000880                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000880                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         5175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5175                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          869                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          869                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    308674999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    308674999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000733                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000733                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      5877553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5877553                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71174.492367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71174.492367                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71684.858105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71684.858105                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      5872378                       # number of overall hits
system.cpu.icache.overall_hits::total         5872378                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    368327998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    368327998                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000880                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000880                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         5175                       # number of overall misses
system.cpu.icache.overall_misses::total          5175                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          869                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          869                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    308674999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    308674999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000733                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000733                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4306                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   4048                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1365.083159                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         11759411                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.832847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              4305                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          11759411                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.832847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5876683                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         4048                       # number of writebacks
system.cpu.icache.writebacks::total              4048                       # number of writebacks
system.cpu.idleCycles                          107465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30018                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5396132                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.790108                       # Inst execution rate
system.cpu.iew.exec_refs                      9869215                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1519476                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  173767                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8385302                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                701                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2369                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1546822                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            82180066                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8349739                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41559                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              81604331                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    614                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 51890                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 52865                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           329                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           481190                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          102                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       125640                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        42694                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            254                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21233                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8785                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 108241264                       # num instructions consuming a value
system.cpu.iew.wb_count                      81578648                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581322                       # average fanout of values written-back
system.cpu.iew.wb_producers                  62923030                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.788915                       # insts written-back per cycle
system.cpu.iew.wb_sent                       81589970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 67909071                       # number of integer regfile reads
system.cpu.int_regfile_writes                39953512                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.981920                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.981920                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             57710      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48517039     59.42%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2021      0.00%     59.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273898      0.34%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4317578      5.29%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 410      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1310      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               954829      1.17%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3108      0.00%     66.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2380233      2.92%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 120      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                566      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         7143333      8.75%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         1901484      2.33%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          949863      1.16%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        5261601      6.44%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1675542      2.05%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1513352      1.85%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6682652      8.18%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9241      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81645890                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                36224395                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            72448476                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36220608                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           36312047                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      269237                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003298                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  266735     99.07%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     80      0.03%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    13      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   24      0.01%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1211      0.45%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   902      0.34%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               163      0.06%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               95      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               45633022                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          112541749                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     45358040                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          46993032                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   82178832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  81645890                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1234                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1124813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5798                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            936                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2221193                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21423410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.811059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.994931                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              550603      2.57%      2.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1647666      7.69%     10.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4480965     20.92%     31.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4395613     20.52%     51.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2081007      9.71%     61.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2978167     13.90%     75.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3110842     14.52%     89.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1458836      6.81%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              719711      3.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21423410                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.792038                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     5877652                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           310                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              7882                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2231                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8385302                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1546822                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                26329543                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    207                       # number of misc regfile writes
system.cpu.numCycles                         21530875                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     21530874000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  259636                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              93994336                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5269756                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4817226                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2053                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3363                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             182514734                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               82373266                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95760460                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   9233827                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 144106                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25152                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               7079713                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1766124                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          61496465                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         69528910                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7856                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                419                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  19669857                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            387                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     98117458                       # The number of ROB reads
system.cpu.rob.rob_writes                   164522104                       # The number of ROB writes
system.cpu.timesIdled                            1899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            93                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71129.148148                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71129.148148                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     23045844                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     23045844                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          324                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            324                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         4305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106692.178301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106692.178301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86773.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86773.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    253714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    253714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.552381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.552381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         2378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    206088000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    206088000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.551684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.551684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2375                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         32700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107306.518852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107306.518852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87307.640047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87307.640047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   317                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3474907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3474907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.990306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           32383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32383                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2827196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2827196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        32382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32382                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107180.138568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107180.138568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87330.501931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87330.501931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    278454000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    278454000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.642274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.642274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    226186000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    226186000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.640297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.640297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2590                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks         4025                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4025                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4025                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4025                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32896                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             4305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41050                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106692.178301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107297.132729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107258.625766                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86773.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87309.333181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87275.283155                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1764                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3691                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    253714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3753361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4007075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.552381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.951993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.910085                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               2378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34981                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37359                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    206088000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3053382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3259470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.551684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.951749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          2375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37347                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            4305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41050                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 106692.178301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107297.132729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107258.625766                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86773.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87309.333181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71129.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87136.413793                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1927                       # number of overall hits
system.l2.overall_hits::.cpu.data                1764                       # number of overall hits
system.l2.overall_hits::total                    3691                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    253714000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3753361000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4007075000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.552381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.951993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.910085                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              2378                       # number of overall misses
system.l2.overall_misses::.cpu.data             34981                       # number of overall misses
system.l2.overall_misses::total                 37359                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    206088000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3053382000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     23045844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3282515844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.551684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.951749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.917686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         2375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37671                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              420                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 422                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     8                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          34004                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          936                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1766                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.126194                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   684420                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      31.003153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       130.108265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3884.962695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.871178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.948477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     38100                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    684420                       # Number of tag accesses
system.l2.tags.tagsinuse                  4057.945291                       # Cycle average of tags in use
system.l2.tags.total_refs                       81008                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        59                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29460                       # number of writebacks
system.l2.writebacks::total                     29460                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     320742.77                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                35991.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     17241.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       111.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        87.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      7056657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7056657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           7056657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         103953421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       963082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111973160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87563189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7056657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        103953421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       963082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199536350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87563189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87563189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    317.956589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.407612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.454888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2441     18.08%     18.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3453     25.58%     43.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2778     20.58%     64.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2710     20.08%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          465      3.44%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          318      2.36%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          292      2.16%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          341      2.53%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          701      5.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13499                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2410752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2410880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1884224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1885312                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       151936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        151936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         151936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2238208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2410880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1885312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1885312                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         2374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35427.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35987.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     40246.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       151936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2238080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7056657.337737428024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103947475.611069023609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 963082.130339901778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     84106000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1258564000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     13039744                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29458                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  17227742.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1884224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 87512657.405361250043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 507494843250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              108858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27880                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            2374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29458                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29458                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1739                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001097336500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.207547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.271558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.635951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1680     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           14      0.83%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   35481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     37670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37670                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       37670                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 76.30                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    28742                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  188340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   21530821000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1355709744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    649434744                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.359080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.330133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              562     33.14%     33.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.12%     33.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1114     65.68%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.59%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.18%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29458                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29458                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.38                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   24857                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1027646160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 48773340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6550653750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            526.132765                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    100359000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     672620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1300112750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3434424750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1657661001                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  14365696499                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             67769760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 25912260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1318848000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               137473560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1590073680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        484493880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11328098280                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          19100112999                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               76138920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1146044280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 47688060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6422021280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            524.694735                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     97141000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     670800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1357555250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3402553000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1919421500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14083403250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             66587040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 25316445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1306600800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               131475960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1585771200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        487781520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11297136225                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          18843479250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               77543100                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       108887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       108887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 108887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4296192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4296192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4296192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           189056992                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          200142256                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37670                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               5288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29458                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4089                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32382                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32382                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5288                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       109209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       534528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4456896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4991424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21530874000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          154707000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12923991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         110234995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1885504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            75539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007678                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74959     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    580      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75539                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            549                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           34488                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              8348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4048                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7367                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              483                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32700                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4306                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4045                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
