Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\QSYSCPU\plattform.qsys --block-symbol-file --output-directory=C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\QSYSCPU\plattform --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading QSYSCPU/plattform.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_continue_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_continue_0
Progress: Adding pio_display1_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display1_0
Progress: Adding pio_display2_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display2_0
Progress: Adding pio_display3_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display3_0
Progress: Adding pio_display4_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display4_0
Progress: Adding pio_display5_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display5_0
Progress: Adding pio_display6_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display6_0
Progress: Adding pio_left_right_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_left_right_0
Progress: Adding pio_ready_rsa_filter_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_ready_rsa_filter_0
Progress: Adding pio_switch_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_switch_0
Progress: Adding pio_up_down_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_up_down_0
Progress: Adding ram_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ram_0
Progress: Adding rom_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module rom_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: plattform.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: plattform.pio_left_right_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: plattform.pio_switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: plattform.pio_up_down_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\QSYSCPU\plattform.qsys --synthesis=VERILOG --output-directory=C:\Users\Garza\Desktop\p1soQ20.1\daniel_garcia\QSYSCPU\plattform\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading QSYSCPU/plattform.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_continue_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_continue_0
Progress: Adding pio_display1_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display1_0
Progress: Adding pio_display2_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display2_0
Progress: Adding pio_display3_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display3_0
Progress: Adding pio_display4_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display4_0
Progress: Adding pio_display5_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display5_0
Progress: Adding pio_display6_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_display6_0
Progress: Adding pio_left_right_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_left_right_0
Progress: Adding pio_ready_rsa_filter_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_ready_rsa_filter_0
Progress: Adding pio_switch_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_switch_0
Progress: Adding pio_up_down_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_up_down_0
Progress: Adding ram_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ram_0
Progress: Adding rom_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module rom_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: plattform.pio_continue_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: plattform.pio_left_right_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: plattform.pio_switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: plattform.pio_up_down_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: plattform: Generating plattform "plattform" for QUARTUS_SYNTH
Info: nios2_gen2_0: "plattform" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pio_continue_0: Starting RTL generation for module 'plattform_pio_continue_0'
Info: pio_continue_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=plattform_pio_continue_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0030_pio_continue_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0030_pio_continue_0_gen//plattform_pio_continue_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_continue_0: Done RTL generation for module 'plattform_pio_continue_0'
Info: pio_continue_0: "plattform" instantiated altera_avalon_pio "pio_continue_0"
Info: pio_display1_0: Starting RTL generation for module 'plattform_pio_display1_0'
Info: pio_display1_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=plattform_pio_display1_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0031_pio_display1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0031_pio_display1_0_gen//plattform_pio_display1_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_display1_0: Done RTL generation for module 'plattform_pio_display1_0'
Info: pio_display1_0: "plattform" instantiated altera_avalon_pio "pio_display1_0"
Info: pio_left_right_0: Starting RTL generation for module 'plattform_pio_left_right_0'
Info: pio_left_right_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=plattform_pio_left_right_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0032_pio_left_right_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0032_pio_left_right_0_gen//plattform_pio_left_right_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_left_right_0: Done RTL generation for module 'plattform_pio_left_right_0'
Info: pio_left_right_0: "plattform" instantiated altera_avalon_pio "pio_left_right_0"
Info: pio_ready_rsa_filter_0: Starting RTL generation for module 'plattform_pio_ready_rsa_filter_0'
Info: pio_ready_rsa_filter_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=plattform_pio_ready_rsa_filter_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0033_pio_ready_rsa_filter_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0033_pio_ready_rsa_filter_0_gen//plattform_pio_ready_rsa_filter_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_ready_rsa_filter_0: Done RTL generation for module 'plattform_pio_ready_rsa_filter_0'
Info: pio_ready_rsa_filter_0: "plattform" instantiated altera_avalon_pio "pio_ready_rsa_filter_0"
Info: ram_0: Starting RTL generation for module 'plattform_ram_0'
Info: ram_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=plattform_ram_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0034_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0034_ram_0_gen//plattform_ram_0_component_configuration.pl  --do_build_sim=0  ]
Info: ram_0: Done RTL generation for module 'plattform_ram_0'
Info: ram_0: "plattform" instantiated altera_avalon_onchip_memory2 "ram_0"
Info: rom_0: Starting RTL generation for module 'plattform_rom_0'
Info: rom_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=plattform_rom_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0035_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0035_rom_0_gen//plattform_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info: rom_0: Done RTL generation for module 'plattform_rom_0'
Info: rom_0: "plattform" instantiated altera_avalon_onchip_memory2 "rom_0"
Info: timer_0: Starting RTL generation for module 'plattform_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=plattform_timer_0 --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0036_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0036_timer_0_gen//plattform_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'plattform_timer_0'
Info: timer_0: "plattform" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "plattform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "plattform" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "plattform" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'plattform_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=plattform_nios2_gen2_0_cpu --dir=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0039_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/Garza/AppData/Local/Temp/alt9632_1744456179602495835.dir/0039_cpu_gen//plattform_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.01 20:20:21 (*) Starting Nios II generation
Info: cpu: # 2023.10.01 20:20:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.01 20:20:21 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.01 20:20:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.01 20:20:22 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.01 20:20:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'plattform_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/QSYSCPU/plattform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/QSYSCPU/plattform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Garza/Desktop/p1soQ20.1/daniel_garcia/QSYSCPU/plattform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: plattform: Done "plattform" with 32 modules, 46 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
