{"sha": "86bb84f1786df77d0bd5087a7d88f028fc22fe53", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODZiYjg0ZjE3ODZkZjc3ZDBiZDUwODdhN2Q4OGYwMjhmYzIyZmU1Mw==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2013-12-06T17:36:22Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2013-12-06T17:36:22Z"}, "message": "Change -mtune=ia to -mtune=intel\n\n\t* config.gcc: Change --with-cpu=ia to --with-cpu=intel.\n\n\t* config/i386/i386.c (cpu_names): Replace \"ia\" with \"intel\".\n\t(processor_alias_table): Likewise.\n\t(ix86_option_override_internal): Likewise.\n\t* config/i386/i386.h (target_cpu_default): Replace\n\tTARGET_CPU_DEFAULT_ia with TARGET_CPU_DEFAULT_intel.\n\n\t* doc/invoke.texi: Replace -mtune=ia with -mtune=intel.\n\nFrom-SVN: r205754", "tree": {"sha": "6af9022dc9606f2b0450266c165f1f10aa230100", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6af9022dc9606f2b0450266c165f1f10aa230100"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/86bb84f1786df77d0bd5087a7d88f028fc22fe53", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/86bb84f1786df77d0bd5087a7d88f028fc22fe53", "html_url": "https://github.com/Rust-GCC/gccrs/commit/86bb84f1786df77d0bd5087a7d88f028fc22fe53", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/86bb84f1786df77d0bd5087a7d88f028fc22fe53/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6b3d1113456722cb2b68a83d5ecdbca748a16055", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6b3d1113456722cb2b68a83d5ecdbca748a16055", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6b3d1113456722cb2b68a83d5ecdbca748a16055"}], "stats": {"total": 42, "additions": 27, "deletions": 15}, "files": [{"sha": "d218d42af3c5fb6840c701dbe2c1c38189dd1fe9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=86bb84f1786df77d0bd5087a7d88f028fc22fe53", "patch": "@@ -1,3 +1,15 @@\n+2013-12-06  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config.gcc: Change --with-cpu=ia to --with-cpu=intel.\n+\n+\t* config/i386/i386.c (cpu_names): Replace \"ia\" with \"intel\".\n+\t(processor_alias_table): Likewise.\n+\t(ix86_option_override_internal): Likewise.\n+\t* config/i386/i386.h (target_cpu_default): Replace\n+\tTARGET_CPU_DEFAULT_ia with TARGET_CPU_DEFAULT_intel.\n+\n+\t* doc/invoke.texi: Replace -mtune=ia with -mtune=intel.\n+\n 2013-12-06  Uros Bizjak  <ubizjak@gmail.com>\n \n \tPR target/59405"}, {"sha": "dc76c82e74709189a6fec35173b135f301c70096", "filename": "gcc/config.gcc", "status": "modified", "additions": 7, "deletions": 7, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=86bb84f1786df77d0bd5087a7d88f028fc22fe53", "patch": "@@ -1398,7 +1398,7 @@ i[34567]86-*-linux* | i[34567]86-*-kfreebsd*-gnu | i[34567]86-*-knetbsd*-gnu | i\n \t\t\tTM_MULTILIB_CONFIG=`echo $TM_MULTILIB_CONFIG | sed 's/^,//'`\n \t\t\tneed_64bit_isa=yes\n \t\t\tcase X\"${with_cpu}\" in\n-\t\t\tXgeneric|Xia|Xatom|Xslm|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver4|Xbdver3|Xbdver2|Xbdver1|Xbtver2|Xbtver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\t\t\t\n+\t\t\tXgeneric|Xintel|Xatom|Xslm|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver4|Xbdver3|Xbdver2|Xbdver1|Xbtver2|Xbtver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\t\t\t\n \t\t\t\t;;\n \t\t\tX)\n \t\t\t\tif test x$with_cpu_64 = x; then\n@@ -1407,7 +1407,7 @@ i[34567]86-*-linux* | i[34567]86-*-kfreebsd*-gnu | i[34567]86-*-knetbsd*-gnu | i\n \t\t\t\t;;\n \t\t\t*)\n \t\t\t\techo \"Unsupported CPU used in --with-cpu=$with_cpu, supported values:\" 1>&2\n-\t\t\t\techo \"generic ia atom slm core2 corei7 corei7-avx nocona x86-64 bdver4 bdver3 bdver2 bdver1 btver2 btver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n+\t\t\t\techo \"generic intel atom slm core2 corei7 corei7-avx nocona x86-64 bdver4 bdver3 bdver2 bdver1 btver2 btver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n \t\t\t\texit 1\n \t\t\t\t;;\n \t\t\tesac\n@@ -1519,7 +1519,7 @@ i[34567]86-*-solaris2* | x86_64-*-solaris2.1[0-9]*)\n \t\ttmake_file=\"$tmake_file i386/t-sol2-64\"\n \t\tneed_64bit_isa=yes\n \t\tcase X\"${with_cpu}\" in\n-\t\tXgeneric|Xia|Xatom|Xslm|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver4|Xbdver3|Xbdver2|Xbdver1|Xbtver2|Xbtver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n+\t\tXgeneric|Xintel|Xatom|Xslm|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver4|Xbdver3|Xbdver2|Xbdver1|Xbtver2|Xbtver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n \t\t\t;;\n \t\tX)\n \t\t\tif test x$with_cpu_64 = x; then\n@@ -1528,7 +1528,7 @@ i[34567]86-*-solaris2* | x86_64-*-solaris2.1[0-9]*)\n \t\t\t;;\n \t\t*)\n \t\t\techo \"Unsupported CPU used in --with-cpu=$with_cpu, supported values:\" 1>&2\n-\t\t\techo \"generic ia atom slm core2 corei7 corei7-avx nocona x86-64 bdver4 bdver3 bdver2 bdver1 btver2 btver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n+\t\t\techo \"generic intel atom slm core2 corei7 corei7-avx nocona x86-64 bdver4 bdver3 bdver2 bdver1 btver2 btver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n \t\t\texit 1\n \t\t\t;;\n \t\tesac\n@@ -1604,7 +1604,7 @@ i[34567]86-*-mingw* | x86_64-*-mingw*)\n \t\t\tif test x$enable_targets = xall; then\n \t\t\t\ttm_defines=\"${tm_defines} TARGET_BI_ARCH=1\"\n \t\t\t\tcase X\"${with_cpu}\" in\n-\t\t\t\tXgeneric|Xia|Xatom|Xslm|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver4|Xbdver3|Xbdver2|Xbdver1|Xbtver2|Xbtver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n+\t\t\t\tXgeneric|Xintel|Xatom|Xslm|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver4|Xbdver3|Xbdver2|Xbdver1|Xbtver2|Xbtver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n \t\t\t\t\t;;\n \t\t\t\tX)\n \t\t\t\t\tif test x$with_cpu_64 = x; then\n@@ -1613,7 +1613,7 @@ i[34567]86-*-mingw* | x86_64-*-mingw*)\n \t\t\t\t\t;;\n \t\t\t\t*)\n \t\t\t\t\techo \"Unsupported CPU used in --with-cpu=$with_cpu, supported values:\" 1>&2\n-\t\t\t\t\techo \"generic ia atom slm core2 corei7 Xcorei7-avx nocona x86-64 bdver4 bdver3 bdver2 bdver1 btver2 btver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n+\t\t\t\t\techo \"generic intel atom slm core2 corei7 Xcorei7-avx nocona x86-64 bdver4 bdver3 bdver2 bdver1 btver2 btver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n \t\t\t\t\texit 1\n \t\t\t\t\t;;\n \t\t\t\tesac\n@@ -3664,7 +3664,7 @@ case \"${target}\" in\n \t\t\t\tesac\n \t\t\t\t# OK\n \t\t\t\t;;\n-\t\t\t\"\" | x86-64 | generic | ia | native \\\n+\t\t\t\"\" | x86-64 | generic | intel | native \\\n \t\t\t| k8 | k8-sse3 | athlon64 | athlon64-sse3 | opteron \\\n \t\t\t| opteron-sse3 | athlon-fx | bdver4 | bdver3 | bdver2 \\\n \t\t\t| bdver1 | btver2 |  btver1 | amdfam10 | barcelona \\"}, {"sha": "5dde632f7e523c565e25c705499b7bb19817aad4", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=86bb84f1786df77d0bd5087a7d88f028fc22fe53", "patch": "@@ -2434,7 +2434,7 @@ static const char *const cpu_names[TARGET_CPU_DEFAULT_max] =\n   \"core-avx2\",\n   \"atom\",\n   \"slm\",\n-  \"ia\",\n+  \"intel\",\n   \"geode\",\n   \"k6\",\n   \"k6-2\",\n@@ -3143,7 +3143,7 @@ ix86_option_override_internal (bool main_args_p,\n \tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3 | PTA_SSSE3\n \t| PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_POPCNT | PTA_AES\n \t| PTA_PCLMUL | PTA_RDRND | PTA_MOVBE | PTA_FXSR},\n-      {\"ia\", PROCESSOR_SLM, CPU_SLM,\n+      {\"intel\", PROCESSOR_SLM, CPU_SLM,\n \tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3 | PTA_SSSE3\n \t| PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_POPCNT | PTA_FXSR},\n       {\"geode\", PROCESSOR_GEODE, CPU_GEODE,\n@@ -3632,8 +3632,8 @@ ix86_option_override_internal (bool main_args_p,\n   if (!strcmp (opts->x_ix86_arch_string, \"generic\"))\n     error (\"generic CPU can be used only for %stune=%s %s\",\n \t   prefix, suffix, sw);\n-  else if (!strcmp (ix86_arch_string, \"ia\"))\n-    error (\"ia CPU can be used only for %stune=%s %s\",\n+  else if (!strcmp (ix86_arch_string, \"intel\"))\n+    error (\"intel CPU can be used only for %stune=%s %s\",\n \t   prefix, suffix, sw);\n   else if (!strncmp (opts->x_ix86_arch_string, \"generic\", 7) || i == pta_size)\n     error (\"bad value (%s) for %sarch=%s %s\","}, {"sha": "7efd1e01f4e49b75d502367f7b058780f1183d91", "filename": "gcc/config/i386/i386.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fconfig%2Fi386%2Fi386.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fconfig%2Fi386%2Fi386.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.h?ref=86bb84f1786df77d0bd5087a7d88f028fc22fe53", "patch": "@@ -626,7 +626,7 @@ enum target_cpu_default\n   TARGET_CPU_DEFAULT_haswell,\n   TARGET_CPU_DEFAULT_atom,\n   TARGET_CPU_DEFAULT_slm,\n-  TARGET_CPU_DEFAULT_ia,\n+  TARGET_CPU_DEFAULT_intel,\n \n   TARGET_CPU_DEFAULT_geode,\n   TARGET_CPU_DEFAULT_k6,"}, {"sha": "76149a3b8ff0e82e3e379ffeb009577d770d9962", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/86bb84f1786df77d0bd5087a7d88f028fc22fe53/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=86bb84f1786df77d0bd5087a7d88f028fc22fe53", "patch": "@@ -14778,11 +14778,11 @@ generic instruction set applicable to all processors.  In contrast,\n @option{-mtune} indicates the processor (or, in this case, collection of\n processors) for which the code is optimized.\n \n-@item ia\n+@item intel\n Produce code optimized for the most current Intel processors, which are\n Haswell and Silvermont for this version of GCC.  If you know the CPU\n on which your code will run, then you should use the corresponding\n-@option{-mtune} or @option{-march} option instead of @option{-mtune=ia}.\n+@option{-mtune} or @option{-march} option instead of @option{-mtune=intel}.\n But, if you want your application performs better on both Haswell and\n Silvermont, then you should use this option.\n \n@@ -14792,7 +14792,7 @@ GCC, code generation controlled by this option will change to reflect\n the most current Intel processors at the time that version of GCC is\n released.\n \n-There is no @option{-march=ia} option because @option{-march} indicates\n+There is no @option{-march=intel} option because @option{-march} indicates\n the instruction set the compiler can use, and there is no common\n instruction set applicable to all processors.  In contrast,\n @option{-mtune} indicates the processor (or, in this case, collection of"}]}