
---------- Begin Simulation Statistics ----------
final_tick                               1774303661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  17282                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886048                       # Number of bytes of host memory used
host_op_rate                                    32576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   578.62                       # Real time elapsed on the host
host_tick_rate                               37469713                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021681                       # Number of seconds simulated
sim_ticks                                 21680802250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        503558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682670                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7349                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032960                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155693                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682670                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526977                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026397                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14441057                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511600                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7400                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545852                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171429                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39027298                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.482975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.695548                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35030248     89.76%     89.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793464      2.03%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372186      0.95%     92.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       560967      1.44%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444196      1.14%     95.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201491      0.52%     95.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74854      0.19%     96.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4040      0.01%     96.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545852      3.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39027298                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.336158                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.336158                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      29997723                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64779134                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607001                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519637                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389333                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820598                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377255                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10602940                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026397                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314896                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36374130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46597                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719595                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778666                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115918                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648875                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.823761                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43334301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.781962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.052130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30655945     70.74%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           702018      1.62%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737864      1.70%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987102      2.28%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260625      2.91%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779623      1.80%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901456      2.08%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745686      1.72%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563982     15.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43334301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16034744                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12332575                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9965                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500213                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.320851                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23363038                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10602940                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7337192                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602014                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090784                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760098                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423577                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57274208                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1418846                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389333                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1335888                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24664                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       321805                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259661                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782960                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42222982                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52844902                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718976                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30357327                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.218703                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56270538                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76784704                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464566                       # number of integer regfile writes
system.switch_cpus.ipc                       0.230619                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.230619                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292533      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629942     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658176      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730930      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259692     16.05%     88.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6872919     11.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57697790                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22796807                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43409957                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19497288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38364961                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3098763                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053707                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181860      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202706      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473010     15.26%     27.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664501     53.72%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       575927     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707213                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118478862                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967680                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57697790                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60180                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16690903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43334301                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.331458                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.379145                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30682915     70.81%     70.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1200242      2.77%     73.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1661677      3.83%     77.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271674      2.93%     80.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2016140      4.65%     85.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1814201      4.19%     89.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173250      5.02%     94.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929509      2.14%     96.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584693      3.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43334301                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.330620                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314978                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14346                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383172                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31195711                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43361584                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8769040                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140956                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024172                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472420                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3270                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155525045                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310627                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532514                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764753                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20873304                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389333                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21386994                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160234                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820709                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157269                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625274                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84540855                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348419                       # The number of ROB writes
system.switch_cpus.timesIdled                     414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506141                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14107                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       124922                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125651                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127046                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       756543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       756543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 756543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24186048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24186048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24186048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252985                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1029935000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1318065000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21680802250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       250466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          260486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          259185                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7995008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           512947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027502                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.163541                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 498840     97.25%     97.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14107      2.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             512947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379224500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          204                       # number of demand (read+write) hits
system.l2.demand_hits::total                      777                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          573                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          204                       # number of overall hits
system.l2.overall_hits::total                     777                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252586                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252985                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252586                       # number of overall misses
system.l2.overall_misses::total                252985                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     32717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20338389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20371106000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     32717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20338389000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20371106000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999193                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999193                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82827.848101                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80520.650392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80522.979623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82827.848101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80520.650392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80522.979623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              124922                       # number of writebacks
system.l2.writebacks::total                    124922                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252981                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     28767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17812529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17841296000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     28767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17812529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17841296000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996922                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72827.848101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70520.650392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70524.252809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72827.848101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70520.650392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70524.252809                       # average overall mshr miss latency
system.l2.replacements                         259185                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5496                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5496                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9809387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9809387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77889.986422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77889.986422                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8549997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8549997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67889.986422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67889.986422                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     32717000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32717000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.409278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82827.848101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82410.579345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     28767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.407216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72827.848101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72827.848101                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10529002000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10529002000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83136.608052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83135.295186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9262532000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9262532000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73136.608052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73136.608052                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2034.873553                       # Cycle average of tags in use
system.l2.tags.total_refs                      497569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    259185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.919745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.013338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.010088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.441826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1991.388652                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.972358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1273515                       # Number of tag accesses
system.l2.tags.data_accesses                  1273515                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16165504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16191040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7995008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7995008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       124922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1166009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    745613738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             746791554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1166009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1171912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      368759786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            368759786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      368759786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1166009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    745613738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1115551340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    124922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176718750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              617435                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124922                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124922                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2730237000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7473630750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10792.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29542.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   229971                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124922                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    724.768110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   535.682300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.863720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3335     10.00%     10.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3027      9.07%     19.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2987      8.95%     28.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          899      2.69%     30.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          908      2.72%     33.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1303      3.91%     37.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1122      3.36%     40.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1954      5.86%     46.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17830     53.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33365                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.971528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.103480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.046371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7416     99.60%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.15%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.772898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.739040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4755     63.86%     63.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.07%     64.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2345     31.49%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      1.69%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      1.33%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               35      0.47%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7446                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16190784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7993024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16190784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7995008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       746.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       368.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    746.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    368.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21680679500                       # Total gap between requests
system.mem_ctrls.avgGap                      57371.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16165504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7993024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1166008.513361169724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 745613737.609732627869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 368668276.562505900860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124922                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12534250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7461096500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 523139750000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31732.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29538.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4187731.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            117852840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62640270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898176300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          324704880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1711157760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8858972490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        865214880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12838719420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.169942                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2126914750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    723840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18830037500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            120387540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             63979905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           908108040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          327226140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1711157760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8844134820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        877709280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12852703485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.814940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2156471750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    723840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18800480500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21680792250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313825                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313815                       # number of overall hits
system.cpu.icache.overall_hits::total         6313825                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1081                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1081                       # number of overall misses
system.cpu.icache.overall_misses::total          1083                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     45834500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45834500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     45834500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45834500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314896                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314896                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42400.092507                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42321.791320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42400.092507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42321.791320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40209500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40209500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 41538.739669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41538.739669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 41538.739669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41538.739669                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313825                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1081                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1083                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     45834500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45834500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314896                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42400.092507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42321.791320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 41538.739669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41538.739669                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.776378                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.222222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.774132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630786                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11838485                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11838486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13309190                       # number of overall hits
system.cpu.dcache.overall_hits::total        13309191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       553425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         553427                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       647576                       # number of overall misses
system.cpu.dcache.overall_misses::total        647578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43129887497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43129887497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43129887497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43129887497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391910                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391913                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956766                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044660                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77932.669281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77932.387645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66602.047477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66601.841781                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3511478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18002                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24376                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             303                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   144.054726                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.412541                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       348398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       348398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       348398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       348398                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16374190497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16374190497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20731657997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20731657997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016545                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016545                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79863.581367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79863.581367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82011.060508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82011.060508                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10014137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10014138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       427482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        427484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33005606500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33005606500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77209.347996                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77208.986769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       348398                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       348398                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6375851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6375851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80621.257144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80621.257144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10124280997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10124280997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80387.802395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80387.802395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9998338997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9998338997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79387.810335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79387.810335                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470705                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470705                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060166                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060166                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4357467500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4357467500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91229.116071                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91229.116071                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774303661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.477072                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12378261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.165542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002269                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.474804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012185                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28166329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28166329                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806934941500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47386                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911040                       # Number of bytes of host memory used
host_op_rate                                   100903                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   844.13                       # Real time elapsed on the host
host_tick_rate                               38656781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032631                       # Number of seconds simulated
sim_ticks                                 32631280500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       418126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        836559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1378627                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           26                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18552                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403216                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136915                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1378627                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       241712                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1628568                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117929                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7187                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5403326                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5177331                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18755                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4614169                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8749707                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     63948617                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.037175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.339663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     49787837     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2395435      3.75%     81.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2326015      3.64%     85.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1044716      1.63%     86.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1626885      2.54%     89.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       727108      1.14%     90.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       897306      1.40%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       529146      0.83%     92.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4614169      7.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     63948617                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.175419                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.175419                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      51544155                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78387303                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2791345                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8629698                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113842                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2014245                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23508942                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5558                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8996344                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2902                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1628568                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4235351                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              60561071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8202                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37255342                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1540                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227684                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.024954                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4416514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1254844                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.570853                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     65093285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.257540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.749996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         52470910     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           432303      0.66%     81.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           755291      1.16%     82.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           929432      1.43%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           819666      1.26%     85.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           563322      0.87%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           788811      1.21%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           370337      0.57%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7963213     12.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     65093285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99739831                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53988820                       # number of floating regfile writes
system.switch_cpus.idleCycles                  169276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28747                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212530                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.171706                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32954159                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8996338                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2364126                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23577322                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           97                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          672                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9803762                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77240321                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23957821                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141672                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76468512                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14393130                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113842                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14400114                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78362                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1514141                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2404122                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2959248                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88259426                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75010646                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622249                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54919380                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.149367                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75850601                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76197146                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10842903                       # number of integer regfile writes
system.switch_cpus.ipc                       0.459682                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.459682                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817852      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16734479     21.84%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14816      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           442      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291622      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          973      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139765      0.18%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6224      0.01%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74420      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          104      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576302     19.03%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663331     13.92%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2915698      3.81%     60.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008714      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21088830     27.53%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7990184     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76610182                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65457847                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127959979                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61952764                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66677326                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3435899                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044849                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63713      1.85%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            776      0.02%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             49      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       324659      9.45%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       690005     20.08%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         271212      7.89%     39.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134001      3.90%     43.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1674179     48.73%     91.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       276916      8.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13770382                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     93805473                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13057882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21478261                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77169150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76610182                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10914433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        15902                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4736426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     65093285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.176929                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.225715                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     46947582     72.12%     72.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2746405      4.22%     76.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2339173      3.59%     79.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2004579      3.08%     83.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2899601      4.45%     87.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2356276      3.62%     91.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2541143      3.90%     94.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1523156      2.34%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1735370      2.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     65093285                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.173876                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4235590                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   354                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        71026                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       976900                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23577322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9803762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36028352                       # number of misc regfile reads
system.switch_cpus.numCycles                 65262561                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18518207                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         573724                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3718733                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8640553                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        117412                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221525872                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77718776                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71240328                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9644290                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23711662                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113842                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      33097866                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9792023                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100572065                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78356699                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          347                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           51                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12574810                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            133181194                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151296407                       # The number of ROB writes
system.switch_cpus.timesIdled                    1921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       185140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887082                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         185143                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  32631280500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             259997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160148                       # Transaction distribution
system.membus.trans_dist::CleanEvict           257973                       # Transaction distribution
system.membus.trans_dist::ReadExReq            158441                       # Transaction distribution
system.membus.trans_dist::ReadExResp           158441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        259997                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1254997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1254997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1254997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37029504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     37029504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37029504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            418438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  418438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              418438                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1542007000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2276559000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32631280500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32631280500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  32631280500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  32631280500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       329182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3466                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          614846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162871                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3622                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1319992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       453568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38977984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39431552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          504032                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10249536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           947650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.195384                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396504                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 762497     80.46%     80.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 185150     19.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             947650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          616041000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         659996499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5433000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  32631280500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1448                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23731                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25179                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1448                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23731                       # number of overall hits
system.l2.overall_hits::total                   25179                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2173                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       416265                       # number of demand (read+write) misses
system.l2.demand_misses::total                 418438                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2173                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       416265                       # number of overall misses
system.l2.overall_misses::total                418438                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    179572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39479438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39659010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    179572000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39479438000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39659010000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443617                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443617                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.600110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.946065                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.943242                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.600110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.946065                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.943242                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82637.827888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94842.078964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94778.700787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82637.827888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94842.078964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94778.700787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160148                       # number of writebacks
system.l2.writebacks::total                    160148                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       416265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            418438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       416265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           418438                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    157842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35316788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35474630000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    157842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35316788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35474630000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.600110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.946065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.943242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.600110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.946065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.943242                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72637.827888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84842.078964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84778.700787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72637.827888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84842.078964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84778.700787                       # average overall mshr miss latency
system.l2.replacements                         504031                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       169034                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           169034                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       169034                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       169034                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3461                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3461                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3461                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3461                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        99230                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         99230                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         4430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4430                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       158441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              158441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  14170359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14170359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.972801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89436.187603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89436.187603                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       158441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         158441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12585949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12585949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.972801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79436.187603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79436.187603                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    179572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.600110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.600110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82637.827888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82637.827888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    157842000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157842000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.600110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.600110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72637.827888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72637.827888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       257824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          257824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25309079000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25309079000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.930353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.930353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98164.170132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98164.170132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       257824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       257824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22730839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22730839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.930353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.930353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88164.170132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88164.170132                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  32631280500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      790920                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    506079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.562839                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     275.143927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.729021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1766.127052                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.134348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.862367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2278179                       # Number of tag accesses
system.l2.tags.data_accesses                  2278179                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32631280500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       139072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     26640960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26780032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       139072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        139072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10249472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10249472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       416265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              418438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160148                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160148                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4261923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    816423983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820685906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4261923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4261923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      314099595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            314099595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      314099595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4261923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    816423983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1134785501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    416187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001225070250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9551                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9551                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              906673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150820                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      418438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160148                       # Number of write requests accepted
system.mem_ctrls.readBursts                    418438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     78                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10353265500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2091800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18197515500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24747.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43497.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   160331                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134885                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                418438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  254612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   83948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       283278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.701177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.844654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.816487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       225809     79.71%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26313      9.29%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12785      4.51%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3773      1.33%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1922      0.68%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1002      0.35%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          713      0.25%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          969      0.34%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9992      3.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       283278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.805570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.686443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    194.495282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9544     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9551                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.767250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.733620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6089     63.75%     63.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              336      3.52%     67.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2494     26.11%     93.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              551      5.77%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.64%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9551                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26775040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10249216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26780032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10249472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       820.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       314.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    314.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32631318000                       # Total gap between requests
system.mem_ctrls.avgGap                      56398.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       139072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     26635968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10249216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4261922.850376650691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 816271001.072115540504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 314091750.092369198799                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       416265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160148                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     68321250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18129194250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 796945115750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31440.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43552.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4976303.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1042361460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            554005485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1545088860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          428729040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2575956240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13564961460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1107286560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20818389105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        637.988727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2725036500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1089660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28816584000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            980314860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            521034525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1442001540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          407222640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2575956240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13429947270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1220982720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20577459795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.605342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3020931750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1089660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28520688750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    54312072750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10544930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10544940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10544930                       # number of overall hits
system.cpu.icache.overall_hits::total        10544940                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5315                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5315                       # number of overall misses
system.cpu.icache.overall_misses::total          5317                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    281822000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    281822000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    281822000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    281822000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10550245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10550257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10550245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10550257                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000504                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53023.894638                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53003.949596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53023.894638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53003.949596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          682                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.652174                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4078                       # number of writebacks
system.cpu.icache.writebacks::total              4078                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          725                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          725                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          725                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          725                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    240566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    240566500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240566500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52411.002179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52411.002179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52411.002179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52411.002179                       # average overall mshr miss latency
system.cpu.icache.replacements                   4078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10544930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10544940                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5315                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5317                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    281822000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    281822000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10550245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10550257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53023.894638                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53003.949596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          725                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          725                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    240566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52411.002179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52411.002179                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.266364                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10549532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2297.371951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.264158                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21105106                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21105106                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39435363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39435364                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41255587                       # number of overall hits
system.cpu.dcache.overall_hits::total        41255588                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1407923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1407925                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1529837                       # number of overall misses
system.cpu.dcache.overall_misses::total       1529839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 112636447603                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112636447603                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 112636447603                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112636447603                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40843286                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40843289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42785424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42785427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034471                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034471                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035756                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035756                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80001.852092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80001.738447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73626.437067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73626.340813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9481939                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            104050                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             307                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    91.128679                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.016287                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       294578                       # number of writebacks
system.cpu.dcache.writebacks::total            294578                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       776652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       776652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       776652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       776652                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55521527603                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55521527603                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  61137237103                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61137237103                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016192                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87951.969286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87951.969286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88248.245280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88248.245280                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30929465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30929466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1119026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1119028                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  87882316500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  87882316500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32048491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32048494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78534.651116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78534.510754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       776568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       776568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31058938500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31058938500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90694.153736                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90694.153736                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24754131103                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24754131103                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85684.971125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85684.971125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24462589103                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24462589103                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84700.443204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84700.443204                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1820224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1820224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       121914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       121914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.062773                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062773                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5615709500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5615709500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91288.599714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91288.599714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806934941500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.744077                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41948377                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.550092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.741849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.030021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.030024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86263642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86263642                       # Number of data accesses

---------- End Simulation Statistics   ----------
