// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_e8X_H__
#define __predict_ensemble_e8X_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_e8X_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_e8X_ram) {
        ram[0] = "0b00111110001010100001100110000111";
        ram[1] = "0b00111101100110001001110101101011";
        ram[2] = "0b00111110010111010110101010011100";
        ram[3] = "0b00111110111010111111111001111110";
        ram[4] = "0b00111110101100111010000111010011";
        ram[5] = "0b10111110010101011100111001011011";
        ram[6] = "0b00111111011101110111111110111111";
        ram[7] = "0b00111110001111111111001011100101";
        ram[8] = "0b10111110001000110010011010011110";
        ram[9] = "0b00111110101111110110000111001100";
        ram[10] = "0b00111110100111100001001110110010";
        ram[11] = "0b00111101100011011111111001110110";
        ram[12] = "0b00111101110110001010011101100001";
        ram[13] = "0b00111101011010000010111110010100";
        ram[14] = "0b10111101100001110001100100101111";
        ram[15] = "0b00111110010000000000011011010001";
        ram[16] = "0b10111101101001110000011101011011";
        ram[17] = "0b00111110111011010011110101000011";
        ram[18] = "0b00111110011100110010001010101111";
        ram[19] = "0b00111101010100110010010100001011";
        ram[20] = "0b00111101010010111011000110101111";
        ram[21] = "0b00111110010101001110010000000000";
        ram[22] = "0b00111110111100111100110100110110";
        ram[23] = "0b10111101000101001001101101100011";
        ram[24] = "0b10111110010001011001101111000011";
        ram[25] = "0b00111101100111000110011111100000";
        ram[26] = "0b00111110100001011010000010011101";
        ram[27] = "0b00111111000001111101010110111011";
        ram[28] = "0b00111111000000001000001100110100";
        ram[29] = "0b10111101100111001001010101111101";
        ram[30] = "0b00111110100000111001010010111000";
        ram[31] = "0b10111101000110100100101011001111";
        ram[32] = "0b00111110100111110110001010010101";
        ram[33] = "0b00111101111101010001010100000101";
        ram[34] = "0b00111111010101011011110011111101";
        ram[35] = "0b10111110101000100100100000110000";
        ram[36] = "0b00111111011001000100100101110111";
        ram[37] = "0b00111110000010000101010010001011";
        ram[38] = "0b00111110000000101011011000101000";
        ram[39] = "0b10111101110011010000010101101100";
        ram[40] = "0b10111110010000110011111001111001";
        ram[41] = "0b10111101111000101000001101001101";
        ram[42] = "0b00111110000000101011001001111101";
        ram[43] = "0b00111100101011101101101110110110";
        ram[44] = "0b00111110100000011001110100100100";
        ram[45] = "0b00111110010101110100010110111111";
        ram[46] = "0b00111101110111100001100001101010";
        ram[47] = "0b00111101010101101111010101000101";
        ram[48] = "0b10111101100010101111000000111001";
        ram[49] = "0b00111110010010111100110101111001";
        ram[50] = "0b00111111000111011110101001010111";
        ram[51] = "0b00111111000101101001010000100101";
        ram[52] = "0b00111110101000000000000000000000";
        ram[53] = "0b00111110111110101010111000101001";
        ram[54] = "0b00111110100010111101011010100110";
        ram[55] = "0b10111101110100001000100010010100";
        ram[56] = "0b10111100100000010100010100001111";
        ram[57] = "0b00111111001101110110000010101111";
        ram[58] = "0b00111111000010100011100000100010";
        ram[59] = "0b00111111011011101001010111001000";
        ram[60] = "0b00111111010001111110111001001110";
        ram[61] = "0b00111111000000001000111010001010";
        ram[62] = "0b00111110001101101001010001000110";
        ram[63] = "0b00111110100000101110100011000000";
        ram[64] = "0b00111110010010110111111011010100";
        ram[65] = "0b10111101110001011010011110001111";
        ram[66] = "0b00111111000010000110110001000100";
        ram[67] = "0b00111111000000100011011111101111";
        ram[68] = "0b00111101110001101011001101111000";
        ram[69] = "0b00111111000110011001101110010001";
        ram[70] = "0b10111110001101001100001010110101";
        ram[71] = "0b00111101001001111011110101001001";
        ram[72] = "0b10111100110101110001011011010011";
        ram[73] = "0b00111101000001011010101000101110";
        ram[74] = "0b00111110110110000010101010111011";
        ram[75] = "0b00111110111111101110101111110110";
        ram[76] = "0b00111111001011100001111010100011";
        ram[77] = "0b00111110111110100111001100001100";
        ram[78] = "0b00111101110011100111000000111011";
        ram[79] = "0b00111111000110001011101000110000";
        ram[80] = "0b10111101100001011111100111011111";
        ram[81] = "0b10111100111111011100100111000101";
        ram[82] = "0b00111100101101101101001000100100";
        ram[83] = "0b10111100000100100101101110111000";
        ram[84] = "0b00111101111010100110111111000110";
        ram[85] = "0b00111111001001001111010111010011";
        ram[86] = "0b00111111001001100101010110110000";
        ram[87] = "0b00111111010101000000100110110011";
        ram[88] = "0b00111110110100010010011101001110";
        ram[89] = "0b00111101001010001000011010011100";
        ram[90] = "0b00111110100010110001011110001011";
        ram[91] = "0b00111110101111111110000011110000";
        ram[92] = "0b00111111001100101010001111011111";
        ram[93] = "0b00111111000000000000000000000000";
        ram[94] = "0b00111110000001101110110010011110";
        ram[95] = "0b00111110001000011010010101000100";
        ram[96] = "0b00111110001001011000100110101101";
        ram[97] = "0b10111100100010101111110001001000";
        ram[98] = "0b10111110001000011000010001111111";
        ram[99] = "0b00111011100000001100111110011110";
        ram[100] = "0b10111100111000001011010011100001";
        ram[101] = "0b10111101100111111101010110001000";
        ram[102] = "0b00111111001000110111101110011110";
        ram[103] = "0b10111101111100101000111100011001";
        ram[104] = "0b10111101000011010000101010101010";
        ram[105] = "0b00111100000110011100001110001011";
        ram[106] = "0b00111101111101111011100111100000";
        ram[107] = "0b00111100110011010100100010001000";
        ram[108] = "0b00111111001101111110001100101010";
        ram[109] = "0b10111101101110010001100100100110";
        ram[110] = "0b00111110001111001101110000000001";
        ram[111] = "0b00111111000101100001110001101001";
        ram[112] = "0b00111111010000011011010110010101";
        ram[113] = "0b00111100100101111001010110110011";
        ram[114] = "0b10111101100110101001010000110110";
        ram[115] = "0b00111111000011010100110100011111";
        ram[116] = "0b00111110010011000011100001101101";
        ram[117] = "0b10111101000101010011101011000101";
        ram[118] = "0b00111110001010000001011011110000";
        ram[119] = "0b00111110111001101001010111111011";
        ram[120] = "0b00111110001001111000100000010010";
        ram[121] = "0b00111110000001000111101111101110";
        ram[122] = "0b00111011110111001110001110011011";
        ram[123] = "0b10111101101011010100011001101111";
        ram[124] = "0b00111110110101010101101010011111";
        ram[125] = "0b10111110000011000100001001100011";
        ram[126] = "0b00111111000101100010111100000110";
        ram[127] = "0b00111111000101110101001000110011";
        ram[128] = "0b00111110111011110100001011111111";
        ram[129] = "0b00111110100011001000010001110011";
        ram[130] = "0b00111111000000111001100001100011";
        ram[131] = "0b10111101100001110100011011001100";
        ram[132] = "0b10111100010010010110100010010100";
        ram[133] = "0b00111100110111000001100000101111";
        ram[134] = "0b00111111000111100100100100001010";
        ram[135] = "0b00111111010100111000000011101101";
        ram[136] = "0b00111111001111011001000111111111";
        ram[137] = "0b00111110010101010101001111101111";
        ram[138] = "0b10111101100111000010001110111000";
        ram[139] = "0b00111110110110100011111101101000";
        ram[140] = "0b00111110111011101111000110011001";
        ram[141] = "0b10111101111011100011000001000100";
        ram[142] = "0b10111101001001010011001100101011";
        ram[143] = "0b10111101100101011101000111000100";
        ram[144] = "0b00111111011010111101101111100100";
        ram[145] = "0b00111101100111110001101101101001";
        ram[146] = "0b00111111001100001101110000010010";
        ram[147] = "0b00111110010011000111001111101111";
        ram[148] = "0b00111110011101101001011010100010";
        ram[149] = "0b00111110111001011111111111000101";
        ram[150] = "0b00111100000101000100001001000010";
        ram[151] = "0b00111110100001010100101110001100";
        ram[152] = "0b00111101010011100110100011100100";
        ram[153] = "0b00111110111110100111101110110011";
        ram[154] = "0b00111111010010000010100110011110";
        ram[155] = "0b10111100100110110101011000110010";
        ram[156] = "0b00111110010000000010110011010100";
        ram[157] = "0b00111100000100001101100111010111";
        ram[158] = "0b00111101100101011010111110110000";
        ram[159] = "0b10111101100111101001001010010010";
        ram[160] = "0b00111110010101000010100100010111";
        ram[161] = "0b00111101010001001100001001110010";
        ram[162] = "0b00111101111011010101110001110100";
        ram[163] = "0b00111101000011100101001011011111";
        ram[164] = "0b00111110111100001010011110000011";
        ram[165] = "0b00111110011000010111001010101100";
        ram[166] = "0b00111101011100101110001110000010";
        ram[167] = "0b00111100101110010001101100111111";
        ram[168] = "0b10111101010001111011001101010011";
        ram[169] = "0b00111101010010101111100000010110";
        ram[170] = "0b10111011110000110101010001111110";
        ram[171] = "0b00111101010111111101011010010101";
        ram[172] = "0b00111110110111011010000111001011";
        ram[173] = "0b10111101011000100110001111011000";
        ram[174] = "0b10111100011101111011010110101111";
        ram[175] = "0b10111100100110111011111100001110";
        ram[176] = "0b00111100100001100100110010110110";
        ram[177] = "0b00111100101010011101000111110110";
        ram[178] = "0b10111100101110010011110011001101";
        for (unsigned i = 179; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_e8X) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_e8X_ram* meminst;


SC_CTOR(predict_ensemble_e8X) {
meminst = new predict_ensemble_e8X_ram("predict_ensemble_e8X_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_e8X() {
    delete meminst;
}


};//endmodule
#endif
