$date
	Fri Oct  9 05:28:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DLatch_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # d $end
$var reg 1 $ e $end
$scope module test $end
$var wire 1 # d $end
$var wire 1 $ e $end
$var wire 1 % r $end
$var wire 1 & s $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$scope module rs $end
$var wire 1 % r $end
$var wire 1 & s $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
1$
1#
1"
0!
$end
#1
1!
0"
0%
1&
0#
#2
1#
0$
