- name: IBS_OP_DATA3
  long_name: "IBS Op Data 3"
  purpose: |
       "
       MSRC001_1037 [IBS Op Data 3] (Core::X86::Msr::IBS_OP_DATA3)

       If a load or store operation crosses a 256-bit boundary, the data returned in this register is the data for the access to the 
       data below the 256-bit boundary.
       "
  size: 64
  arch: amd64
  
  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0xC0011037

      - name: wrmsr
        is_write: True
        address: 0xC0011037 

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the AMD architecture"
        size: 64

        fields:
            - name: IbsLdOp
              long_name: "load op"
              lsb: 0
              msb: 0
              readable: True 
              writable: True

            - name: IbsStOp
              long_name: "sore op"
              lsb: 1
              msb: 1
              readable: True 
              writable: True

            - name: IbsDcL1tlbMiss
              long_name: "data cache L1TLB miss"
              lsb: 2
              msb: 2
              readable: True 
              writable: True

            - name: IbsDcL2TlbMiss
              long_name: "data cache L2TLB miss"
              lsb: 3
              msb: 3
              readable: True 
              writable: True

            - name: IbsDcL1TlbHit2M
              long_name: "data cache L1TLB hit in 2M page"
              lsb: 4
              msb: 4
              readable: True 
              writable: True

            - name: IbsDcL1tlbMiss
              long_name: "data cache L1TLB miss"
              lsb: 5
              msb: 5
              readable: True 
              writable: True

            - name: IbsDcL2tlbHit2M
              long_name: "data cache L2TLB hit in 2M page"
              lsb: 6
              msb: 6
              readable: True 
              writable: True

            - name: IbsDcMiss
              long_name: "data cache miss"
              lsb: 7
              msb: 7
              readable: True 
              writable: True

            - name: IbsDcMisAcc
              long_name: "misaligned access"
              lsb: 8
              msb: 8
              readable: True 
              writable: True

            - name: IbsDcWcMemAcc
              long_name: "WC memory access"
              lsb: 13
              msb: 13
              readable: True 
              writable: True

            - name: IbsDcUcMemAcc
              long_name: "UC memory access"
              lsb: 14
              msb: 14
              readable: True 
              writable: True

            - name: IbsDcLockedOp
              long_name: "locked operation"
              lsb: 15
              msb: 15
              readable: True 
              writable: True

            - name: DcMissNoMabAlloc
              long_name: "DC miss with no MAB allocated"
              lsb: 16
              msb: 16
              readable: True 
              writable: True

            - name: IbsDcLinAddrValid
              long_name: "data cache linear address valid"
              lsb: 17
              msb: 17
              readable: True 
              writable: True

            - name: IbsDcPhyAddrValid
              long_name: "data cache physical address valid"
              lsb: 18
              msb: 18
              readable: True 
              writable: True

            - name: IbsDcL2TlbHit1G
              long_name: "data cache physical address valid"
              lsb: 19
              msb: 19
              readable: True 
              writable: True

            - name: IbsL2Miss
              long_name: "L2 cache miss for the sampled operation"
              lsb: 20
              msb: 20
              readable: True 
              writable: True

            - name: IbsSwPf
              long_name: "software prefetch"
              lsb: 21
              msb: 21
              readable: True 
              writable: True

            - name: IbsOpMemWidth
              long_name: "load/store size in bytes"
              lsb: 22
              msb: 25
              readable: True 
              writable: True

            - name: IbsOpDcMissOpenMemReqs
              long_name: "outstanding memory requests on DC fill"
              lsb: 26
              msb: 31
              readable: True 
              writable: True

            - name: IbsDcMissLat
              long_name: "data cache miss latency"
              lsb: 32
              msb: 47
              readable: True 
              writable: True

            - name: IbsTlbRefillLat
              long_name: "L1 DTLB refill latency"
              lsb: 48
              msb: 63
              readable: True 
              writable: True
