// Seed: 3255002368
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    output id_3
);
  assign id_1 = id_2;
  reg id_4;
  always @(id_4 or posedge id_4 === id_4) begin
    id_1 <= id_4;
  end
endmodule
