0.6
2018.2
Jun 14 2018
20:41:02
C:/Xilinx/Vivado/2018.2/layouts/workspace/6th_exercise/6th_exercise.sim/sim_1/synth/func/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/6th_exercise/6th_exercise.sim/sim_1/synth/func/xsim/sim_debayering_func_synth.vhd,1685194087,vhdl,,,,\debayering_fifo_generator_0_0__blk_mem_gen_generic_cstr\;\debayering_fifo_generator_0_0__blk_mem_gen_prim_width\;\debayering_fifo_generator_0_0__blk_mem_gen_prim_wrapper\;\debayering_fifo_generator_0_0__blk_mem_gen_top\;\debayering_fifo_generator_0_0__blk_mem_gen_v8_4_1\;\debayering_fifo_generator_0_0__blk_mem_gen_v8_4_1_synth\;\debayering_fifo_generator_0_0__compare\;\debayering_fifo_generator_0_0__compare_0\;\debayering_fifo_generator_0_0__compare_1\;\debayering_fifo_generator_0_0__compare_2\;\debayering_fifo_generator_0_0__fifo_generator_ramfifo\;\debayering_fifo_generator_0_0__fifo_generator_top\;\debayering_fifo_generator_0_0__fifo_generator_v13_2_2\;\debayering_fifo_generator_0_0__fifo_generator_v13_2_2_synth\;\debayering_fifo_generator_0_0__memory\;\debayering_fifo_generator_0_0__rd_bin_cntr\;\debayering_fifo_generator_0_0__rd_logic\;\debayering_fifo_generator_0_0__rd_status_flags_ss\;\debayering_fifo_generator_0_0__wr_bin_cntr\;\debayering_fifo_generator_0_0__wr_logic\;\debayering_fifo_generator_0_0__wr_status_flags_ss\;\debayering_fifo_generator_0_2__blk_mem_gen_generic_cstr\;\debayering_fifo_generator_0_2__blk_mem_gen_prim_width\;\debayering_fifo_generator_0_2__blk_mem_gen_prim_wrapper\;\debayering_fifo_generator_0_2__blk_mem_gen_top\;\debayering_fifo_generator_0_2__blk_mem_gen_v8_4_1\;\debayering_fifo_generator_0_2__blk_mem_gen_v8_4_1_synth\;\debayering_fifo_generator_0_2__compare\;\debayering_fifo_generator_0_2__compare_0\;\debayering_fifo_generator_0_2__compare_1\;\debayering_fifo_generator_0_2__compare_2\;\debayering_fifo_generator_0_2__fifo_generator_ramfifo\;\debayering_fifo_generator_0_2__fifo_generator_top\;\debayering_fifo_generator_0_2__fifo_generator_v13_2_2\;\debayering_fifo_generator_0_2__fifo_generator_v13_2_2_synth\;\debayering_fifo_generator_0_2__memory\;\debayering_fifo_generator_0_2__rd_bin_cntr\;\debayering_fifo_generator_0_2__rd_logic\;\debayering_fifo_generator_0_2__rd_status_flags_ss\;\debayering_fifo_generator_0_2__wr_bin_cntr\;\debayering_fifo_generator_0_2__wr_logic\;\debayering_fifo_generator_0_2__wr_status_flags_ss\;debayering;debayering_calc_part_0_0;debayering_calc_part_0_0_calc_color;debayering_calc_part_0_0_calc_part;debayering_calc_part_0_0_dff_matrix;debayering_fifo_generator_0_0;debayering_fifo_generator_0_1;debayering_fifo_generator_0_1_blk_mem_gen_generic_cstr;debayering_fifo_generator_0_1_blk_mem_gen_prim_width;debayering_fifo_generator_0_1_blk_mem_gen_prim_wrapper;debayering_fifo_generator_0_1_blk_mem_gen_top;debayering_fifo_generator_0_1_blk_mem_gen_v8_4_1;debayering_fifo_generator_0_1_blk_mem_gen_v8_4_1_synth;debayering_fifo_generator_0_1_compare;debayering_fifo_generator_0_1_compare_0;debayering_fifo_generator_0_1_compare_1;debayering_fifo_generator_0_1_compare_2;debayering_fifo_generator_0_1_fifo_generator_ramfifo;debayering_fifo_generator_0_1_fifo_generator_top;debayering_fifo_generator_0_1_fifo_generator_v13_2_2;debayering_fifo_generator_0_1_fifo_generator_v13_2_2_synth;debayering_fifo_generator_0_1_memory;debayering_fifo_generator_0_1_rd_bin_cntr;debayering_fifo_generator_0_1_rd_logic;debayering_fifo_generator_0_1_rd_status_flags_ss;debayering_fifo_generator_0_1_wr_bin_cntr;debayering_fifo_generator_0_1_wr_logic;debayering_fifo_generator_0_1_wr_status_flags_ss;debayering_fifo_generator_0_2;debayering_fsm_0_0;debayering_fsm_0_0_fsm;debayering_wrapper,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/6th_exercise/6th_exercise.srcs/sim_1/new/sim_debayering.vhd,1685191468,vhdl,,,,sim_debayering,,,,,,,,
