/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_MISC_5_H__
#define BCHP_SDS_MISC_5_H__

/***************************************************************************
 *SDS_MISC_5 - SDS MISC Register Set
 ***************************************************************************/
#define BCHP_SDS_MISC_5_REVID                    0x04500700 /* Revision ID */
#define BCHP_SDS_MISC_5_IICTL1                   0x04500720 /* MI2C Control Register 1 */
#define BCHP_SDS_MISC_5_IICTL2                   0x04500724 /* MI2C Control Register 2 */
#define BCHP_SDS_MISC_5_IICCNT                   0x04500728 /* MI2C Byte Count */
#define BCHP_SDS_MISC_5_IICHPA                   0x0450072c /* MI2C Chip Address */
#define BCHP_SDS_MISC_5_MIICTX1                  0x04500730 /* MI2C TX Data Register 1 */
#define BCHP_SDS_MISC_5_MIICTX2                  0x04500734 /* MI2C TX Data Register 2 */
#define BCHP_SDS_MISC_5_MIICRX1                  0x04500738 /* MI2C RX Data Register 1 */
#define BCHP_SDS_MISC_5_MIICRX2                  0x0450073c /* MI2C RX Data Register 2 */
#define BCHP_SDS_MISC_5_MI2CSA                   0x04500740 /* MI2C Status */
#define BCHP_SDS_MISC_5_TMRCTL                   0x04500750 /* Timer Control (Formerly, BCKTMR) */
#define BCHP_SDS_MISC_5_GENTMR3                  0x04500754 /* General Timer 3 Start Count */
#define BCHP_SDS_MISC_5_GENTMR2                  0x04500758 /* General Timer 2 Start Count */
#define BCHP_SDS_MISC_5_GENTMR1                  0x0450075c /* General Timer 1 Start Count */
#define BCHP_SDS_MISC_5_BERTMR                   0x04500760 /* BERT Timer Start Count */
#define BCHP_SDS_MISC_5_BTMR                     0x04500764 /* Baud Clock Timer Start Count */
#define BCHP_SDS_MISC_5_TPDIR                    0x04500768 /* Testport I/O direction register */
#define BCHP_SDS_MISC_5_TPODS                    0x0450076c /* Testport output data select register 3 */
#define BCHP_SDS_MISC_5_TPDS                     0x04500770 /* Testport data select register */
#define BCHP_SDS_MISC_5_TPCTL1                   0x04500774 /* Testport control register 1 */
#define BCHP_SDS_MISC_5_TPCTL2                   0x04500778 /* Testport control register 2 */
#define BCHP_SDS_MISC_5_TPCTL3                   0x0450077c /* Testport control register 3 */
#define BCHP_SDS_MISC_5_TPOUT                    0x04500780 /* Testport client mux */
#define BCHP_SDS_MISC_5_IFXMTCTL                 0x04500784 /* Receiver to AFEC interface LFSR and transmitter control */
#define BCHP_SDS_MISC_5_MISCTL                   0x04500790 /* Miscellaneous control */
#define BCHP_SDS_MISC_5_INTR_RAW_STS0            0x04500794 /* Raw interrupt status 0 */
#define BCHP_SDS_MISC_5_INTR_RAW_STS1            0x04500798 /* Raw interrupt status 1 */

#endif /* #ifndef BCHP_SDS_MISC_5_H__ */

/* End of File */
