// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/30/2020 10:01:53"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Datapath (
	Qm1,
	CLK,
	uOP,
	A,
	AOP,
	DAT1,
	DAT3,
	Product,
	Multiplicand,
	Multplier,
	DAT2,
	CO,
	OVF,
	Z,
	N,
	ALUOUT,
	Q);
output 	Qm1;
input 	CLK;
input 	[4:0] uOP;
output 	[7:0] A;
input 	[2:0] AOP;
input 	[7:0] DAT1;
input 	[7:0] DAT3;
output 	[15:0] Product;
input 	[7:0] Multiplicand;
input 	[7:0] Multplier;
input 	[7:0] DAT2;
output 	CO;
output 	OVF;
output 	Z;
output 	N;
output 	[7:0] ALUOUT;
output 	[7:0] Q;

// Design Ports Information
// Qm1	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[7]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[6]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[5]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[4]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[3]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[2]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[1]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[0]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[15]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[14]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[13]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[12]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[11]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[10]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[9]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[8]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[7]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[6]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[5]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[4]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[3]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[2]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[1]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[0]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CO	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OVF	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Z	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// N	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[7]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[6]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[5]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[4]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[3]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[2]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[1]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[0]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[7]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[6]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[5]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[4]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[3]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[2]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[1]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q[0]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DAT3[7]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT3[6]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT3[5]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT3[4]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT3[3]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT3[2]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT3[1]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT3[0]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AOP[0]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AOP[1]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AOP[2]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[7]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[6]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[5]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[3]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[2]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[1]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multplier[0]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// uOP[3]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// uOP[2]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// uOP[1]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// uOP[4]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[7]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[7]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// uOP[0]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[6]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[4]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[3]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[2]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[1]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT1[0]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[6]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[5]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[4]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[3]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[2]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[1]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAT2[0]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[7]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[6]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[5]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[4]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[3]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[1]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Multiplicand[0]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Multiplier|Subtractor|Add0~2_combout ;
wire \Multiplier|Subtractor|Add0~4_combout ;
wire \Multiplier|Subtractor|Add0~6_combout ;
wire \MUX_B|Mux1~0_combout ;
wire \MUX_B|Mux3~0_combout ;
wire \MUX_B|Mux4~0_combout ;
wire \MUX_A|Mux2~0_combout ;
wire \MUX_A|Mux4~1_combout ;
wire \ALU|Mux12~0_combout ;
wire \ALU|temp~19_combout ;
wire \MUX_B|Mux5~1_combout ;
wire \ALU|Mux13~0_combout ;
wire \ALU|temp~23_combout ;
wire \MULSEL_A|Output[6]~2_combout ;
wire \REG_A|Q~1_combout ;
wire \REG_A|Q~6_combout ;
wire \inst1|Selector8~0_combout ;
wire \REG_Q|Q~8_combout ;
wire \ALU|Mux4~0_combout ;
wire \ALU|Mux5~0_combout ;
wire \inst1|Selector0~1_combout ;
wire \inst1|Count[3]~0_combout ;
wire \inst1|Count[3]~1_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \inst1|Selector2~1_combout ;
wire \inst1|LDA~0_combout ;
wire \inst1|Count[0]~4_combout ;
wire \inst1|Count[1]~2_combout ;
wire \inst1|Count[2]~3_combout ;
wire \inst1|Selector2~0_combout ;
wire \inst1|Selector2~2_combout ;
wire \inst1|Equal0~0_combout ;
wire \inst1|LDA~1_combout ;
wire \inst1|LDA~2_combout ;
wire \inst1|LDQ~regout ;
wire \REG_Qm1|Q~0_combout ;
wire \inst1|Selector5~1_combout ;
wire \inst1|Selector0~2_combout ;
wire \inst1|Selector0~3_combout ;
wire \inst1|RST~regout ;
wire \REG_Qm1|Q~regout ;
wire \inst1|SRSEL~0_combout ;
wire \inst1|SRSEL~1_combout ;
wire \inst1|SRSEL~regout ;
wire \inst1|Selector10~0_combout ;
wire \~GND~combout ;
wire \inst1|BSEL[1]~1_combout ;
wire \inst1|Selector6~1_combout ;
wire \inst1|SL~0_combout ;
wire \inst1|SL~regout ;
wire \REG_A|Q~0_combout ;
wire \inst1|Selector0~0_combout ;
wire \inst1|Selector1~0_combout ;
wire \inst1|LDA~regout ;
wire \REG_M|Q~0_combout ;
wire \inst1|LDM~regout ;
wire \REG_M|Q[4]~1_combout ;
wire \inst1|Selector8~1_combout ;
wire \MUX_B|Mux0~1_combout ;
wire \inst1|Selector6~0_combout ;
wire \inst1|BSEL[1]~0_combout ;
wire \inst1|MULST~0_combout ;
wire \inst1|MULST~regout ;
wire \Multiplier|Q~6_combout ;
wire \Multiplier|Q_1~0_combout ;
wire \Multiplier|Q_1~regout ;
wire \Multiplier|M[7]~feeder_combout ;
wire \Multiplier|M[6]~feeder_combout ;
wire \Multiplier|M[5]~feeder_combout ;
wire \Multiplier|M[4]~feeder_combout ;
wire \Multiplier|M[3]~feeder_combout ;
wire \Multiplier|Adder|Add0~1 ;
wire \Multiplier|Adder|Add0~2_combout ;
wire \Multiplier|Adder|Add0~28_combout ;
wire \Multiplier|Adder|Add0~3 ;
wire \Multiplier|Adder|Add0~5 ;
wire \Multiplier|Adder|Add0~6_combout ;
wire \Multiplier|Adder|Add0~24_combout ;
wire \Multiplier|Adder|Add0~25_combout ;
wire \Multiplier|Adder|Add0~4_combout ;
wire \Multiplier|Adder|Add0~26_combout ;
wire \Multiplier|Adder|Add0~27_combout ;
wire \Multiplier|Adder|Add0~29_combout ;
wire \Multiplier|Subtractor|Add0~1 ;
wire \Multiplier|Subtractor|Add0~3 ;
wire \Multiplier|Subtractor|Add0~5 ;
wire \Multiplier|Subtractor|Add0~7 ;
wire \Multiplier|Subtractor|Add0~9 ;
wire \Multiplier|Subtractor|Add0~11 ;
wire \Multiplier|Subtractor|Add0~13 ;
wire \Multiplier|Subtractor|Add0~14_combout ;
wire \Multiplier|Adder|Add0~7 ;
wire \Multiplier|Adder|Add0~9 ;
wire \Multiplier|Adder|Add0~11 ;
wire \Multiplier|Adder|Add0~13 ;
wire \Multiplier|Adder|Add0~14_combout ;
wire \Multiplier|Adder|Add0~16_combout ;
wire \Multiplier|Adder|Add0~17_combout ;
wire \inst1|Selector3~0_combout ;
wire \inst1|MULSEL~0_combout ;
wire \inst1|Selector3~1_combout ;
wire \inst1|MULSEL~regout ;
wire \REG_Q|Q[1]~0_combout ;
wire \Multiplier|Subtractor|Add0~12_combout ;
wire \Multiplier|Adder|Add0~12_combout ;
wire \Multiplier|Adder|Add0~18_combout ;
wire \Multiplier|Adder|Add0~19_combout ;
wire \Multiplier|Adder|Add0~10_combout ;
wire \Multiplier|Subtractor|Add0~10_combout ;
wire \Multiplier|Adder|Add0~20_combout ;
wire \Multiplier|Adder|Add0~21_combout ;
wire \REG_Q|Q~9_combout ;
wire \inst1|Selector9~0_combout ;
wire \inst1|Selector9~1_combout ;
wire \inst1|SR~regout ;
wire \REG_Q|Q[1]~3_combout ;
wire \REG_Q|Q~6_combout ;
wire \REG_Q|Q~7_combout ;
wire \REG_Q|Q~4_combout ;
wire \REG_Q|Q~5_combout ;
wire \REG_Q|Q~1_combout ;
wire \inst1|Selector7~0_combout ;
wire \REG_M|Q~8_combout ;
wire \MUX_B|Mux7~0_combout ;
wire \REG_Q|Q~14_combout ;
wire \REG_Q|Q~12_combout ;
wire \REG_Q|Q~13_combout ;
wire \REG_Q|Q~15_combout ;
wire \REG_Q|Q~16_combout ;
wire \REG_Q|Q~17_combout ;
wire \inst1|Selector5~0_combout ;
wire \MUX_A|Mux7~0_combout ;
wire \ALU|Mux15~0_combout ;
wire \ALU|Mux15~1_combout ;
wire \ALU|Mux15~2_combout ;
wire \MULSEL_A|Output[0]~9_combout ;
wire \REG_A|Q~8_combout ;
wire \Multiplier|Adder|Add0~0_combout ;
wire \Multiplier|Subtractor|Add0~0_combout ;
wire \Multiplier|Adder|Add0~30_combout ;
wire \Multiplier|Adder|Add0~31_combout ;
wire \Multiplier|Q[7]~feeder_combout ;
wire \Multiplier|Q~0_combout ;
wire \Multiplier|Q~1_combout ;
wire \Multiplier|Q~2_combout ;
wire \REG_M|Q~4_combout ;
wire \MUX_B|Mux3~1_combout ;
wire \MUX_A|Mux3~1_combout ;
wire \ALU|Mux11~0_combout ;
wire \MUX_A|Mux3~0_combout ;
wire \ALU|temp~15_combout ;
wire \REG_Q|Q~10_combout ;
wire \Multiplier|Subtractor|Add0~8_combout ;
wire \Multiplier|Adder|Add0~8_combout ;
wire \Multiplier|Adder|Add0~22_combout ;
wire \Multiplier|Adder|Add0~23_combout ;
wire \REG_Q|Q~11_combout ;
wire \MUX_A|Mux4~0_combout ;
wire \MUX_A|Mux5~0_combout ;
wire \MUX_A|Mux6~0_combout ;
wire \ALU|neg_a[0]~1_cout ;
wire \ALU|neg_a[1]~3 ;
wire \ALU|neg_a[2]~5 ;
wire \ALU|neg_a[3]~7 ;
wire \ALU|neg_a[4]~8_combout ;
wire \ALU|Mux1~0_combout ;
wire \ALU|Mux1~0clkctrl_outclk ;
wire \ALU|neg_a[2]~4_combout ;
wire \MUX_A|Mux5~1_combout ;
wire \ALU|Mux5~1_combout ;
wire \REG_M|Q~7_combout ;
wire \MUX_B|Mux6~1_combout ;
wire \ALU|neg_b[0]~1_cout ;
wire \ALU|neg_b[1]~2_combout ;
wire \ALU|Mux6~0_combout ;
wire \ALU|temp~24_combout ;
wire \MUX_A|Mux6~1_combout ;
wire \ALU|neg_a[1]~2_combout ;
wire \ALU|Mux6~1_combout ;
wire \ALU|Mux6~2_combout ;
wire \ALU|Mux5~2_combout ;
wire \ALU|neg_a[3]~6_combout ;
wire \ALU|Mux4~1_combout ;
wire \ALU|Mux4~2_combout ;
wire \ALU|temp~12_combout ;
wire \ALU|temp~13_combout ;
wire \ALU|temp~14_combout ;
wire \ALU|Mux11~1_combout ;
wire \ALU|Mux11~2_combout ;
wire \ALU|Mux11~3_combout ;
wire \MULSEL_A|Output[4]~5_combout ;
wire \REG_A|Q~9_combout ;
wire \REG_A|Q[6]~5_combout ;
wire \REG_A|Q~10_combout ;
wire \Multiplier|Q~3_combout ;
wire \ALU|neg_b[1]~3 ;
wire \ALU|neg_b[2]~5 ;
wire \ALU|neg_b[3]~6_combout ;
wire \ALU|temp~16_combout ;
wire \REG_M|Q~5_combout ;
wire \MUX_B|Mux4~1_combout ;
wire \ALU|temp~17_combout ;
wire \ALU|temp~18_combout ;
wire \ALU|Mux12~1_combout ;
wire \ALU|Mux12~2_combout ;
wire \ALU|Mux12~3_combout ;
wire \MULSEL_A|Output[3]~6_combout ;
wire \REG_A|Q~11_combout ;
wire \REG_A|Q~12_combout ;
wire \Multiplier|Q~4_combout ;
wire \REG_M|Q~6_combout ;
wire \MUX_B|Mux5~0_combout ;
wire \ALU|temp~20_combout ;
wire \ALU|temp~22_combout ;
wire \ALU|neg_b[2]~4_combout ;
wire \ALU|temp~21_combout ;
wire \ALU|Mux13~1_combout ;
wire \ALU|Mux13~2_combout ;
wire \ALU|Mux13~3_combout ;
wire \MULSEL_A|Output[2]~7_combout ;
wire \REG_A|Q~13_combout ;
wire \REG_A|Q~14_combout ;
wire \Multiplier|Q~5_combout ;
wire \ALU|Mux14~0_combout ;
wire \MUX_B|Mux6~0_combout ;
wire \ALU|temp~11_combout ;
wire \ALU|temp~8_combout ;
wire \ALU|temp~9_combout ;
wire \ALU|temp~10_combout ;
wire \ALU|Mux14~1_combout ;
wire \ALU|Mux14~2_combout ;
wire \ALU|Mux14~3_combout ;
wire \MULSEL_A|Output[1]~8_combout ;
wire \REG_A|Q~15_combout ;
wire \REG_A|Q~16_combout ;
wire \REG_A|Q~17_combout ;
wire \REG_Q|Q~2_combout ;
wire \MUX_A|Mux0~0_combout ;
wire \ALU|Mux8~2_combout ;
wire \MULSEL_A|Output[7]~0_combout ;
wire \MUX_A|Mux0~1_combout ;
wire \ALU|Mux8~8_combout ;
wire \ALU|Mux8~3_combout ;
wire \MUX_A|Mux1~0_combout ;
wire \ALU|neg_a[4]~9 ;
wire \ALU|neg_a[5]~11 ;
wire \ALU|neg_a[6]~13 ;
wire \ALU|neg_a[7]~14_combout ;
wire \MUX_B|Mux0~0_combout ;
wire \ALU|neg_b[3]~7 ;
wire \ALU|neg_b[4]~9 ;
wire \ALU|neg_b[5]~11 ;
wire \ALU|neg_b[6]~13 ;
wire \ALU|neg_b[7]~14_combout ;
wire \REG_M|Q~2_combout ;
wire \MUX_B|Mux1~1_combout ;
wire \ALU|neg_b[6]~12_combout ;
wire \ALU|Mux0~0_combout ;
wire \ALU|neg_b[4]~8_combout ;
wire \ALU|Mux3~0_combout ;
wire \ALU|Mux3~1_combout ;
wire \ALU|Mux3~2_combout ;
wire \REG_M|Q~3_combout ;
wire \MUX_B|Mux2~1_combout ;
wire \ALU|neg_b[5]~10_combout ;
wire \ALU|Mux2~0_combout ;
wire \ALU|neg_a[5]~10_combout ;
wire \MUX_A|Mux2~1_combout ;
wire \ALU|Mux2~1_combout ;
wire \ALU|Mux2~2_combout ;
wire \MUX_A|Mux1~1_combout ;
wire \ALU|neg_a[6]~12_combout ;
wire \ALU|Mux0~1_combout ;
wire \ALU|Mux0~2_combout ;
wire \ALU|Mux8~4_combout ;
wire \ALU|Mux8~5_combout ;
wire \ALU|Mux8~6_combout ;
wire \MULSEL_A|Output[7]~1_combout ;
wire \REG_A|Q~2_combout ;
wire \ALU|Mux10~0_combout ;
wire \MUX_B|Mux2~0_combout ;
wire \ALU|temp~3_combout ;
wire \ALU|temp~0_combout ;
wire \ALU|temp~2_combout ;
wire \ALU|temp~1_combout ;
wire \ALU|Mux10~1_combout ;
wire \ALU|Mux10~2_combout ;
wire \ALU|Mux10~3_combout ;
wire \MULSEL_A|Output[5]~4_combout ;
wire \REG_A|Q~7_combout ;
wire \REG_A|Q~3_combout ;
wire \ALU|Mux9~2_combout ;
wire \ALU|temp~7_combout ;
wire \ALU|temp~4_combout ;
wire \ALU|temp~6_combout ;
wire \ALU|temp~5_combout ;
wire \ALU|Mux9~0_combout ;
wire \ALU|Mux9~1_combout ;
wire \MULSEL_A|Output[6]~3_combout ;
wire \REG_A|Q~4_combout ;
wire \ALU|Mux16~2_combout ;
wire \ALU|Mux16~3_combout ;
wire \ALU|Mux16~4_combout ;
wire \ALU|Mux16~0_combout ;
wire \ALU|Mux16~1_combout ;
wire \ALU|Mux16~5_combout ;
wire \ALU|ovf~combout ;
wire \ALU|Mux8~7_combout ;
wire \ALU|Equal0~1_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|Equal0~2_combout ;
wire [7:0] \Multplier~combout ;
wire [1:0] \inst1|BSEL ;
wire [2:0] \AOP~combout ;
wire [4:0] \uOP~combout ;
wire [7:0] \DAT3~combout ;
wire [7:0] \REG_Q|Q ;
wire [7:0] \Multiplier|Q ;
wire [7:0] \Multiplier|A ;
wire [7:0] \DAT1~combout ;
wire [7:0] \REG_M|Q ;
wire [3:0] \inst1|Count ;
wire [1:0] \inst1|ASEL ;
wire [7:0] \REG_A|Q ;
wire [7:0] \ALU|carry ;
wire [7:0] \DAT2~combout ;
wire [7:0] \Multiplicand~combout ;
wire [7:0] \Multiplier|M ;


// Location: LCCOMB_X93_Y49_N2
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~2 (
// Equation(s):
// \Multiplier|Subtractor|Add0~2_combout  = (\Multiplier|A [1] & ((\Multiplier|M [1] & (!\Multiplier|Subtractor|Add0~1 )) # (!\Multiplier|M [1] & (\Multiplier|Subtractor|Add0~1  & VCC)))) # (!\Multiplier|A [1] & ((\Multiplier|M [1] & 
// ((\Multiplier|Subtractor|Add0~1 ) # (GND))) # (!\Multiplier|M [1] & (!\Multiplier|Subtractor|Add0~1 ))))
// \Multiplier|Subtractor|Add0~3  = CARRY((\Multiplier|A [1] & (\Multiplier|M [1] & !\Multiplier|Subtractor|Add0~1 )) # (!\Multiplier|A [1] & ((\Multiplier|M [1]) # (!\Multiplier|Subtractor|Add0~1 ))))

	.dataa(\Multiplier|A [1]),
	.datab(\Multiplier|M [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~1 ),
	.combout(\Multiplier|Subtractor|Add0~2_combout ),
	.cout(\Multiplier|Subtractor|Add0~3 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~2 .lut_mask = 16'h694D;
defparam \Multiplier|Subtractor|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N4
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~4 (
// Equation(s):
// \Multiplier|Subtractor|Add0~4_combout  = ((\Multiplier|A [2] $ (\Multiplier|M [2] $ (\Multiplier|Subtractor|Add0~3 )))) # (GND)
// \Multiplier|Subtractor|Add0~5  = CARRY((\Multiplier|A [2] & ((!\Multiplier|Subtractor|Add0~3 ) # (!\Multiplier|M [2]))) # (!\Multiplier|A [2] & (!\Multiplier|M [2] & !\Multiplier|Subtractor|Add0~3 )))

	.dataa(\Multiplier|A [2]),
	.datab(\Multiplier|M [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~3 ),
	.combout(\Multiplier|Subtractor|Add0~4_combout ),
	.cout(\Multiplier|Subtractor|Add0~5 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~4 .lut_mask = 16'h962B;
defparam \Multiplier|Subtractor|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N6
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~6 (
// Equation(s):
// \Multiplier|Subtractor|Add0~6_combout  = (\Multiplier|A [3] & ((\Multiplier|M [3] & (!\Multiplier|Subtractor|Add0~5 )) # (!\Multiplier|M [3] & (\Multiplier|Subtractor|Add0~5  & VCC)))) # (!\Multiplier|A [3] & ((\Multiplier|M [3] & 
// ((\Multiplier|Subtractor|Add0~5 ) # (GND))) # (!\Multiplier|M [3] & (!\Multiplier|Subtractor|Add0~5 ))))
// \Multiplier|Subtractor|Add0~7  = CARRY((\Multiplier|A [3] & (\Multiplier|M [3] & !\Multiplier|Subtractor|Add0~5 )) # (!\Multiplier|A [3] & ((\Multiplier|M [3]) # (!\Multiplier|Subtractor|Add0~5 ))))

	.dataa(\Multiplier|A [3]),
	.datab(\Multiplier|M [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~5 ),
	.combout(\Multiplier|Subtractor|Add0~6_combout ),
	.cout(\Multiplier|Subtractor|Add0~7 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~6 .lut_mask = 16'h694D;
defparam \Multiplier|Subtractor|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N0
cycloneii_lcell_comb \MUX_B|Mux1~0 (
// Equation(s):
// \MUX_B|Mux1~0_combout  = (\inst1|BSEL [0] & (\DAT3~combout [6])) # (!\inst1|BSEL [0] & ((\REG_M|Q [6])))

	.dataa(\DAT3~combout [6]),
	.datab(\inst1|BSEL [0]),
	.datac(vcc),
	.datad(\REG_M|Q [6]),
	.cin(gnd),
	.combout(\MUX_B|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux1~0 .lut_mask = 16'hBB88;
defparam \MUX_B|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N4
cycloneii_lcell_comb \MUX_B|Mux3~0 (
// Equation(s):
// \MUX_B|Mux3~0_combout  = (\inst1|BSEL [0] & ((\DAT3~combout [4]))) # (!\inst1|BSEL [0] & (\REG_M|Q [4]))

	.dataa(\REG_M|Q [4]),
	.datab(\DAT3~combout [4]),
	.datac(vcc),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux3~0 .lut_mask = 16'hCCAA;
defparam \MUX_B|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N26
cycloneii_lcell_comb \MUX_B|Mux4~0 (
// Equation(s):
// \MUX_B|Mux4~0_combout  = (\inst1|BSEL [0] & (\DAT3~combout [3])) # (!\inst1|BSEL [0] & ((\REG_M|Q [3])))

	.dataa(vcc),
	.datab(\DAT3~combout [3]),
	.datac(\inst1|BSEL [0]),
	.datad(\REG_M|Q [3]),
	.cin(gnd),
	.combout(\MUX_B|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux4~0 .lut_mask = 16'hCFC0;
defparam \MUX_B|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N2
cycloneii_lcell_comb \MUX_A|Mux2~0 (
// Equation(s):
// \MUX_A|Mux2~0_combout  = (\inst1|ASEL [0] & (\REG_A|Q [5])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [5])))

	.dataa(vcc),
	.datab(\inst1|ASEL [0]),
	.datac(\REG_A|Q [5]),
	.datad(\REG_Q|Q [5]),
	.cin(gnd),
	.combout(\MUX_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux2~0 .lut_mask = 16'hF3C0;
defparam \MUX_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N6
cycloneii_lcell_comb \MUX_A|Mux4~1 (
// Equation(s):
// \MUX_A|Mux4~1_combout  = (\inst1|ASEL [1] & ((\inst1|ASEL [0] & (\REG_A|Q [3])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [3])))))

	.dataa(\REG_A|Q [3]),
	.datab(\REG_Q|Q [3]),
	.datac(\inst1|ASEL [1]),
	.datad(\inst1|ASEL [0]),
	.cin(gnd),
	.combout(\MUX_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux4~1 .lut_mask = 16'hA0C0;
defparam \MUX_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N24
cycloneii_lcell_comb \ALU|Mux12~0 (
// Equation(s):
// \ALU|Mux12~0_combout  = (\AOP~combout [1] & (\MUX_B|Mux4~1_combout  $ (\MUX_A|Mux4~1_combout  $ (\AOP~combout [0])))) # (!\AOP~combout [1] & (\MUX_B|Mux4~1_combout  & (\MUX_A|Mux4~1_combout  $ (\AOP~combout [0]))))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_B|Mux4~1_combout ),
	.datac(\MUX_A|Mux4~1_combout ),
	.datad(\AOP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~0 .lut_mask = 16'h8668;
defparam \ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N8
cycloneii_lcell_comb \ALU|temp~19 (
// Equation(s):
// \ALU|temp~19_combout  = (\inst1|BSEL [1] & ((\MUX_B|Mux4~0_combout ) # ((\MUX_A|Mux4~0_combout  & \inst1|ASEL [1])))) # (!\inst1|BSEL [1] & (((\MUX_A|Mux4~0_combout  & \inst1|ASEL [1]))))

	.dataa(\inst1|BSEL [1]),
	.datab(\MUX_B|Mux4~0_combout ),
	.datac(\MUX_A|Mux4~0_combout ),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\ALU|temp~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~19 .lut_mask = 16'hF888;
defparam \ALU|temp~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N6
cycloneii_lcell_comb \MUX_B|Mux5~1 (
// Equation(s):
// \MUX_B|Mux5~1_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & ((\DAT3~combout [2]))) # (!\inst1|BSEL [0] & (\REG_M|Q [2]))))

	.dataa(\inst1|BSEL [0]),
	.datab(\REG_M|Q [2]),
	.datac(\inst1|BSEL [1]),
	.datad(\DAT3~combout [2]),
	.cin(gnd),
	.combout(\MUX_B|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux5~1 .lut_mask = 16'hE040;
defparam \MUX_B|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N16
cycloneii_lcell_comb \ALU|Mux13~0 (
// Equation(s):
// \ALU|Mux13~0_combout  = (\AOP~combout [1] & (\AOP~combout [0] $ (\MUX_B|Mux5~1_combout  $ (\MUX_A|Mux5~1_combout )))) # (!\AOP~combout [1] & (\MUX_B|Mux5~1_combout  & (\AOP~combout [0] $ (\MUX_A|Mux5~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\MUX_B|Mux5~1_combout ),
	.datad(\MUX_A|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~0 .lut_mask = 16'h9268;
defparam \ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N24
cycloneii_lcell_comb \ALU|temp~23 (
// Equation(s):
// \ALU|temp~23_combout  = (\MUX_A|Mux5~0_combout  & ((\inst1|ASEL [1]) # ((\MUX_B|Mux5~0_combout  & \inst1|BSEL [1])))) # (!\MUX_A|Mux5~0_combout  & (((\MUX_B|Mux5~0_combout  & \inst1|BSEL [1]))))

	.dataa(\MUX_A|Mux5~0_combout ),
	.datab(\inst1|ASEL [1]),
	.datac(\MUX_B|Mux5~0_combout ),
	.datad(\inst1|BSEL [1]),
	.cin(gnd),
	.combout(\ALU|temp~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~23 .lut_mask = 16'hF888;
defparam \ALU|temp~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N12
cycloneii_lcell_comb \MULSEL_A|Output[6]~2 (
// Equation(s):
// \MULSEL_A|Output[6]~2_combout  = (\inst1|MULSEL~regout  & ((\Multiplier|Q [6]))) # (!\inst1|MULSEL~regout  & (!\AOP~combout [2]))

	.dataa(\AOP~combout [2]),
	.datab(\inst1|MULSEL~regout ),
	.datac(vcc),
	.datad(\Multiplier|Q [6]),
	.cin(gnd),
	.combout(\MULSEL_A|Output[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[6]~2 .lut_mask = 16'hDD11;
defparam \MULSEL_A|Output[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N20
cycloneii_lcell_comb \REG_A|Q~1 (
// Equation(s):
// \REG_A|Q~1_combout  = (\REG_A|Q [6] & (\inst1|SL~regout  & !\inst1|SR~regout ))

	.dataa(\REG_A|Q [6]),
	.datab(vcc),
	.datac(\inst1|SL~regout ),
	.datad(\inst1|SR~regout ),
	.cin(gnd),
	.combout(\REG_A|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~1 .lut_mask = 16'h00A0;
defparam \REG_A|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N28
cycloneii_lcell_comb \REG_A|Q~6 (
// Equation(s):
// \REG_A|Q~6_combout  = (\inst1|SL~regout  & (\REG_A|Q [4])) # (!\inst1|SL~regout  & ((\inst1|SR~regout  & ((\REG_A|Q [6]))) # (!\inst1|SR~regout  & (\REG_A|Q [4]))))

	.dataa(\REG_A|Q [4]),
	.datab(\inst1|SL~regout ),
	.datac(\REG_A|Q [6]),
	.datad(\inst1|SR~regout ),
	.cin(gnd),
	.combout(\REG_A|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~6 .lut_mask = 16'hB8AA;
defparam \REG_A|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y49_N13
cycloneii_lcell_ff \Multiplier|M[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Multiplicand~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [0]));

// Location: LCCOMB_X77_Y49_N30
cycloneii_lcell_comb \inst1|Selector8~0 (
// Equation(s):
// \inst1|Selector8~0_combout  = \uOP~combout [4] $ (((\uOP~combout [3]) # ((\uOP~combout [2] & \uOP~combout [1]))))

	.dataa(\uOP~combout [2]),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [1]),
	.cin(gnd),
	.combout(\inst1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector8~0 .lut_mask = 16'h363C;
defparam \inst1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N24
cycloneii_lcell_comb \REG_Q|Q~8 (
// Equation(s):
// \REG_Q|Q~8_combout  = (\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q [5]) # ((\inst1|LDQ~regout )))) # (!\REG_Q|Q[1]~0_combout  & (((\REG_Q|Q [3] & !\inst1|LDQ~regout ))))

	.dataa(\REG_Q|Q [5]),
	.datab(\REG_Q|Q[1]~0_combout ),
	.datac(\REG_Q|Q [3]),
	.datad(\inst1|LDQ~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~8 .lut_mask = 16'hCCB8;
defparam \REG_Q|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N12
cycloneii_lcell_comb \ALU|Mux4~0 (
// Equation(s):
// \ALU|Mux4~0_combout  = (\AOP~combout [1] & (\MUX_B|Mux4~1_combout )) # (!\AOP~combout [1] & ((\AOP~combout [0] & ((\ALU|neg_b[3]~6_combout ))) # (!\AOP~combout [0] & (\MUX_B|Mux4~1_combout ))))

	.dataa(\MUX_B|Mux4~1_combout ),
	.datab(\AOP~combout [1]),
	.datac(\AOP~combout [0]),
	.datad(\ALU|neg_b[3]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~0 .lut_mask = 16'hBA8A;
defparam \ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N14
cycloneii_lcell_comb \ALU|Mux5~0 (
// Equation(s):
// \ALU|Mux5~0_combout  = (\AOP~combout [0] & ((\AOP~combout [1] & (\MUX_B|Mux5~1_combout )) # (!\AOP~combout [1] & ((\ALU|neg_b[2]~4_combout ))))) # (!\AOP~combout [0] & (\MUX_B|Mux5~1_combout ))

	.dataa(\MUX_B|Mux5~1_combout ),
	.datab(\AOP~combout [0]),
	.datac(\ALU|neg_b[2]~4_combout ),
	.datad(\AOP~combout [1]),
	.cin(gnd),
	.combout(\ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~0 .lut_mask = 16'hAAE2;
defparam \ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y49_N13
cycloneii_lcell_ff \inst1|Count[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Count[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Count [3]));

// Location: LCCOMB_X80_Y49_N12
cycloneii_lcell_comb \inst1|Selector0~1 (
// Equation(s):
// \inst1|Selector0~1_combout  = (!\uOP~combout [0] & (!\uOP~combout [1] & (!\uOP~combout [2] & \inst1|Selector0~0_combout )))

	.dataa(\uOP~combout [0]),
	.datab(\uOP~combout [1]),
	.datac(\uOP~combout [2]),
	.datad(\inst1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector0~1 .lut_mask = 16'h0100;
defparam \inst1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N2
cycloneii_lcell_comb \inst1|Count[3]~0 (
// Equation(s):
// \inst1|Count[3]~0_combout  = (\inst1|Count [2] & (\inst1|LDA~0_combout  & (\inst1|Count [0] & \inst1|Count [1])))

	.dataa(\inst1|Count [2]),
	.datab(\inst1|LDA~0_combout ),
	.datac(\inst1|Count [0]),
	.datad(\inst1|Count [1]),
	.cin(gnd),
	.combout(\inst1|Count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Count[3]~0 .lut_mask = 16'h8000;
defparam \inst1|Count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N12
cycloneii_lcell_comb \inst1|Count[3]~1 (
// Equation(s):
// \inst1|Count[3]~1_combout  = \inst1|Count [3] $ (\inst1|Count[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Count [3]),
	.datad(\inst1|Count[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Count[3]~1 .lut_mask = 16'h0FF0;
defparam \inst1|Count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[6]));
// synopsys translate_off
defparam \DAT3[6]~I .input_async_reset = "none";
defparam \DAT3[6]~I .input_power_up = "low";
defparam \DAT3[6]~I .input_register_mode = "none";
defparam \DAT3[6]~I .input_sync_reset = "none";
defparam \DAT3[6]~I .oe_async_reset = "none";
defparam \DAT3[6]~I .oe_power_up = "low";
defparam \DAT3[6]~I .oe_register_mode = "none";
defparam \DAT3[6]~I .oe_sync_reset = "none";
defparam \DAT3[6]~I .operation_mode = "input";
defparam \DAT3[6]~I .output_async_reset = "none";
defparam \DAT3[6]~I .output_power_up = "low";
defparam \DAT3[6]~I .output_register_mode = "none";
defparam \DAT3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[5]));
// synopsys translate_off
defparam \DAT3[5]~I .input_async_reset = "none";
defparam \DAT3[5]~I .input_power_up = "low";
defparam \DAT3[5]~I .input_register_mode = "none";
defparam \DAT3[5]~I .input_sync_reset = "none";
defparam \DAT3[5]~I .oe_async_reset = "none";
defparam \DAT3[5]~I .oe_power_up = "low";
defparam \DAT3[5]~I .oe_register_mode = "none";
defparam \DAT3[5]~I .oe_sync_reset = "none";
defparam \DAT3[5]~I .operation_mode = "input";
defparam \DAT3[5]~I .output_async_reset = "none";
defparam \DAT3[5]~I .output_power_up = "low";
defparam \DAT3[5]~I .output_register_mode = "none";
defparam \DAT3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[1]));
// synopsys translate_off
defparam \DAT3[1]~I .input_async_reset = "none";
defparam \DAT3[1]~I .input_power_up = "low";
defparam \DAT3[1]~I .input_register_mode = "none";
defparam \DAT3[1]~I .input_sync_reset = "none";
defparam \DAT3[1]~I .oe_async_reset = "none";
defparam \DAT3[1]~I .oe_power_up = "low";
defparam \DAT3[1]~I .oe_register_mode = "none";
defparam \DAT3[1]~I .oe_sync_reset = "none";
defparam \DAT3[1]~I .operation_mode = "input";
defparam \DAT3[1]~I .output_async_reset = "none";
defparam \DAT3[1]~I .output_power_up = "low";
defparam \DAT3[1]~I .output_register_mode = "none";
defparam \DAT3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[0]));
// synopsys translate_off
defparam \DAT3[0]~I .input_async_reset = "none";
defparam \DAT3[0]~I .input_power_up = "low";
defparam \DAT3[0]~I .input_register_mode = "none";
defparam \DAT3[0]~I .input_sync_reset = "none";
defparam \DAT3[0]~I .oe_async_reset = "none";
defparam \DAT3[0]~I .oe_power_up = "low";
defparam \DAT3[0]~I .oe_register_mode = "none";
defparam \DAT3[0]~I .oe_sync_reset = "none";
defparam \DAT3[0]~I .operation_mode = "input";
defparam \DAT3[0]~I .output_async_reset = "none";
defparam \DAT3[0]~I .output_power_up = "low";
defparam \DAT3[0]~I .output_register_mode = "none";
defparam \DAT3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[2]));
// synopsys translate_off
defparam \DAT2[2]~I .input_async_reset = "none";
defparam \DAT2[2]~I .input_power_up = "low";
defparam \DAT2[2]~I .input_register_mode = "none";
defparam \DAT2[2]~I .input_sync_reset = "none";
defparam \DAT2[2]~I .oe_async_reset = "none";
defparam \DAT2[2]~I .oe_power_up = "low";
defparam \DAT2[2]~I .oe_register_mode = "none";
defparam \DAT2[2]~I .oe_sync_reset = "none";
defparam \DAT2[2]~I .operation_mode = "input";
defparam \DAT2[2]~I .output_async_reset = "none";
defparam \DAT2[2]~I .output_power_up = "low";
defparam \DAT2[2]~I .output_register_mode = "none";
defparam \DAT2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[0]));
// synopsys translate_off
defparam \Multiplicand[0]~I .input_async_reset = "none";
defparam \Multiplicand[0]~I .input_power_up = "low";
defparam \Multiplicand[0]~I .input_register_mode = "none";
defparam \Multiplicand[0]~I .input_sync_reset = "none";
defparam \Multiplicand[0]~I .oe_async_reset = "none";
defparam \Multiplicand[0]~I .oe_power_up = "low";
defparam \Multiplicand[0]~I .oe_register_mode = "none";
defparam \Multiplicand[0]~I .oe_sync_reset = "none";
defparam \Multiplicand[0]~I .operation_mode = "input";
defparam \Multiplicand[0]~I .output_async_reset = "none";
defparam \Multiplicand[0]~I .output_power_up = "low";
defparam \Multiplicand[0]~I .output_register_mode = "none";
defparam \Multiplicand[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \uOP[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\uOP~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uOP[4]));
// synopsys translate_off
defparam \uOP[4]~I .input_async_reset = "none";
defparam \uOP[4]~I .input_power_up = "low";
defparam \uOP[4]~I .input_register_mode = "none";
defparam \uOP[4]~I .input_sync_reset = "none";
defparam \uOP[4]~I .oe_async_reset = "none";
defparam \uOP[4]~I .oe_power_up = "low";
defparam \uOP[4]~I .oe_register_mode = "none";
defparam \uOP[4]~I .oe_sync_reset = "none";
defparam \uOP[4]~I .operation_mode = "input";
defparam \uOP[4]~I .output_async_reset = "none";
defparam \uOP[4]~I .output_power_up = "low";
defparam \uOP[4]~I .output_register_mode = "none";
defparam \uOP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \uOP[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\uOP~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uOP[3]));
// synopsys translate_off
defparam \uOP[3]~I .input_async_reset = "none";
defparam \uOP[3]~I .input_power_up = "low";
defparam \uOP[3]~I .input_register_mode = "none";
defparam \uOP[3]~I .input_sync_reset = "none";
defparam \uOP[3]~I .oe_async_reset = "none";
defparam \uOP[3]~I .oe_power_up = "low";
defparam \uOP[3]~I .oe_register_mode = "none";
defparam \uOP[3]~I .oe_sync_reset = "none";
defparam \uOP[3]~I .operation_mode = "input";
defparam \uOP[3]~I .output_async_reset = "none";
defparam \uOP[3]~I .output_power_up = "low";
defparam \uOP[3]~I .output_register_mode = "none";
defparam \uOP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \uOP[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\uOP~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uOP[0]));
// synopsys translate_off
defparam \uOP[0]~I .input_async_reset = "none";
defparam \uOP[0]~I .input_power_up = "low";
defparam \uOP[0]~I .input_register_mode = "none";
defparam \uOP[0]~I .input_sync_reset = "none";
defparam \uOP[0]~I .oe_async_reset = "none";
defparam \uOP[0]~I .oe_power_up = "low";
defparam \uOP[0]~I .oe_register_mode = "none";
defparam \uOP[0]~I .oe_sync_reset = "none";
defparam \uOP[0]~I .operation_mode = "input";
defparam \uOP[0]~I .output_async_reset = "none";
defparam \uOP[0]~I .output_power_up = "low";
defparam \uOP[0]~I .output_register_mode = "none";
defparam \uOP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N22
cycloneii_lcell_comb \inst1|Selector2~1 (
// Equation(s):
// \inst1|Selector2~1_combout  = (!\uOP~combout [2] & (!\uOP~combout [4] & (!\uOP~combout [3] & !\uOP~combout [0])))

	.dataa(\uOP~combout [2]),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [0]),
	.cin(gnd),
	.combout(\inst1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector2~1 .lut_mask = 16'h0001;
defparam \inst1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N16
cycloneii_lcell_comb \inst1|LDA~0 (
// Equation(s):
// \inst1|LDA~0_combout  = (\inst1|Selector5~1_combout  & (\uOP~combout [4] & (!\uOP~combout [3] & !\uOP~combout [0])))

	.dataa(\inst1|Selector5~1_combout ),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [0]),
	.cin(gnd),
	.combout(\inst1|LDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LDA~0 .lut_mask = 16'h0008;
defparam \inst1|LDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N14
cycloneii_lcell_comb \inst1|Count[0]~4 (
// Equation(s):
// \inst1|Count[0]~4_combout  = !\inst1|Count [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Count [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Count[0]~4 .lut_mask = 16'h0F0F;
defparam \inst1|Count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y49_N15
cycloneii_lcell_ff \inst1|Count[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Count[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|LDA~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Count [0]));

// Location: LCCOMB_X81_Y49_N18
cycloneii_lcell_comb \inst1|Count[1]~2 (
// Equation(s):
// \inst1|Count[1]~2_combout  = \inst1|Count [1] $ (((\inst1|Count [0] & \inst1|LDA~0_combout )))

	.dataa(vcc),
	.datab(\inst1|Count [0]),
	.datac(\inst1|Count [1]),
	.datad(\inst1|LDA~0_combout ),
	.cin(gnd),
	.combout(\inst1|Count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Count[1]~2 .lut_mask = 16'h3CF0;
defparam \inst1|Count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y49_N19
cycloneii_lcell_ff \inst1|Count[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Count[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Count [1]));

// Location: LCCOMB_X81_Y49_N0
cycloneii_lcell_comb \inst1|Count[2]~3 (
// Equation(s):
// \inst1|Count[2]~3_combout  = \inst1|Count [2] $ (((\inst1|Count [0] & (\inst1|LDA~0_combout  & \inst1|Count [1]))))

	.dataa(\inst1|Count [0]),
	.datab(\inst1|LDA~0_combout ),
	.datac(\inst1|Count [2]),
	.datad(\inst1|Count [1]),
	.cin(gnd),
	.combout(\inst1|Count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Count[2]~3 .lut_mask = 16'h78F0;
defparam \inst1|Count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y49_N1
cycloneii_lcell_ff \inst1|Count[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Count[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Count [2]));

// Location: LCCOMB_X81_Y49_N30
cycloneii_lcell_comb \inst1|Selector2~0 (
// Equation(s):
// \inst1|Selector2~0_combout  = (\inst1|Count [3] & (!\inst1|Count [2] & (\inst1|Count [0] & !\inst1|Count [1])))

	.dataa(\inst1|Count [3]),
	.datab(\inst1|Count [2]),
	.datac(\inst1|Count [0]),
	.datad(\inst1|Count [1]),
	.cin(gnd),
	.combout(\inst1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector2~0 .lut_mask = 16'h0020;
defparam \inst1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N2
cycloneii_lcell_comb \inst1|Selector2~2 (
// Equation(s):
// \inst1|Selector2~2_combout  = (\inst1|Selector2~1_combout ) # ((\inst1|LDA~0_combout  & \inst1|Selector2~0_combout ))

	.dataa(vcc),
	.datab(\inst1|Selector2~1_combout ),
	.datac(\inst1|LDA~0_combout ),
	.datad(\inst1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector2~2 .lut_mask = 16'hFCCC;
defparam \inst1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N20
cycloneii_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (!\inst1|Count [3] & (!\inst1|Count [2] & !\inst1|Count [1]))

	.dataa(\inst1|Count [3]),
	.datab(\inst1|Count [2]),
	.datac(vcc),
	.datad(\inst1|Count [1]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h0011;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N6
cycloneii_lcell_comb \inst1|LDA~1 (
// Equation(s):
// \inst1|LDA~1_combout  = (\uOP~combout [3]) # ((\inst1|Selector5~1_combout  & ((\inst1|Equal0~0_combout ) # (\uOP~combout [0]))))

	.dataa(\inst1|Selector5~1_combout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [0]),
	.cin(gnd),
	.combout(\inst1|LDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LDA~1 .lut_mask = 16'hFAF8;
defparam \inst1|LDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N28
cycloneii_lcell_comb \inst1|LDA~2 (
// Equation(s):
// \inst1|LDA~2_combout  = (!\inst1|Selector0~1_combout  & ((!\inst1|LDA~1_combout ) # (!\uOP~combout [4])))

	.dataa(\inst1|Selector0~1_combout ),
	.datab(vcc),
	.datac(\uOP~combout [4]),
	.datad(\inst1|LDA~1_combout ),
	.cin(gnd),
	.combout(\inst1|LDA~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LDA~2 .lut_mask = 16'h0555;
defparam \inst1|LDA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X80_Y49_N3
cycloneii_lcell_ff \inst1|LDQ (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|LDA~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LDQ~regout ));

// Location: LCCOMB_X81_Y50_N0
cycloneii_lcell_comb \REG_Qm1|Q~0 (
// Equation(s):
// \REG_Qm1|Q~0_combout  = (\inst1|LDQ~regout  & (\REG_Q|Q [0])) # (!\inst1|LDQ~regout  & ((\REG_Qm1|Q~regout )))

	.dataa(\REG_Q|Q [0]),
	.datab(vcc),
	.datac(\REG_Qm1|Q~regout ),
	.datad(\inst1|LDQ~regout ),
	.cin(gnd),
	.combout(\REG_Qm1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Qm1|Q~0 .lut_mask = 16'hAAF0;
defparam \REG_Qm1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \uOP[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\uOP~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uOP[2]));
// synopsys translate_off
defparam \uOP[2]~I .input_async_reset = "none";
defparam \uOP[2]~I .input_power_up = "low";
defparam \uOP[2]~I .input_register_mode = "none";
defparam \uOP[2]~I .input_sync_reset = "none";
defparam \uOP[2]~I .oe_async_reset = "none";
defparam \uOP[2]~I .oe_power_up = "low";
defparam \uOP[2]~I .oe_register_mode = "none";
defparam \uOP[2]~I .oe_sync_reset = "none";
defparam \uOP[2]~I .operation_mode = "input";
defparam \uOP[2]~I .output_async_reset = "none";
defparam \uOP[2]~I .output_power_up = "low";
defparam \uOP[2]~I .output_register_mode = "none";
defparam \uOP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \uOP[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\uOP~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uOP[1]));
// synopsys translate_off
defparam \uOP[1]~I .input_async_reset = "none";
defparam \uOP[1]~I .input_power_up = "low";
defparam \uOP[1]~I .input_register_mode = "none";
defparam \uOP[1]~I .input_sync_reset = "none";
defparam \uOP[1]~I .oe_async_reset = "none";
defparam \uOP[1]~I .oe_power_up = "low";
defparam \uOP[1]~I .oe_register_mode = "none";
defparam \uOP[1]~I .oe_sync_reset = "none";
defparam \uOP[1]~I .operation_mode = "input";
defparam \uOP[1]~I .output_async_reset = "none";
defparam \uOP[1]~I .output_power_up = "low";
defparam \uOP[1]~I .output_register_mode = "none";
defparam \uOP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N24
cycloneii_lcell_comb \inst1|Selector5~1 (
// Equation(s):
// \inst1|Selector5~1_combout  = (\uOP~combout [2] & \uOP~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\uOP~combout [2]),
	.datad(\uOP~combout [1]),
	.cin(gnd),
	.combout(\inst1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector5~1 .lut_mask = 16'hF000;
defparam \inst1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N30
cycloneii_lcell_comb \inst1|Selector0~2 (
// Equation(s):
// \inst1|Selector0~2_combout  = (\inst1|Selector5~1_combout  & ((\uOP~combout [0]) # ((!\inst1|RST~regout  & \inst1|Equal0~0_combout ))))

	.dataa(\inst1|RST~regout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst1|Selector5~1_combout ),
	.datad(\uOP~combout [0]),
	.cin(gnd),
	.combout(\inst1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector0~2 .lut_mask = 16'hF040;
defparam \inst1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N4
cycloneii_lcell_comb \inst1|Selector0~3 (
// Equation(s):
// \inst1|Selector0~3_combout  = (!\inst1|Selector0~1_combout  & (((!\uOP~combout [3] & !\inst1|Selector0~2_combout )) # (!\uOP~combout [4])))

	.dataa(\inst1|Selector0~1_combout ),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\inst1|Selector0~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector0~3 .lut_mask = 16'h1115;
defparam \inst1|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X80_Y49_N5
cycloneii_lcell_ff \inst1|RST (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|RST~regout ));

// Location: LCFF_X81_Y50_N1
cycloneii_lcell_ff \REG_Qm1|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Qm1|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Qm1|Q~regout ));

// Location: LCCOMB_X77_Y49_N26
cycloneii_lcell_comb \inst1|SRSEL~0 (
// Equation(s):
// \inst1|SRSEL~0_combout  = (\uOP~combout [2] & (!\uOP~combout [4] & (!\uOP~combout [3] & !\uOP~combout [1])))

	.dataa(\uOP~combout [2]),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [1]),
	.cin(gnd),
	.combout(\inst1|SRSEL~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|SRSEL~0 .lut_mask = 16'h0002;
defparam \inst1|SRSEL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N4
cycloneii_lcell_comb \inst1|SRSEL~1 (
// Equation(s):
// \inst1|SRSEL~1_combout  = (\inst1|SRSEL~0_combout  & ((\uOP~combout [0]))) # (!\inst1|SRSEL~0_combout  & (\inst1|SRSEL~regout ))

	.dataa(vcc),
	.datab(\inst1|SRSEL~0_combout ),
	.datac(\inst1|SRSEL~regout ),
	.datad(\uOP~combout [0]),
	.cin(gnd),
	.combout(\inst1|SRSEL~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|SRSEL~1 .lut_mask = 16'hFC30;
defparam \inst1|SRSEL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X77_Y49_N5
cycloneii_lcell_ff \inst1|SRSEL (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|SRSEL~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|SRSEL~regout ));

// Location: LCCOMB_X76_Y49_N16
cycloneii_lcell_comb \inst1|Selector10~0 (
// Equation(s):
// \inst1|Selector10~0_combout  = (\uOP~combout [1] & (\uOP~combout [0] & !\uOP~combout [2]))

	.dataa(\uOP~combout [1]),
	.datab(\uOP~combout [0]),
	.datac(vcc),
	.datad(\uOP~combout [2]),
	.cin(gnd),
	.combout(\inst1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector10~0 .lut_mask = 16'h0088;
defparam \inst1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N10
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N18
cycloneii_lcell_comb \inst1|BSEL[1]~1 (
// Equation(s):
// \inst1|BSEL[1]~1_combout  = (\uOP~combout [4] & ((\uOP~combout [3]) # ((\uOP~combout [1] & \uOP~combout [2]))))

	.dataa(\uOP~combout [1]),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [2]),
	.cin(gnd),
	.combout(\inst1|BSEL[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|BSEL[1]~1 .lut_mask = 16'hC8C0;
defparam \inst1|BSEL[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N22
cycloneii_lcell_comb \inst1|Selector6~1 (
// Equation(s):
// \inst1|Selector6~1_combout  = (!\uOP~combout [1] & !\uOP~combout [2])

	.dataa(\uOP~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uOP~combout [2]),
	.cin(gnd),
	.combout(\inst1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector6~1 .lut_mask = 16'h0055;
defparam \inst1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N28
cycloneii_lcell_comb \inst1|SL~0 (
// Equation(s):
// \inst1|SL~0_combout  = (!\inst1|BSEL[1]~1_combout  & (((\uOP~combout [0]) # (!\inst1|Selector6~1_combout )) # (!\inst1|Selector0~0_combout )))

	.dataa(\inst1|Selector0~0_combout ),
	.datab(\inst1|BSEL[1]~1_combout ),
	.datac(\uOP~combout [0]),
	.datad(\inst1|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst1|SL~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|SL~0 .lut_mask = 16'h3133;
defparam \inst1|SL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y49_N17
cycloneii_lcell_ff \inst1|SL (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector10~0_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(\uOP~combout [4]),
	.sload(\uOP~combout [3]),
	.ena(\inst1|SL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|SL~regout ));

// Location: LCCOMB_X74_Y50_N4
cycloneii_lcell_comb \REG_A|Q~0 (
// Equation(s):
// \REG_A|Q~0_combout  = (\REG_A|Q [7] & ((\inst1|SR~regout  & ((\inst1|SRSEL~regout ) # (\inst1|SL~regout ))) # (!\inst1|SR~regout  & ((!\inst1|SL~regout )))))

	.dataa(\inst1|SR~regout ),
	.datab(\inst1|SRSEL~regout ),
	.datac(\inst1|SL~regout ),
	.datad(\REG_A|Q [7]),
	.cin(gnd),
	.combout(\REG_A|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~0 .lut_mask = 16'hAD00;
defparam \REG_A|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N26
cycloneii_lcell_comb \inst1|Selector0~0 (
// Equation(s):
// \inst1|Selector0~0_combout  = (!\uOP~combout [4] & !\uOP~combout [3])

	.dataa(vcc),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector0~0 .lut_mask = 16'h0303;
defparam \inst1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N10
cycloneii_lcell_comb \inst1|Selector1~0 (
// Equation(s):
// \inst1|Selector1~0_combout  = (\inst1|LDA~0_combout  & (\inst1|Selector2~0_combout  & ((\inst1|Selector5~1_combout ) # (!\inst1|Selector0~0_combout )))) # (!\inst1|LDA~0_combout  & (((\inst1|Selector5~1_combout )) # (!\inst1|Selector0~0_combout )))

	.dataa(\inst1|LDA~0_combout ),
	.datab(\inst1|Selector0~0_combout ),
	.datac(\inst1|Selector5~1_combout ),
	.datad(\inst1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector1~0 .lut_mask = 16'hF351;
defparam \inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X80_Y49_N11
cycloneii_lcell_ff \inst1|LDA (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|LDA~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LDA~regout ));

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[7]));
// synopsys translate_off
defparam \DAT1[7]~I .input_async_reset = "none";
defparam \DAT1[7]~I .input_power_up = "low";
defparam \DAT1[7]~I .input_register_mode = "none";
defparam \DAT1[7]~I .input_sync_reset = "none";
defparam \DAT1[7]~I .oe_async_reset = "none";
defparam \DAT1[7]~I .oe_power_up = "low";
defparam \DAT1[7]~I .oe_register_mode = "none";
defparam \DAT1[7]~I .oe_sync_reset = "none";
defparam \DAT1[7]~I .operation_mode = "input";
defparam \DAT1[7]~I .output_async_reset = "none";
defparam \DAT1[7]~I .output_power_up = "low";
defparam \DAT1[7]~I .output_register_mode = "none";
defparam \DAT1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N12
cycloneii_lcell_comb \REG_M|Q~0 (
// Equation(s):
// \REG_M|Q~0_combout  = (\DAT1~combout [7] & \inst1|RST~regout )

	.dataa(vcc),
	.datab(\DAT1~combout [7]),
	.datac(\inst1|RST~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_M|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~0 .lut_mask = 16'hC0C0;
defparam \REG_M|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y49_N23
cycloneii_lcell_ff \inst1|LDM (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector6~1_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(\uOP~combout [4]),
	.sload(\uOP~combout [3]),
	.ena(\inst1|SL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LDM~regout ));

// Location: LCCOMB_X77_Y49_N8
cycloneii_lcell_comb \REG_M|Q[4]~1 (
// Equation(s):
// \REG_M|Q[4]~1_combout  = (\inst1|LDM~regout ) # (!\inst1|RST~regout )

	.dataa(vcc),
	.datab(\inst1|LDM~regout ),
	.datac(vcc),
	.datad(\inst1|RST~regout ),
	.cin(gnd),
	.combout(\REG_M|Q[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q[4]~1 .lut_mask = 16'hCCFF;
defparam \REG_M|Q[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y49_N13
cycloneii_lcell_ff \REG_M|Q[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_M|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [7]));

// Location: LCCOMB_X76_Y49_N24
cycloneii_lcell_comb \inst1|Selector8~1 (
// Equation(s):
// \inst1|Selector8~1_combout  = (\inst1|Selector8~0_combout  & (\uOP~combout [0])) # (!\inst1|Selector8~0_combout  & ((\inst1|BSEL [0])))

	.dataa(\inst1|Selector8~0_combout ),
	.datab(\uOP~combout [0]),
	.datac(\inst1|BSEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector8~1 .lut_mask = 16'hD8D8;
defparam \inst1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y49_N25
cycloneii_lcell_ff \inst1|BSEL[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|BSEL [0]));

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[7]));
// synopsys translate_off
defparam \DAT3[7]~I .input_async_reset = "none";
defparam \DAT3[7]~I .input_power_up = "low";
defparam \DAT3[7]~I .input_register_mode = "none";
defparam \DAT3[7]~I .input_sync_reset = "none";
defparam \DAT3[7]~I .oe_async_reset = "none";
defparam \DAT3[7]~I .oe_power_up = "low";
defparam \DAT3[7]~I .oe_register_mode = "none";
defparam \DAT3[7]~I .oe_sync_reset = "none";
defparam \DAT3[7]~I .operation_mode = "input";
defparam \DAT3[7]~I .output_async_reset = "none";
defparam \DAT3[7]~I .output_power_up = "low";
defparam \DAT3[7]~I .output_register_mode = "none";
defparam \DAT3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N14
cycloneii_lcell_comb \MUX_B|Mux0~1 (
// Equation(s):
// \MUX_B|Mux0~1_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & ((\DAT3~combout [7]))) # (!\inst1|BSEL [0] & (\REG_M|Q [7]))))

	.dataa(\inst1|BSEL [1]),
	.datab(\REG_M|Q [7]),
	.datac(\inst1|BSEL [0]),
	.datad(\DAT3~combout [7]),
	.cin(gnd),
	.combout(\MUX_B|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux0~1 .lut_mask = 16'hA808;
defparam \MUX_B|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AOP[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AOP~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AOP[1]));
// synopsys translate_off
defparam \AOP[1]~I .input_async_reset = "none";
defparam \AOP[1]~I .input_power_up = "low";
defparam \AOP[1]~I .input_register_mode = "none";
defparam \AOP[1]~I .input_sync_reset = "none";
defparam \AOP[1]~I .oe_async_reset = "none";
defparam \AOP[1]~I .oe_power_up = "low";
defparam \AOP[1]~I .oe_register_mode = "none";
defparam \AOP[1]~I .oe_sync_reset = "none";
defparam \AOP[1]~I .operation_mode = "input";
defparam \AOP[1]~I .output_async_reset = "none";
defparam \AOP[1]~I .output_power_up = "low";
defparam \AOP[1]~I .output_register_mode = "none";
defparam \AOP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N22
cycloneii_lcell_comb \inst1|Selector6~0 (
// Equation(s):
// \inst1|Selector6~0_combout  = (\uOP~combout [4] & ((\uOP~combout [2]) # ((\uOP~combout [1])))) # (!\uOP~combout [4] & (\uOP~combout [3] & (\uOP~combout [2] $ (\uOP~combout [1]))))

	.dataa(\uOP~combout [2]),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [1]),
	.cin(gnd),
	.combout(\inst1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector6~0 .lut_mask = 16'hDCA8;
defparam \inst1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N18
cycloneii_lcell_comb \inst1|BSEL[1]~0 (
// Equation(s):
// \inst1|BSEL[1]~0_combout  = \uOP~combout [4] $ (((\uOP~combout [3]) # ((\uOP~combout [2] & \uOP~combout [1]))))

	.dataa(\uOP~combout [4]),
	.datab(\uOP~combout [2]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [1]),
	.cin(gnd),
	.combout(\inst1|BSEL[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|BSEL[1]~0 .lut_mask = 16'h565A;
defparam \inst1|BSEL[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X77_Y50_N13
cycloneii_lcell_ff \inst1|ASEL[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Selector6~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|BSEL[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|ASEL [0]));

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[7]));
// synopsys translate_off
defparam \DAT2[7]~I .input_async_reset = "none";
defparam \DAT2[7]~I .input_power_up = "low";
defparam \DAT2[7]~I .input_register_mode = "none";
defparam \DAT2[7]~I .input_sync_reset = "none";
defparam \DAT2[7]~I .oe_async_reset = "none";
defparam \DAT2[7]~I .oe_power_up = "low";
defparam \DAT2[7]~I .oe_register_mode = "none";
defparam \DAT2[7]~I .oe_sync_reset = "none";
defparam \DAT2[7]~I .operation_mode = "input";
defparam \DAT2[7]~I .output_async_reset = "none";
defparam \DAT2[7]~I .output_power_up = "low";
defparam \DAT2[7]~I .output_register_mode = "none";
defparam \DAT2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N24
cycloneii_lcell_comb \inst1|MULST~0 (
// Equation(s):
// \inst1|MULST~0_combout  = (\inst1|Equal0~0_combout  & (!\inst1|Count [0])) # (!\inst1|Equal0~0_combout  & ((\inst1|MULST~regout )))

	.dataa(\inst1|Equal0~0_combout ),
	.datab(\inst1|Count [0]),
	.datac(\inst1|MULST~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|MULST~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|MULST~0 .lut_mask = 16'h7272;
defparam \inst1|MULST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y49_N25
cycloneii_lcell_ff \inst1|MULST (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|MULST~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|LDA~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|MULST~regout ));

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[0]));
// synopsys translate_off
defparam \Multplier[0]~I .input_async_reset = "none";
defparam \Multplier[0]~I .input_power_up = "low";
defparam \Multplier[0]~I .input_register_mode = "none";
defparam \Multplier[0]~I .input_sync_reset = "none";
defparam \Multplier[0]~I .oe_async_reset = "none";
defparam \Multplier[0]~I .oe_power_up = "low";
defparam \Multplier[0]~I .oe_register_mode = "none";
defparam \Multplier[0]~I .oe_sync_reset = "none";
defparam \Multplier[0]~I .operation_mode = "input";
defparam \Multplier[0]~I .output_async_reset = "none";
defparam \Multplier[0]~I .output_power_up = "low";
defparam \Multplier[0]~I .output_register_mode = "none";
defparam \Multplier[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N26
cycloneii_lcell_comb \Multiplier|Q~6 (
// Equation(s):
// \Multiplier|Q~6_combout  = (\inst1|MULST~regout  & ((\Multplier~combout [0]))) # (!\inst1|MULST~regout  & (\Multiplier|Q [1]))

	.dataa(\Multiplier|Q [1]),
	.datab(\inst1|MULST~regout ),
	.datac(\Multplier~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Multiplier|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q~6 .lut_mask = 16'hE2E2;
defparam \Multiplier|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N27
cycloneii_lcell_ff \Multiplier|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [0]));

// Location: LCCOMB_X94_Y49_N10
cycloneii_lcell_comb \Multiplier|Q_1~0 (
// Equation(s):
// \Multiplier|Q_1~0_combout  = (!\inst1|MULST~regout  & \Multiplier|Q [0])

	.dataa(vcc),
	.datab(\inst1|MULST~regout ),
	.datac(vcc),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Q_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q_1~0 .lut_mask = 16'h3300;
defparam \Multiplier|Q_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N11
cycloneii_lcell_ff \Multiplier|Q_1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q_1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q_1~regout ));

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[7]));
// synopsys translate_off
defparam \Multiplicand[7]~I .input_async_reset = "none";
defparam \Multiplicand[7]~I .input_power_up = "low";
defparam \Multiplicand[7]~I .input_register_mode = "none";
defparam \Multiplicand[7]~I .input_sync_reset = "none";
defparam \Multiplicand[7]~I .oe_async_reset = "none";
defparam \Multiplicand[7]~I .oe_power_up = "low";
defparam \Multiplicand[7]~I .oe_register_mode = "none";
defparam \Multiplicand[7]~I .oe_sync_reset = "none";
defparam \Multiplicand[7]~I .operation_mode = "input";
defparam \Multiplicand[7]~I .output_async_reset = "none";
defparam \Multiplicand[7]~I .output_power_up = "low";
defparam \Multiplicand[7]~I .output_register_mode = "none";
defparam \Multiplicand[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N28
cycloneii_lcell_comb \Multiplier|M[7]~feeder (
// Equation(s):
// \Multiplier|M[7]~feeder_combout  = \Multiplicand~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplicand~combout [7]),
	.cin(gnd),
	.combout(\Multiplier|M[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|M[7]~feeder .lut_mask = 16'hFF00;
defparam \Multiplier|M[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N29
cycloneii_lcell_ff \Multiplier|M[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|M[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [7]));

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[6]));
// synopsys translate_off
defparam \Multiplicand[6]~I .input_async_reset = "none";
defparam \Multiplicand[6]~I .input_power_up = "low";
defparam \Multiplicand[6]~I .input_register_mode = "none";
defparam \Multiplicand[6]~I .input_sync_reset = "none";
defparam \Multiplicand[6]~I .oe_async_reset = "none";
defparam \Multiplicand[6]~I .oe_power_up = "low";
defparam \Multiplicand[6]~I .oe_register_mode = "none";
defparam \Multiplicand[6]~I .oe_sync_reset = "none";
defparam \Multiplicand[6]~I .operation_mode = "input";
defparam \Multiplicand[6]~I .output_async_reset = "none";
defparam \Multiplicand[6]~I .output_power_up = "low";
defparam \Multiplicand[6]~I .output_register_mode = "none";
defparam \Multiplicand[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N14
cycloneii_lcell_comb \Multiplier|M[6]~feeder (
// Equation(s):
// \Multiplier|M[6]~feeder_combout  = \Multiplicand~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplicand~combout [6]),
	.cin(gnd),
	.combout(\Multiplier|M[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|M[6]~feeder .lut_mask = 16'hFF00;
defparam \Multiplier|M[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N15
cycloneii_lcell_ff \Multiplier|M[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|M[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [6]));

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[5]));
// synopsys translate_off
defparam \Multiplicand[5]~I .input_async_reset = "none";
defparam \Multiplicand[5]~I .input_power_up = "low";
defparam \Multiplicand[5]~I .input_register_mode = "none";
defparam \Multiplicand[5]~I .input_sync_reset = "none";
defparam \Multiplicand[5]~I .oe_async_reset = "none";
defparam \Multiplicand[5]~I .oe_power_up = "low";
defparam \Multiplicand[5]~I .oe_register_mode = "none";
defparam \Multiplicand[5]~I .oe_sync_reset = "none";
defparam \Multiplicand[5]~I .operation_mode = "input";
defparam \Multiplicand[5]~I .output_async_reset = "none";
defparam \Multiplicand[5]~I .output_power_up = "low";
defparam \Multiplicand[5]~I .output_register_mode = "none";
defparam \Multiplicand[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N12
cycloneii_lcell_comb \Multiplier|M[5]~feeder (
// Equation(s):
// \Multiplier|M[5]~feeder_combout  = \Multiplicand~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplicand~combout [5]),
	.cin(gnd),
	.combout(\Multiplier|M[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|M[5]~feeder .lut_mask = 16'hFF00;
defparam \Multiplier|M[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N13
cycloneii_lcell_ff \Multiplier|M[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|M[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [5]));

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[4]));
// synopsys translate_off
defparam \Multiplicand[4]~I .input_async_reset = "none";
defparam \Multiplicand[4]~I .input_power_up = "low";
defparam \Multiplicand[4]~I .input_register_mode = "none";
defparam \Multiplicand[4]~I .input_sync_reset = "none";
defparam \Multiplicand[4]~I .oe_async_reset = "none";
defparam \Multiplicand[4]~I .oe_power_up = "low";
defparam \Multiplicand[4]~I .oe_register_mode = "none";
defparam \Multiplicand[4]~I .oe_sync_reset = "none";
defparam \Multiplicand[4]~I .operation_mode = "input";
defparam \Multiplicand[4]~I .output_async_reset = "none";
defparam \Multiplicand[4]~I .output_power_up = "low";
defparam \Multiplicand[4]~I .output_register_mode = "none";
defparam \Multiplicand[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N30
cycloneii_lcell_comb \Multiplier|M[4]~feeder (
// Equation(s):
// \Multiplier|M[4]~feeder_combout  = \Multiplicand~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplicand~combout [4]),
	.cin(gnd),
	.combout(\Multiplier|M[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|M[4]~feeder .lut_mask = 16'hFF00;
defparam \Multiplier|M[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N31
cycloneii_lcell_ff \Multiplier|M[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|M[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [4]));

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[3]));
// synopsys translate_off
defparam \Multiplicand[3]~I .input_async_reset = "none";
defparam \Multiplicand[3]~I .input_power_up = "low";
defparam \Multiplicand[3]~I .input_register_mode = "none";
defparam \Multiplicand[3]~I .input_sync_reset = "none";
defparam \Multiplicand[3]~I .oe_async_reset = "none";
defparam \Multiplicand[3]~I .oe_power_up = "low";
defparam \Multiplicand[3]~I .oe_register_mode = "none";
defparam \Multiplicand[3]~I .oe_sync_reset = "none";
defparam \Multiplicand[3]~I .operation_mode = "input";
defparam \Multiplicand[3]~I .output_async_reset = "none";
defparam \Multiplicand[3]~I .output_power_up = "low";
defparam \Multiplicand[3]~I .output_register_mode = "none";
defparam \Multiplicand[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N20
cycloneii_lcell_comb \Multiplier|M[3]~feeder (
// Equation(s):
// \Multiplier|M[3]~feeder_combout  = \Multiplicand~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplicand~combout [3]),
	.cin(gnd),
	.combout(\Multiplier|M[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|M[3]~feeder .lut_mask = 16'hFF00;
defparam \Multiplier|M[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N21
cycloneii_lcell_ff \Multiplier|M[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|M[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [3]));

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[2]));
// synopsys translate_off
defparam \Multiplicand[2]~I .input_async_reset = "none";
defparam \Multiplicand[2]~I .input_power_up = "low";
defparam \Multiplicand[2]~I .input_register_mode = "none";
defparam \Multiplicand[2]~I .input_sync_reset = "none";
defparam \Multiplicand[2]~I .oe_async_reset = "none";
defparam \Multiplicand[2]~I .oe_power_up = "low";
defparam \Multiplicand[2]~I .oe_register_mode = "none";
defparam \Multiplicand[2]~I .oe_sync_reset = "none";
defparam \Multiplicand[2]~I .operation_mode = "input";
defparam \Multiplicand[2]~I .output_async_reset = "none";
defparam \Multiplicand[2]~I .output_power_up = "low";
defparam \Multiplicand[2]~I .output_register_mode = "none";
defparam \Multiplicand[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X93_Y49_N9
cycloneii_lcell_ff \Multiplier|M[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Multiplicand~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [2]));

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multiplicand[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multiplicand~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multiplicand[1]));
// synopsys translate_off
defparam \Multiplicand[1]~I .input_async_reset = "none";
defparam \Multiplicand[1]~I .input_power_up = "low";
defparam \Multiplicand[1]~I .input_register_mode = "none";
defparam \Multiplicand[1]~I .input_sync_reset = "none";
defparam \Multiplicand[1]~I .oe_async_reset = "none";
defparam \Multiplicand[1]~I .oe_power_up = "low";
defparam \Multiplicand[1]~I .oe_register_mode = "none";
defparam \Multiplicand[1]~I .oe_sync_reset = "none";
defparam \Multiplicand[1]~I .operation_mode = "input";
defparam \Multiplicand[1]~I .output_async_reset = "none";
defparam \Multiplicand[1]~I .output_power_up = "low";
defparam \Multiplicand[1]~I .output_register_mode = "none";
defparam \Multiplicand[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X93_Y49_N3
cycloneii_lcell_ff \Multiplier|M[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Multiplicand~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|MULST~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [1]));

// Location: LCCOMB_X93_Y49_N16
cycloneii_lcell_comb \Multiplier|Adder|Add0~0 (
// Equation(s):
// \Multiplier|Adder|Add0~0_combout  = (\Multiplier|M [0] & (\Multiplier|A [0] $ (VCC))) # (!\Multiplier|M [0] & (\Multiplier|A [0] & VCC))
// \Multiplier|Adder|Add0~1  = CARRY((\Multiplier|M [0] & \Multiplier|A [0]))

	.dataa(\Multiplier|M [0]),
	.datab(\Multiplier|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~0_combout ),
	.cout(\Multiplier|Adder|Add0~1 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~0 .lut_mask = 16'h6688;
defparam \Multiplier|Adder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N18
cycloneii_lcell_comb \Multiplier|Adder|Add0~2 (
// Equation(s):
// \Multiplier|Adder|Add0~2_combout  = (\Multiplier|A [1] & ((\Multiplier|M [1] & (\Multiplier|Adder|Add0~1  & VCC)) # (!\Multiplier|M [1] & (!\Multiplier|Adder|Add0~1 )))) # (!\Multiplier|A [1] & ((\Multiplier|M [1] & (!\Multiplier|Adder|Add0~1 )) # 
// (!\Multiplier|M [1] & ((\Multiplier|Adder|Add0~1 ) # (GND)))))
// \Multiplier|Adder|Add0~3  = CARRY((\Multiplier|A [1] & (!\Multiplier|M [1] & !\Multiplier|Adder|Add0~1 )) # (!\Multiplier|A [1] & ((!\Multiplier|Adder|Add0~1 ) # (!\Multiplier|M [1]))))

	.dataa(\Multiplier|A [1]),
	.datab(\Multiplier|M [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~1 ),
	.combout(\Multiplier|Adder|Add0~2_combout ),
	.cout(\Multiplier|Adder|Add0~3 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~2 .lut_mask = 16'h9617;
defparam \Multiplier|Adder|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N2
cycloneii_lcell_comb \Multiplier|Adder|Add0~28 (
// Equation(s):
// \Multiplier|Adder|Add0~28_combout  = (\Multiplier|Q_1~regout  & (((!\Multiplier|Q [0] & \Multiplier|Adder|Add0~2_combout )))) # (!\Multiplier|Q_1~regout  & (\Multiplier|Subtractor|Add0~2_combout  & (\Multiplier|Q [0])))

	.dataa(\Multiplier|Subtractor|Add0~2_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Q [0]),
	.datad(\Multiplier|Adder|Add0~2_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~28 .lut_mask = 16'h2C20;
defparam \Multiplier|Adder|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N20
cycloneii_lcell_comb \Multiplier|Adder|Add0~4 (
// Equation(s):
// \Multiplier|Adder|Add0~4_combout  = ((\Multiplier|A [2] $ (\Multiplier|M [2] $ (!\Multiplier|Adder|Add0~3 )))) # (GND)
// \Multiplier|Adder|Add0~5  = CARRY((\Multiplier|A [2] & ((\Multiplier|M [2]) # (!\Multiplier|Adder|Add0~3 ))) # (!\Multiplier|A [2] & (\Multiplier|M [2] & !\Multiplier|Adder|Add0~3 )))

	.dataa(\Multiplier|A [2]),
	.datab(\Multiplier|M [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~3 ),
	.combout(\Multiplier|Adder|Add0~4_combout ),
	.cout(\Multiplier|Adder|Add0~5 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~4 .lut_mask = 16'h698E;
defparam \Multiplier|Adder|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N22
cycloneii_lcell_comb \Multiplier|Adder|Add0~6 (
// Equation(s):
// \Multiplier|Adder|Add0~6_combout  = (\Multiplier|A [3] & ((\Multiplier|M [3] & (\Multiplier|Adder|Add0~5  & VCC)) # (!\Multiplier|M [3] & (!\Multiplier|Adder|Add0~5 )))) # (!\Multiplier|A [3] & ((\Multiplier|M [3] & (!\Multiplier|Adder|Add0~5 )) # 
// (!\Multiplier|M [3] & ((\Multiplier|Adder|Add0~5 ) # (GND)))))
// \Multiplier|Adder|Add0~7  = CARRY((\Multiplier|A [3] & (!\Multiplier|M [3] & !\Multiplier|Adder|Add0~5 )) # (!\Multiplier|A [3] & ((!\Multiplier|Adder|Add0~5 ) # (!\Multiplier|M [3]))))

	.dataa(\Multiplier|A [3]),
	.datab(\Multiplier|M [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~5 ),
	.combout(\Multiplier|Adder|Add0~6_combout ),
	.cout(\Multiplier|Adder|Add0~7 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~6 .lut_mask = 16'h9617;
defparam \Multiplier|Adder|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N18
cycloneii_lcell_comb \Multiplier|Adder|Add0~24 (
// Equation(s):
// \Multiplier|Adder|Add0~24_combout  = (\Multiplier|Q_1~regout  & (((!\Multiplier|Q [0] & \Multiplier|Adder|Add0~6_combout )))) # (!\Multiplier|Q_1~regout  & (\Multiplier|Subtractor|Add0~6_combout  & (\Multiplier|Q [0])))

	.dataa(\Multiplier|Subtractor|Add0~6_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Q [0]),
	.datad(\Multiplier|Adder|Add0~6_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~24 .lut_mask = 16'h2C20;
defparam \Multiplier|Adder|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N8
cycloneii_lcell_comb \Multiplier|Adder|Add0~25 (
// Equation(s):
// \Multiplier|Adder|Add0~25_combout  = (\Multiplier|Adder|Add0~24_combout ) # ((\Multiplier|A [3] & (\Multiplier|Q_1~regout  $ (!\Multiplier|Q [0]))))

	.dataa(\Multiplier|A [3]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Q [0]),
	.datad(\Multiplier|Adder|Add0~24_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~25 .lut_mask = 16'hFF82;
defparam \Multiplier|Adder|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y49_N9
cycloneii_lcell_ff \Multiplier|A[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst1|MULST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [2]));

// Location: LCCOMB_X92_Y49_N24
cycloneii_lcell_comb \Multiplier|Adder|Add0~26 (
// Equation(s):
// \Multiplier|Adder|Add0~26_combout  = (\Multiplier|Q_1~regout  & (((!\Multiplier|Q [0] & \Multiplier|Adder|Add0~4_combout )))) # (!\Multiplier|Q_1~regout  & (\Multiplier|Subtractor|Add0~4_combout  & (\Multiplier|Q [0])))

	.dataa(\Multiplier|Subtractor|Add0~4_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Q [0]),
	.datad(\Multiplier|Adder|Add0~4_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~26 .lut_mask = 16'h2C20;
defparam \Multiplier|Adder|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N30
cycloneii_lcell_comb \Multiplier|Adder|Add0~27 (
// Equation(s):
// \Multiplier|Adder|Add0~27_combout  = (\Multiplier|Adder|Add0~26_combout ) # ((\Multiplier|A [2] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|A [2]),
	.datac(\Multiplier|Adder|Add0~26_combout ),
	.datad(\Multiplier|Q_1~regout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~27 .lut_mask = 16'hF8F4;
defparam \Multiplier|Adder|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y49_N31
cycloneii_lcell_ff \Multiplier|A[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst1|MULST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [1]));

// Location: LCCOMB_X92_Y49_N16
cycloneii_lcell_comb \Multiplier|Adder|Add0~29 (
// Equation(s):
// \Multiplier|Adder|Add0~29_combout  = (\Multiplier|Adder|Add0~28_combout ) # ((\Multiplier|A [1] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Adder|Add0~28_combout ),
	.datac(\Multiplier|Q_1~regout ),
	.datad(\Multiplier|A [1]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~29 .lut_mask = 16'hEDCC;
defparam \Multiplier|Adder|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y49_N17
cycloneii_lcell_ff \Multiplier|A[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst1|MULST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [0]));

// Location: LCCOMB_X93_Y49_N0
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~0 (
// Equation(s):
// \Multiplier|Subtractor|Add0~0_combout  = (\Multiplier|M [0] & (\Multiplier|A [0] $ (VCC))) # (!\Multiplier|M [0] & ((\Multiplier|A [0]) # (GND)))
// \Multiplier|Subtractor|Add0~1  = CARRY((\Multiplier|A [0]) # (!\Multiplier|M [0]))

	.dataa(\Multiplier|M [0]),
	.datab(\Multiplier|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Multiplier|Subtractor|Add0~0_combout ),
	.cout(\Multiplier|Subtractor|Add0~1 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~0 .lut_mask = 16'h66DD;
defparam \Multiplier|Subtractor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N8
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~8 (
// Equation(s):
// \Multiplier|Subtractor|Add0~8_combout  = ((\Multiplier|A [4] $ (\Multiplier|M [4] $ (\Multiplier|Subtractor|Add0~7 )))) # (GND)
// \Multiplier|Subtractor|Add0~9  = CARRY((\Multiplier|A [4] & ((!\Multiplier|Subtractor|Add0~7 ) # (!\Multiplier|M [4]))) # (!\Multiplier|A [4] & (!\Multiplier|M [4] & !\Multiplier|Subtractor|Add0~7 )))

	.dataa(\Multiplier|A [4]),
	.datab(\Multiplier|M [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~7 ),
	.combout(\Multiplier|Subtractor|Add0~8_combout ),
	.cout(\Multiplier|Subtractor|Add0~9 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~8 .lut_mask = 16'h962B;
defparam \Multiplier|Subtractor|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N10
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~10 (
// Equation(s):
// \Multiplier|Subtractor|Add0~10_combout  = (\Multiplier|A [5] & ((\Multiplier|M [5] & (!\Multiplier|Subtractor|Add0~9 )) # (!\Multiplier|M [5] & (\Multiplier|Subtractor|Add0~9  & VCC)))) # (!\Multiplier|A [5] & ((\Multiplier|M [5] & 
// ((\Multiplier|Subtractor|Add0~9 ) # (GND))) # (!\Multiplier|M [5] & (!\Multiplier|Subtractor|Add0~9 ))))
// \Multiplier|Subtractor|Add0~11  = CARRY((\Multiplier|A [5] & (\Multiplier|M [5] & !\Multiplier|Subtractor|Add0~9 )) # (!\Multiplier|A [5] & ((\Multiplier|M [5]) # (!\Multiplier|Subtractor|Add0~9 ))))

	.dataa(\Multiplier|A [5]),
	.datab(\Multiplier|M [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~9 ),
	.combout(\Multiplier|Subtractor|Add0~10_combout ),
	.cout(\Multiplier|Subtractor|Add0~11 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~10 .lut_mask = 16'h694D;
defparam \Multiplier|Subtractor|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N12
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~12 (
// Equation(s):
// \Multiplier|Subtractor|Add0~12_combout  = ((\Multiplier|A [6] $ (\Multiplier|M [6] $ (\Multiplier|Subtractor|Add0~11 )))) # (GND)
// \Multiplier|Subtractor|Add0~13  = CARRY((\Multiplier|A [6] & ((!\Multiplier|Subtractor|Add0~11 ) # (!\Multiplier|M [6]))) # (!\Multiplier|A [6] & (!\Multiplier|M [6] & !\Multiplier|Subtractor|Add0~11 )))

	.dataa(\Multiplier|A [6]),
	.datab(\Multiplier|M [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~11 ),
	.combout(\Multiplier|Subtractor|Add0~12_combout ),
	.cout(\Multiplier|Subtractor|Add0~13 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~12 .lut_mask = 16'h962B;
defparam \Multiplier|Subtractor|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N14
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~14 (
// Equation(s):
// \Multiplier|Subtractor|Add0~14_combout  = \Multiplier|A [6] $ (\Multiplier|Subtractor|Add0~13  $ (!\Multiplier|M [7]))

	.dataa(\Multiplier|A [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplier|M [7]),
	.cin(\Multiplier|Subtractor|Add0~13 ),
	.combout(\Multiplier|Subtractor|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~14 .lut_mask = 16'h5AA5;
defparam \Multiplier|Subtractor|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N24
cycloneii_lcell_comb \Multiplier|Adder|Add0~8 (
// Equation(s):
// \Multiplier|Adder|Add0~8_combout  = ((\Multiplier|A [4] $ (\Multiplier|M [4] $ (!\Multiplier|Adder|Add0~7 )))) # (GND)
// \Multiplier|Adder|Add0~9  = CARRY((\Multiplier|A [4] & ((\Multiplier|M [4]) # (!\Multiplier|Adder|Add0~7 ))) # (!\Multiplier|A [4] & (\Multiplier|M [4] & !\Multiplier|Adder|Add0~7 )))

	.dataa(\Multiplier|A [4]),
	.datab(\Multiplier|M [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~7 ),
	.combout(\Multiplier|Adder|Add0~8_combout ),
	.cout(\Multiplier|Adder|Add0~9 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~8 .lut_mask = 16'h698E;
defparam \Multiplier|Adder|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N26
cycloneii_lcell_comb \Multiplier|Adder|Add0~10 (
// Equation(s):
// \Multiplier|Adder|Add0~10_combout  = (\Multiplier|A [5] & ((\Multiplier|M [5] & (\Multiplier|Adder|Add0~9  & VCC)) # (!\Multiplier|M [5] & (!\Multiplier|Adder|Add0~9 )))) # (!\Multiplier|A [5] & ((\Multiplier|M [5] & (!\Multiplier|Adder|Add0~9 )) # 
// (!\Multiplier|M [5] & ((\Multiplier|Adder|Add0~9 ) # (GND)))))
// \Multiplier|Adder|Add0~11  = CARRY((\Multiplier|A [5] & (!\Multiplier|M [5] & !\Multiplier|Adder|Add0~9 )) # (!\Multiplier|A [5] & ((!\Multiplier|Adder|Add0~9 ) # (!\Multiplier|M [5]))))

	.dataa(\Multiplier|A [5]),
	.datab(\Multiplier|M [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~9 ),
	.combout(\Multiplier|Adder|Add0~10_combout ),
	.cout(\Multiplier|Adder|Add0~11 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~10 .lut_mask = 16'h9617;
defparam \Multiplier|Adder|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N28
cycloneii_lcell_comb \Multiplier|Adder|Add0~12 (
// Equation(s):
// \Multiplier|Adder|Add0~12_combout  = ((\Multiplier|A [6] $ (\Multiplier|M [6] $ (!\Multiplier|Adder|Add0~11 )))) # (GND)
// \Multiplier|Adder|Add0~13  = CARRY((\Multiplier|A [6] & ((\Multiplier|M [6]) # (!\Multiplier|Adder|Add0~11 ))) # (!\Multiplier|A [6] & (\Multiplier|M [6] & !\Multiplier|Adder|Add0~11 )))

	.dataa(\Multiplier|A [6]),
	.datab(\Multiplier|M [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~11 ),
	.combout(\Multiplier|Adder|Add0~12_combout ),
	.cout(\Multiplier|Adder|Add0~13 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~12 .lut_mask = 16'h698E;
defparam \Multiplier|Adder|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y49_N30
cycloneii_lcell_comb \Multiplier|Adder|Add0~14 (
// Equation(s):
// \Multiplier|Adder|Add0~14_combout  = \Multiplier|A [6] $ (\Multiplier|Adder|Add0~13  $ (\Multiplier|M [7]))

	.dataa(\Multiplier|A [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplier|M [7]),
	.cin(\Multiplier|Adder|Add0~13 ),
	.combout(\Multiplier|Adder|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~14 .lut_mask = 16'hA55A;
defparam \Multiplier|Adder|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N6
cycloneii_lcell_comb \Multiplier|Adder|Add0~16 (
// Equation(s):
// \Multiplier|Adder|Add0~16_combout  = (\Multiplier|Q [0] & (\Multiplier|Subtractor|Add0~14_combout  & (!\Multiplier|Q_1~regout ))) # (!\Multiplier|Q [0] & (((\Multiplier|Q_1~regout  & \Multiplier|Adder|Add0~14_combout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Subtractor|Add0~14_combout ),
	.datac(\Multiplier|Q_1~regout ),
	.datad(\Multiplier|Adder|Add0~14_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~16 .lut_mask = 16'h5808;
defparam \Multiplier|Adder|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N0
cycloneii_lcell_comb \Multiplier|Adder|Add0~17 (
// Equation(s):
// \Multiplier|Adder|Add0~17_combout  = (\Multiplier|Adder|Add0~16_combout ) # ((\Multiplier|A [6] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|A [6]),
	.datad(\Multiplier|Adder|Add0~16_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~17 .lut_mask = 16'hFF90;
defparam \Multiplier|Adder|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y49_N1
cycloneii_lcell_ff \Multiplier|A[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst1|MULST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [6]));

// Location: LCCOMB_X80_Y49_N18
cycloneii_lcell_comb \inst1|Selector3~0 (
// Equation(s):
// \inst1|Selector3~0_combout  = (\inst1|Selector5~1_combout  & ((\inst1|MULSEL~regout ) # ((\inst1|Selector2~0_combout  & !\uOP~combout [0]))))

	.dataa(\inst1|MULSEL~regout ),
	.datab(\inst1|Selector2~0_combout ),
	.datac(\inst1|Selector5~1_combout ),
	.datad(\uOP~combout [0]),
	.cin(gnd),
	.combout(\inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector3~0 .lut_mask = 16'hA0E0;
defparam \inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N0
cycloneii_lcell_comb \inst1|MULSEL~0 (
// Equation(s):
// \inst1|MULSEL~0_combout  = (\uOP~combout [3] & (\inst1|MULSEL~regout )) # (!\uOP~combout [3] & ((\inst1|Selector3~0_combout )))

	.dataa(vcc),
	.datab(\uOP~combout [3]),
	.datac(\inst1|MULSEL~regout ),
	.datad(\inst1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst1|MULSEL~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|MULSEL~0 .lut_mask = 16'hF3C0;
defparam \inst1|MULSEL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y49_N20
cycloneii_lcell_comb \inst1|Selector3~1 (
// Equation(s):
// \inst1|Selector3~1_combout  = (\inst1|MULSEL~regout  & (!\uOP~combout [3] & (\inst1|Selector6~1_combout  & !\uOP~combout [0])))

	.dataa(\inst1|MULSEL~regout ),
	.datab(\uOP~combout [3]),
	.datac(\inst1|Selector6~1_combout ),
	.datad(\uOP~combout [0]),
	.cin(gnd),
	.combout(\inst1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector3~1 .lut_mask = 16'h0020;
defparam \inst1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X80_Y49_N1
cycloneii_lcell_ff \inst1|MULSEL (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|MULSEL~0_combout ),
	.sdata(\inst1|Selector3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\uOP~combout [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|MULSEL~regout ));

// Location: LCCOMB_X80_Y50_N30
cycloneii_lcell_comb \REG_Q|Q[1]~0 (
// Equation(s):
// \REG_Q|Q[1]~0_combout  = (\inst1|LDQ~regout  & (((\inst1|MULSEL~regout )))) # (!\inst1|LDQ~regout  & (\inst1|SR~regout  & (!\inst1|SL~regout )))

	.dataa(\inst1|SR~regout ),
	.datab(\inst1|LDQ~regout ),
	.datac(\inst1|SL~regout ),
	.datad(\inst1|MULSEL~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q[1]~0 .lut_mask = 16'hCE02;
defparam \REG_Q|Q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[6]));
// synopsys translate_off
defparam \DAT2[6]~I .input_async_reset = "none";
defparam \DAT2[6]~I .input_power_up = "low";
defparam \DAT2[6]~I .input_register_mode = "none";
defparam \DAT2[6]~I .input_sync_reset = "none";
defparam \DAT2[6]~I .oe_async_reset = "none";
defparam \DAT2[6]~I .oe_power_up = "low";
defparam \DAT2[6]~I .oe_register_mode = "none";
defparam \DAT2[6]~I .oe_sync_reset = "none";
defparam \DAT2[6]~I .operation_mode = "input";
defparam \DAT2[6]~I .output_async_reset = "none";
defparam \DAT2[6]~I .output_power_up = "low";
defparam \DAT2[6]~I .output_register_mode = "none";
defparam \DAT2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N28
cycloneii_lcell_comb \Multiplier|Adder|Add0~18 (
// Equation(s):
// \Multiplier|Adder|Add0~18_combout  = (\Multiplier|Q [0] & (\Multiplier|Subtractor|Add0~12_combout  & (!\Multiplier|Q_1~regout ))) # (!\Multiplier|Q [0] & (((\Multiplier|Q_1~regout  & \Multiplier|Adder|Add0~12_combout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Subtractor|Add0~12_combout ),
	.datac(\Multiplier|Q_1~regout ),
	.datad(\Multiplier|Adder|Add0~12_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~18 .lut_mask = 16'h5808;
defparam \Multiplier|Adder|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N14
cycloneii_lcell_comb \Multiplier|Adder|Add0~19 (
// Equation(s):
// \Multiplier|Adder|Add0~19_combout  = (\Multiplier|Adder|Add0~18_combout ) # ((\Multiplier|A [6] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|A [6]),
	.datac(\Multiplier|Q_1~regout ),
	.datad(\Multiplier|Adder|Add0~18_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~19 .lut_mask = 16'hFF84;
defparam \Multiplier|Adder|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y49_N15
cycloneii_lcell_ff \Multiplier|A[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst1|MULST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [5]));

// Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[5]));
// synopsys translate_off
defparam \DAT2[5]~I .input_async_reset = "none";
defparam \DAT2[5]~I .input_power_up = "low";
defparam \DAT2[5]~I .input_register_mode = "none";
defparam \DAT2[5]~I .input_sync_reset = "none";
defparam \DAT2[5]~I .oe_async_reset = "none";
defparam \DAT2[5]~I .oe_power_up = "low";
defparam \DAT2[5]~I .oe_register_mode = "none";
defparam \DAT2[5]~I .oe_sync_reset = "none";
defparam \DAT2[5]~I .operation_mode = "input";
defparam \DAT2[5]~I .output_async_reset = "none";
defparam \DAT2[5]~I .output_power_up = "low";
defparam \DAT2[5]~I .output_register_mode = "none";
defparam \DAT2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[4]));
// synopsys translate_off
defparam \DAT2[4]~I .input_async_reset = "none";
defparam \DAT2[4]~I .input_power_up = "low";
defparam \DAT2[4]~I .input_register_mode = "none";
defparam \DAT2[4]~I .input_sync_reset = "none";
defparam \DAT2[4]~I .oe_async_reset = "none";
defparam \DAT2[4]~I .oe_power_up = "low";
defparam \DAT2[4]~I .oe_register_mode = "none";
defparam \DAT2[4]~I .oe_sync_reset = "none";
defparam \DAT2[4]~I .operation_mode = "input";
defparam \DAT2[4]~I .output_async_reset = "none";
defparam \DAT2[4]~I .output_power_up = "low";
defparam \DAT2[4]~I .output_register_mode = "none";
defparam \DAT2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N26
cycloneii_lcell_comb \Multiplier|Adder|Add0~20 (
// Equation(s):
// \Multiplier|Adder|Add0~20_combout  = (\Multiplier|Q [0] & (!\Multiplier|Q_1~regout  & ((\Multiplier|Subtractor|Add0~10_combout )))) # (!\Multiplier|Q [0] & (\Multiplier|Q_1~regout  & (\Multiplier|Adder|Add0~10_combout )))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Adder|Add0~10_combout ),
	.datad(\Multiplier|Subtractor|Add0~10_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~20 .lut_mask = 16'h6240;
defparam \Multiplier|Adder|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N20
cycloneii_lcell_comb \Multiplier|Adder|Add0~21 (
// Equation(s):
// \Multiplier|Adder|Add0~21_combout  = (\Multiplier|Adder|Add0~20_combout ) # ((\Multiplier|A [5] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Adder|Add0~20_combout ),
	.datac(\Multiplier|Q_1~regout ),
	.datad(\Multiplier|A [5]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~21 .lut_mask = 16'hEDCC;
defparam \Multiplier|Adder|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y49_N21
cycloneii_lcell_ff \Multiplier|A[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst1|MULST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [4]));

// Location: LCCOMB_X76_Y50_N8
cycloneii_lcell_comb \REG_Q|Q~9 (
// Equation(s):
// \REG_Q|Q~9_combout  = (\REG_Q|Q~8_combout  & (((\Multiplier|A [4]) # (!\inst1|LDQ~regout )))) # (!\REG_Q|Q~8_combout  & (\DAT2~combout [4] & ((\inst1|LDQ~regout ))))

	.dataa(\REG_Q|Q~8_combout ),
	.datab(\DAT2~combout [4]),
	.datac(\Multiplier|A [4]),
	.datad(\inst1|LDQ~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~9 .lut_mask = 16'hE4AA;
defparam \REG_Q|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N4
cycloneii_lcell_comb \inst1|Selector9~0 (
// Equation(s):
// \inst1|Selector9~0_combout  = (\uOP~combout [2] & (!\uOP~combout [1])) # (!\uOP~combout [2] & (\inst1|SR~regout  & (\uOP~combout [1] $ (!\uOP~combout [0]))))

	.dataa(\uOP~combout [1]),
	.datab(\uOP~combout [2]),
	.datac(\uOP~combout [0]),
	.datad(\inst1|SR~regout ),
	.cin(gnd),
	.combout(\inst1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector9~0 .lut_mask = 16'h6544;
defparam \inst1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N0
cycloneii_lcell_comb \inst1|Selector9~1 (
// Equation(s):
// \inst1|Selector9~1_combout  = (\inst1|Selector0~0_combout  & ((\inst1|Selector9~0_combout ) # ((\inst1|SR~regout  & \inst1|BSEL[1]~1_combout )))) # (!\inst1|Selector0~0_combout  & (((\inst1|SR~regout  & \inst1|BSEL[1]~1_combout ))))

	.dataa(\inst1|Selector0~0_combout ),
	.datab(\inst1|Selector9~0_combout ),
	.datac(\inst1|SR~regout ),
	.datad(\inst1|BSEL[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector9~1 .lut_mask = 16'hF888;
defparam \inst1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y49_N1
cycloneii_lcell_ff \inst1|SR (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|SR~regout ));

// Location: LCCOMB_X81_Y50_N28
cycloneii_lcell_comb \REG_Q|Q[1]~3 (
// Equation(s):
// \REG_Q|Q[1]~3_combout  = ((\inst1|LDQ~regout ) # (\inst1|SR~regout  $ (\inst1|SL~regout ))) # (!\inst1|RST~regout )

	.dataa(\inst1|RST~regout ),
	.datab(\inst1|SR~regout ),
	.datac(\inst1|LDQ~regout ),
	.datad(\inst1|SL~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q[1]~3 .lut_mask = 16'hF7FD;
defparam \REG_Q|Q[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y50_N9
cycloneii_lcell_ff \REG_Q|Q[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [4]));

// Location: LCCOMB_X81_Y50_N12
cycloneii_lcell_comb \REG_Q|Q~6 (
// Equation(s):
// \REG_Q|Q~6_combout  = (\REG_Q|Q[1]~0_combout  & (\inst1|LDQ~regout )) # (!\REG_Q|Q[1]~0_combout  & ((\inst1|LDQ~regout  & (\DAT2~combout [5])) # (!\inst1|LDQ~regout  & ((\REG_Q|Q [4])))))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\inst1|LDQ~regout ),
	.datac(\DAT2~combout [5]),
	.datad(\REG_Q|Q [4]),
	.cin(gnd),
	.combout(\REG_Q|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~6 .lut_mask = 16'hD9C8;
defparam \REG_Q|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N10
cycloneii_lcell_comb \REG_Q|Q~7 (
// Equation(s):
// \REG_Q|Q~7_combout  = (\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q~6_combout  & (\Multiplier|A [5])) # (!\REG_Q|Q~6_combout  & ((\REG_Q|Q [6]))))) # (!\REG_Q|Q[1]~0_combout  & (((\REG_Q|Q~6_combout ))))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\Multiplier|A [5]),
	.datac(\REG_Q|Q [6]),
	.datad(\REG_Q|Q~6_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~7 .lut_mask = 16'hDDA0;
defparam \REG_Q|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N11
cycloneii_lcell_ff \REG_Q|Q[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [5]));

// Location: LCCOMB_X81_Y50_N2
cycloneii_lcell_comb \REG_Q|Q~4 (
// Equation(s):
// \REG_Q|Q~4_combout  = (\REG_Q|Q[1]~0_combout  & (\inst1|LDQ~regout )) # (!\REG_Q|Q[1]~0_combout  & ((\inst1|LDQ~regout  & (\DAT2~combout [6])) # (!\inst1|LDQ~regout  & ((\REG_Q|Q [5])))))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\inst1|LDQ~regout ),
	.datac(\DAT2~combout [6]),
	.datad(\REG_Q|Q [5]),
	.cin(gnd),
	.combout(\REG_Q|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~4 .lut_mask = 16'hD9C8;
defparam \REG_Q|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N4
cycloneii_lcell_comb \REG_Q|Q~5 (
// Equation(s):
// \REG_Q|Q~5_combout  = (\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q~4_combout  & ((\Multiplier|A [6]))) # (!\REG_Q|Q~4_combout  & (\REG_Q|Q [7])))) # (!\REG_Q|Q[1]~0_combout  & (((\REG_Q|Q~4_combout ))))

	.dataa(\REG_Q|Q [7]),
	.datab(\Multiplier|A [6]),
	.datac(\REG_Q|Q[1]~0_combout ),
	.datad(\REG_Q|Q~4_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~5 .lut_mask = 16'hCFA0;
defparam \REG_Q|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N5
cycloneii_lcell_ff \REG_Q|Q[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [6]));

// Location: LCCOMB_X81_Y50_N26
cycloneii_lcell_comb \REG_Q|Q~1 (
// Equation(s):
// \REG_Q|Q~1_combout  = (\REG_Q|Q[1]~0_combout  & (((\inst1|LDQ~regout )))) # (!\REG_Q|Q[1]~0_combout  & ((\inst1|LDQ~regout  & (\DAT2~combout [7])) # (!\inst1|LDQ~regout  & ((\REG_Q|Q [6])))))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\DAT2~combout [7]),
	.datac(\REG_Q|Q [6]),
	.datad(\inst1|LDQ~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~1 .lut_mask = 16'hEE50;
defparam \REG_Q|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AOP[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AOP~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AOP[0]));
// synopsys translate_off
defparam \AOP[0]~I .input_async_reset = "none";
defparam \AOP[0]~I .input_power_up = "low";
defparam \AOP[0]~I .input_register_mode = "none";
defparam \AOP[0]~I .input_sync_reset = "none";
defparam \AOP[0]~I .oe_async_reset = "none";
defparam \AOP[0]~I .oe_power_up = "low";
defparam \AOP[0]~I .oe_register_mode = "none";
defparam \AOP[0]~I .oe_sync_reset = "none";
defparam \AOP[0]~I .operation_mode = "input";
defparam \AOP[0]~I .output_async_reset = "none";
defparam \AOP[0]~I .output_power_up = "low";
defparam \AOP[0]~I .output_register_mode = "none";
defparam \AOP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N2
cycloneii_lcell_comb \inst1|Selector7~0 (
// Equation(s):
// \inst1|Selector7~0_combout  = (\uOP~combout [1] & (\uOP~combout [4] & ((\uOP~combout [2])))) # (!\uOP~combout [1] & ((\uOP~combout [4]) # ((\uOP~combout [3]))))

	.dataa(\uOP~combout [1]),
	.datab(\uOP~combout [4]),
	.datac(\uOP~combout [3]),
	.datad(\uOP~combout [2]),
	.cin(gnd),
	.combout(\inst1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector7~0 .lut_mask = 16'hDC54;
defparam \inst1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y49_N1
cycloneii_lcell_ff \inst1|BSEL[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Selector7~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|BSEL[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|BSEL [1]));

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[0]));
// synopsys translate_off
defparam \DAT1[0]~I .input_async_reset = "none";
defparam \DAT1[0]~I .input_power_up = "low";
defparam \DAT1[0]~I .input_register_mode = "none";
defparam \DAT1[0]~I .input_sync_reset = "none";
defparam \DAT1[0]~I .oe_async_reset = "none";
defparam \DAT1[0]~I .oe_power_up = "low";
defparam \DAT1[0]~I .oe_register_mode = "none";
defparam \DAT1[0]~I .oe_sync_reset = "none";
defparam \DAT1[0]~I .operation_mode = "input";
defparam \DAT1[0]~I .output_async_reset = "none";
defparam \DAT1[0]~I .output_power_up = "low";
defparam \DAT1[0]~I .output_register_mode = "none";
defparam \DAT1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N6
cycloneii_lcell_comb \REG_M|Q~8 (
// Equation(s):
// \REG_M|Q~8_combout  = (\inst1|RST~regout  & \DAT1~combout [0])

	.dataa(vcc),
	.datab(\inst1|RST~regout ),
	.datac(\DAT1~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_M|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~8 .lut_mask = 16'hC0C0;
defparam \REG_M|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y49_N9
cycloneii_lcell_ff \REG_M|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REG_M|Q~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [0]));

// Location: LCCOMB_X75_Y49_N8
cycloneii_lcell_comb \MUX_B|Mux7~0 (
// Equation(s):
// \MUX_B|Mux7~0_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & (\DAT3~combout [0])) # (!\inst1|BSEL [0] & ((\REG_M|Q [0]))))) # (!\inst1|BSEL [1] & (((\inst1|BSEL [0]))))

	.dataa(\DAT3~combout [0]),
	.datab(\inst1|BSEL [1]),
	.datac(\REG_M|Q [0]),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux7~0 .lut_mask = 16'hBBC0;
defparam \MUX_B|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[0]));
// synopsys translate_off
defparam \DAT2[0]~I .input_async_reset = "none";
defparam \DAT2[0]~I .input_power_up = "low";
defparam \DAT2[0]~I .input_register_mode = "none";
defparam \DAT2[0]~I .input_sync_reset = "none";
defparam \DAT2[0]~I .oe_async_reset = "none";
defparam \DAT2[0]~I .oe_power_up = "low";
defparam \DAT2[0]~I .oe_register_mode = "none";
defparam \DAT2[0]~I .oe_sync_reset = "none";
defparam \DAT2[0]~I .operation_mode = "input";
defparam \DAT2[0]~I .output_async_reset = "none";
defparam \DAT2[0]~I .output_power_up = "low";
defparam \DAT2[0]~I .output_register_mode = "none";
defparam \DAT2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[1]));
// synopsys translate_off
defparam \DAT2[1]~I .input_async_reset = "none";
defparam \DAT2[1]~I .input_power_up = "low";
defparam \DAT2[1]~I .input_register_mode = "none";
defparam \DAT2[1]~I .input_sync_reset = "none";
defparam \DAT2[1]~I .oe_async_reset = "none";
defparam \DAT2[1]~I .oe_power_up = "low";
defparam \DAT2[1]~I .oe_register_mode = "none";
defparam \DAT2[1]~I .oe_sync_reset = "none";
defparam \DAT2[1]~I .operation_mode = "input";
defparam \DAT2[1]~I .output_async_reset = "none";
defparam \DAT2[1]~I .output_power_up = "low";
defparam \DAT2[1]~I .output_register_mode = "none";
defparam \DAT2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N22
cycloneii_lcell_comb \REG_Q|Q~14 (
// Equation(s):
// \REG_Q|Q~14_combout  = (\REG_Q|Q[1]~0_combout  & (\inst1|LDQ~regout )) # (!\REG_Q|Q[1]~0_combout  & ((\inst1|LDQ~regout  & (\DAT2~combout [1])) # (!\inst1|LDQ~regout  & ((\REG_Q|Q [0])))))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\inst1|LDQ~regout ),
	.datac(\DAT2~combout [1]),
	.datad(\REG_Q|Q [0]),
	.cin(gnd),
	.combout(\REG_Q|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~14 .lut_mask = 16'hD9C8;
defparam \REG_Q|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N8
cycloneii_lcell_comb \REG_Q|Q~12 (
// Equation(s):
// \REG_Q|Q~12_combout  = (\inst1|LDQ~regout  & (((\REG_Q|Q[1]~0_combout )))) # (!\inst1|LDQ~regout  & ((\REG_Q|Q[1]~0_combout  & (\REG_Q|Q [3])) # (!\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q [1])))))

	.dataa(\REG_Q|Q [3]),
	.datab(\inst1|LDQ~regout ),
	.datac(\REG_Q|Q[1]~0_combout ),
	.datad(\REG_Q|Q [1]),
	.cin(gnd),
	.combout(\REG_Q|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~12 .lut_mask = 16'hE3E0;
defparam \REG_Q|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N10
cycloneii_lcell_comb \REG_Q|Q~13 (
// Equation(s):
// \REG_Q|Q~13_combout  = (\inst1|LDQ~regout  & ((\REG_Q|Q~12_combout  & ((\Multiplier|A [2]))) # (!\REG_Q|Q~12_combout  & (\DAT2~combout [2])))) # (!\inst1|LDQ~regout  & (((\REG_Q|Q~12_combout ))))

	.dataa(\DAT2~combout [2]),
	.datab(\Multiplier|A [2]),
	.datac(\inst1|LDQ~regout ),
	.datad(\REG_Q|Q~12_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~13 .lut_mask = 16'hCFA0;
defparam \REG_Q|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X78_Y50_N11
cycloneii_lcell_ff \REG_Q|Q[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [2]));

// Location: LCCOMB_X81_Y50_N24
cycloneii_lcell_comb \REG_Q|Q~15 (
// Equation(s):
// \REG_Q|Q~15_combout  = (\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q~14_combout  & ((\Multiplier|A [1]))) # (!\REG_Q|Q~14_combout  & (\REG_Q|Q [2])))) # (!\REG_Q|Q[1]~0_combout  & (\REG_Q|Q~14_combout ))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\REG_Q|Q~14_combout ),
	.datac(\REG_Q|Q [2]),
	.datad(\Multiplier|A [1]),
	.cin(gnd),
	.combout(\REG_Q|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~15 .lut_mask = 16'hEC64;
defparam \REG_Q|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X79_Y50_N29
cycloneii_lcell_ff \REG_Q|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REG_Q|Q~15_combout ),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(vcc),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [1]));

// Location: LCCOMB_X81_Y50_N14
cycloneii_lcell_comb \REG_Q|Q~16 (
// Equation(s):
// \REG_Q|Q~16_combout  = (\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q [1]) # ((\inst1|LDQ~regout )))) # (!\REG_Q|Q[1]~0_combout  & (((\REG_Qm1|Q~regout  & !\inst1|LDQ~regout ))))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\REG_Q|Q [1]),
	.datac(\REG_Qm1|Q~regout ),
	.datad(\inst1|LDQ~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~16 .lut_mask = 16'hAAD8;
defparam \REG_Q|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N6
cycloneii_lcell_comb \REG_Q|Q~17 (
// Equation(s):
// \REG_Q|Q~17_combout  = (\REG_Q|Q~16_combout  & ((\Multiplier|A [0]) # ((!\inst1|LDQ~regout )))) # (!\REG_Q|Q~16_combout  & (((\DAT2~combout [0] & \inst1|LDQ~regout ))))

	.dataa(\Multiplier|A [0]),
	.datab(\DAT2~combout [0]),
	.datac(\REG_Q|Q~16_combout ),
	.datad(\inst1|LDQ~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~17 .lut_mask = 16'hACF0;
defparam \REG_Q|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N7
cycloneii_lcell_ff \REG_Q|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [0]));

// Location: LCCOMB_X72_Y50_N24
cycloneii_lcell_comb \inst1|Selector5~0 (
// Equation(s):
// \inst1|Selector5~0_combout  = (\uOP~combout [3] & (\uOP~combout [2] & \uOP~combout [1]))

	.dataa(\uOP~combout [3]),
	.datab(\uOP~combout [2]),
	.datac(vcc),
	.datad(\uOP~combout [1]),
	.cin(gnd),
	.combout(\inst1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector5~0 .lut_mask = 16'h8800;
defparam \inst1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y50_N25
cycloneii_lcell_ff \inst1|ASEL[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|Selector5~0_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\uOP~combout [4]),
	.ena(\inst1|BSEL[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|ASEL [1]));

// Location: LCCOMB_X77_Y50_N14
cycloneii_lcell_comb \MUX_A|Mux7~0 (
// Equation(s):
// \MUX_A|Mux7~0_combout  = (\inst1|ASEL [0] & ((\REG_A|Q [0]) # ((!\inst1|ASEL [1])))) # (!\inst1|ASEL [0] & (((\REG_Q|Q [0] & \inst1|ASEL [1]))))

	.dataa(\inst1|ASEL [0]),
	.datab(\REG_A|Q [0]),
	.datac(\REG_Q|Q [0]),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux7~0 .lut_mask = 16'hD8AA;
defparam \MUX_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AOP[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AOP~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AOP[2]));
// synopsys translate_off
defparam \AOP[2]~I .input_async_reset = "none";
defparam \AOP[2]~I .input_power_up = "low";
defparam \AOP[2]~I .input_register_mode = "none";
defparam \AOP[2]~I .input_sync_reset = "none";
defparam \AOP[2]~I .oe_async_reset = "none";
defparam \AOP[2]~I .oe_power_up = "low";
defparam \AOP[2]~I .oe_register_mode = "none";
defparam \AOP[2]~I .oe_sync_reset = "none";
defparam \AOP[2]~I .operation_mode = "input";
defparam \AOP[2]~I .output_async_reset = "none";
defparam \AOP[2]~I .output_power_up = "low";
defparam \AOP[2]~I .output_register_mode = "none";
defparam \AOP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N4
cycloneii_lcell_comb \ALU|Mux15~0 (
// Equation(s):
// \ALU|Mux15~0_combout  = (\MUX_A|Mux7~0_combout  & ((\MUX_B|Mux7~0_combout  & (\AOP~combout [1])) # (!\MUX_B|Mux7~0_combout  & ((!\AOP~combout [2]))))) # (!\MUX_A|Mux7~0_combout  & (\MUX_B|Mux7~0_combout  $ (((\AOP~combout [1] & \AOP~combout [2])))))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_B|Mux7~0_combout ),
	.datac(\MUX_A|Mux7~0_combout ),
	.datad(\AOP~combout [2]),
	.cin(gnd),
	.combout(\ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~0 .lut_mask = 16'h86BC;
defparam \ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N26
cycloneii_lcell_comb \ALU|Mux15~1 (
// Equation(s):
// \ALU|Mux15~1_combout  = (\MUX_B|Mux7~0_combout  & (\MUX_A|Mux7~0_combout  $ (((\AOP~combout [1]) # (!\AOP~combout [2]))))) # (!\MUX_B|Mux7~0_combout  & (\MUX_A|Mux7~0_combout  & ((\AOP~combout [1]) # (!\AOP~combout [2]))))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_B|Mux7~0_combout ),
	.datac(\MUX_A|Mux7~0_combout ),
	.datad(\AOP~combout [2]),
	.cin(gnd),
	.combout(\ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~1 .lut_mask = 16'h683C;
defparam \ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N0
cycloneii_lcell_comb \ALU|Mux15~2 (
// Equation(s):
// \ALU|Mux15~2_combout  = (\AOP~combout [0] & (\ALU|Mux15~0_combout )) # (!\AOP~combout [0] & ((\ALU|Mux15~1_combout )))

	.dataa(vcc),
	.datab(\AOP~combout [0]),
	.datac(\ALU|Mux15~0_combout ),
	.datad(\ALU|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~2 .lut_mask = 16'hF3C0;
defparam \ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N28
cycloneii_lcell_comb \MULSEL_A|Output[0]~9 (
// Equation(s):
// \MULSEL_A|Output[0]~9_combout  = (\inst1|MULSEL~regout  & ((\Multiplier|Q [0]))) # (!\inst1|MULSEL~regout  & (\ALU|Mux15~2_combout ))

	.dataa(\inst1|MULSEL~regout ),
	.datab(\ALU|Mux15~2_combout ),
	.datac(vcc),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\MULSEL_A|Output[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[0]~9 .lut_mask = 16'hEE44;
defparam \MULSEL_A|Output[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N30
cycloneii_lcell_comb \REG_A|Q~8 (
// Equation(s):
// \REG_A|Q~8_combout  = (\inst1|SL~regout  & (((\REG_A|Q [3])))) # (!\inst1|SL~regout  & ((\inst1|SR~regout  & (\REG_A|Q [5])) # (!\inst1|SR~regout  & ((\REG_A|Q [3])))))

	.dataa(\REG_A|Q [5]),
	.datab(\inst1|SL~regout ),
	.datac(\inst1|SR~regout ),
	.datad(\REG_A|Q [3]),
	.cin(gnd),
	.combout(\REG_A|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~8 .lut_mask = 16'hEF20;
defparam \REG_A|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[4]));
// synopsys translate_off
defparam \Multplier[4]~I .input_async_reset = "none";
defparam \Multplier[4]~I .input_power_up = "low";
defparam \Multplier[4]~I .input_register_mode = "none";
defparam \Multplier[4]~I .input_sync_reset = "none";
defparam \Multplier[4]~I .oe_async_reset = "none";
defparam \Multplier[4]~I .oe_power_up = "low";
defparam \Multplier[4]~I .oe_register_mode = "none";
defparam \Multplier[4]~I .oe_sync_reset = "none";
defparam \Multplier[4]~I .operation_mode = "input";
defparam \Multplier[4]~I .output_async_reset = "none";
defparam \Multplier[4]~I .output_power_up = "low";
defparam \Multplier[4]~I .output_register_mode = "none";
defparam \Multplier[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N16
cycloneii_lcell_comb \Multiplier|Adder|Add0~30 (
// Equation(s):
// \Multiplier|Adder|Add0~30_combout  = (\Multiplier|Q_1~regout  & (\Multiplier|Adder|Add0~0_combout  & ((!\Multiplier|Q [0])))) # (!\Multiplier|Q_1~regout  & (((\Multiplier|Subtractor|Add0~0_combout  & \Multiplier|Q [0]))))

	.dataa(\Multiplier|Q_1~regout ),
	.datab(\Multiplier|Adder|Add0~0_combout ),
	.datac(\Multiplier|Subtractor|Add0~0_combout ),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~30 .lut_mask = 16'h5088;
defparam \Multiplier|Adder|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N22
cycloneii_lcell_comb \Multiplier|Adder|Add0~31 (
// Equation(s):
// \Multiplier|Adder|Add0~31_combout  = (\Multiplier|Adder|Add0~30_combout ) # ((\Multiplier|A [0] & (\Multiplier|Q_1~regout  $ (!\Multiplier|Q [0]))))

	.dataa(\Multiplier|Q_1~regout ),
	.datab(\Multiplier|A [0]),
	.datac(\Multiplier|Adder|Add0~30_combout ),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~31 .lut_mask = 16'hF8F4;
defparam \Multiplier|Adder|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N8
cycloneii_lcell_comb \Multiplier|Q[7]~feeder (
// Equation(s):
// \Multiplier|Q[7]~feeder_combout  = \Multiplier|Adder|Add0~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Multiplier|Adder|Add0~31_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \Multiplier|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[7]));
// synopsys translate_off
defparam \Multplier[7]~I .input_async_reset = "none";
defparam \Multplier[7]~I .input_power_up = "low";
defparam \Multplier[7]~I .input_register_mode = "none";
defparam \Multplier[7]~I .input_sync_reset = "none";
defparam \Multplier[7]~I .oe_async_reset = "none";
defparam \Multplier[7]~I .oe_power_up = "low";
defparam \Multplier[7]~I .oe_register_mode = "none";
defparam \Multplier[7]~I .oe_sync_reset = "none";
defparam \Multplier[7]~I .operation_mode = "input";
defparam \Multplier[7]~I .output_async_reset = "none";
defparam \Multplier[7]~I .output_power_up = "low";
defparam \Multplier[7]~I .output_register_mode = "none";
defparam \Multplier[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y49_N9
cycloneii_lcell_ff \Multiplier|Q[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[7]~feeder_combout ),
	.sdata(\Multplier~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst1|MULST~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [7]));

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[6]));
// synopsys translate_off
defparam \Multplier[6]~I .input_async_reset = "none";
defparam \Multplier[6]~I .input_power_up = "low";
defparam \Multplier[6]~I .input_register_mode = "none";
defparam \Multplier[6]~I .input_sync_reset = "none";
defparam \Multplier[6]~I .oe_async_reset = "none";
defparam \Multplier[6]~I .oe_power_up = "low";
defparam \Multplier[6]~I .oe_register_mode = "none";
defparam \Multplier[6]~I .oe_sync_reset = "none";
defparam \Multplier[6]~I .operation_mode = "input";
defparam \Multplier[6]~I .output_async_reset = "none";
defparam \Multplier[6]~I .output_power_up = "low";
defparam \Multplier[6]~I .output_register_mode = "none";
defparam \Multplier[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N18
cycloneii_lcell_comb \Multiplier|Q~0 (
// Equation(s):
// \Multiplier|Q~0_combout  = (\inst1|MULST~regout  & ((\Multplier~combout [6]))) # (!\inst1|MULST~regout  & (\Multiplier|Q [7]))

	.dataa(vcc),
	.datab(\inst1|MULST~regout ),
	.datac(\Multiplier|Q [7]),
	.datad(\Multplier~combout [6]),
	.cin(gnd),
	.combout(\Multiplier|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q~0 .lut_mask = 16'hFC30;
defparam \Multiplier|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N19
cycloneii_lcell_ff \Multiplier|Q[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [6]));

// Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[5]));
// synopsys translate_off
defparam \Multplier[5]~I .input_async_reset = "none";
defparam \Multplier[5]~I .input_power_up = "low";
defparam \Multplier[5]~I .input_register_mode = "none";
defparam \Multplier[5]~I .input_sync_reset = "none";
defparam \Multplier[5]~I .oe_async_reset = "none";
defparam \Multplier[5]~I .oe_power_up = "low";
defparam \Multplier[5]~I .oe_register_mode = "none";
defparam \Multplier[5]~I .oe_sync_reset = "none";
defparam \Multplier[5]~I .operation_mode = "input";
defparam \Multplier[5]~I .output_async_reset = "none";
defparam \Multplier[5]~I .output_power_up = "low";
defparam \Multplier[5]~I .output_register_mode = "none";
defparam \Multplier[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N0
cycloneii_lcell_comb \Multiplier|Q~1 (
// Equation(s):
// \Multiplier|Q~1_combout  = (\inst1|MULST~regout  & ((\Multplier~combout [5]))) # (!\inst1|MULST~regout  & (\Multiplier|Q [6]))

	.dataa(vcc),
	.datab(\inst1|MULST~regout ),
	.datac(\Multiplier|Q [6]),
	.datad(\Multplier~combout [5]),
	.cin(gnd),
	.combout(\Multiplier|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q~1 .lut_mask = 16'hFC30;
defparam \Multiplier|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N1
cycloneii_lcell_ff \Multiplier|Q[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [5]));

// Location: LCCOMB_X94_Y49_N6
cycloneii_lcell_comb \Multiplier|Q~2 (
// Equation(s):
// \Multiplier|Q~2_combout  = (\inst1|MULST~regout  & (\Multplier~combout [4])) # (!\inst1|MULST~regout  & ((\Multiplier|Q [5])))

	.dataa(vcc),
	.datab(\inst1|MULST~regout ),
	.datac(\Multplier~combout [4]),
	.datad(\Multiplier|Q [5]),
	.cin(gnd),
	.combout(\Multiplier|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q~2 .lut_mask = 16'hF3C0;
defparam \Multiplier|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N7
cycloneii_lcell_ff \Multiplier|Q[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [4]));

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[4]));
// synopsys translate_off
defparam \DAT1[4]~I .input_async_reset = "none";
defparam \DAT1[4]~I .input_power_up = "low";
defparam \DAT1[4]~I .input_register_mode = "none";
defparam \DAT1[4]~I .input_sync_reset = "none";
defparam \DAT1[4]~I .oe_async_reset = "none";
defparam \DAT1[4]~I .oe_power_up = "low";
defparam \DAT1[4]~I .oe_register_mode = "none";
defparam \DAT1[4]~I .oe_sync_reset = "none";
defparam \DAT1[4]~I .operation_mode = "input";
defparam \DAT1[4]~I .output_async_reset = "none";
defparam \DAT1[4]~I .output_power_up = "low";
defparam \DAT1[4]~I .output_register_mode = "none";
defparam \DAT1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N20
cycloneii_lcell_comb \REG_M|Q~4 (
// Equation(s):
// \REG_M|Q~4_combout  = (\inst1|RST~regout  & \DAT1~combout [4])

	.dataa(vcc),
	.datab(\inst1|RST~regout ),
	.datac(\DAT1~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_M|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~4 .lut_mask = 16'hC0C0;
defparam \REG_M|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y49_N13
cycloneii_lcell_ff \REG_M|Q[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REG_M|Q~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [4]));

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[4]));
// synopsys translate_off
defparam \DAT3[4]~I .input_async_reset = "none";
defparam \DAT3[4]~I .input_power_up = "low";
defparam \DAT3[4]~I .input_register_mode = "none";
defparam \DAT3[4]~I .input_sync_reset = "none";
defparam \DAT3[4]~I .oe_async_reset = "none";
defparam \DAT3[4]~I .oe_power_up = "low";
defparam \DAT3[4]~I .oe_register_mode = "none";
defparam \DAT3[4]~I .oe_sync_reset = "none";
defparam \DAT3[4]~I .operation_mode = "input";
defparam \DAT3[4]~I .output_async_reset = "none";
defparam \DAT3[4]~I .output_power_up = "low";
defparam \DAT3[4]~I .output_register_mode = "none";
defparam \DAT3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N12
cycloneii_lcell_comb \MUX_B|Mux3~1 (
// Equation(s):
// \MUX_B|Mux3~1_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & ((\DAT3~combout [4]))) # (!\inst1|BSEL [0] & (\REG_M|Q [4]))))

	.dataa(\inst1|BSEL [0]),
	.datab(\inst1|BSEL [1]),
	.datac(\REG_M|Q [4]),
	.datad(\DAT3~combout [4]),
	.cin(gnd),
	.combout(\MUX_B|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux3~1 .lut_mask = 16'hC840;
defparam \MUX_B|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N12
cycloneii_lcell_comb \MUX_A|Mux3~1 (
// Equation(s):
// \MUX_A|Mux3~1_combout  = (\inst1|ASEL [1] & ((\inst1|ASEL [0] & (\REG_A|Q [4])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [4])))))

	.dataa(\REG_A|Q [4]),
	.datab(\REG_Q|Q [4]),
	.datac(\inst1|ASEL [0]),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux3~1 .lut_mask = 16'hAC00;
defparam \MUX_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N4
cycloneii_lcell_comb \ALU|Mux11~0 (
// Equation(s):
// \ALU|Mux11~0_combout  = (\AOP~combout [1] & (\MUX_B|Mux3~1_combout  $ (\MUX_A|Mux3~1_combout  $ (\AOP~combout [0])))) # (!\AOP~combout [1] & (\MUX_B|Mux3~1_combout  & (\MUX_A|Mux3~1_combout  $ (\AOP~combout [0]))))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_B|Mux3~1_combout ),
	.datac(\MUX_A|Mux3~1_combout ),
	.datad(\AOP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~0 .lut_mask = 16'h8668;
defparam \ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N10
cycloneii_lcell_comb \MUX_A|Mux3~0 (
// Equation(s):
// \MUX_A|Mux3~0_combout  = (\inst1|ASEL [0] & (\REG_A|Q [4])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [4])))

	.dataa(\inst1|ASEL [0]),
	.datab(vcc),
	.datac(\REG_A|Q [4]),
	.datad(\REG_Q|Q [4]),
	.cin(gnd),
	.combout(\MUX_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux3~0 .lut_mask = 16'hF5A0;
defparam \MUX_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N26
cycloneii_lcell_comb \ALU|temp~15 (
// Equation(s):
// \ALU|temp~15_combout  = (\MUX_B|Mux3~0_combout  & ((\inst1|BSEL [1]) # ((\inst1|ASEL [1] & \MUX_A|Mux3~0_combout )))) # (!\MUX_B|Mux3~0_combout  & (\inst1|ASEL [1] & ((\MUX_A|Mux3~0_combout ))))

	.dataa(\MUX_B|Mux3~0_combout ),
	.datab(\inst1|ASEL [1]),
	.datac(\inst1|BSEL [1]),
	.datad(\MUX_A|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~15 .lut_mask = 16'hECA0;
defparam \ALU|temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT2[3]));
// synopsys translate_off
defparam \DAT2[3]~I .input_async_reset = "none";
defparam \DAT2[3]~I .input_power_up = "low";
defparam \DAT2[3]~I .input_register_mode = "none";
defparam \DAT2[3]~I .input_sync_reset = "none";
defparam \DAT2[3]~I .oe_async_reset = "none";
defparam \DAT2[3]~I .oe_power_up = "low";
defparam \DAT2[3]~I .oe_register_mode = "none";
defparam \DAT2[3]~I .oe_sync_reset = "none";
defparam \DAT2[3]~I .operation_mode = "input";
defparam \DAT2[3]~I .output_async_reset = "none";
defparam \DAT2[3]~I .output_power_up = "low";
defparam \DAT2[3]~I .output_register_mode = "none";
defparam \DAT2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N18
cycloneii_lcell_comb \REG_Q|Q~10 (
// Equation(s):
// \REG_Q|Q~10_combout  = (\REG_Q|Q[1]~0_combout  & (((\inst1|LDQ~regout )))) # (!\REG_Q|Q[1]~0_combout  & ((\inst1|LDQ~regout  & (\DAT2~combout [3])) # (!\inst1|LDQ~regout  & ((\REG_Q|Q [2])))))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\DAT2~combout [3]),
	.datac(\REG_Q|Q [2]),
	.datad(\inst1|LDQ~regout ),
	.cin(gnd),
	.combout(\REG_Q|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~10 .lut_mask = 16'hEE50;
defparam \REG_Q|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N12
cycloneii_lcell_comb \Multiplier|Adder|Add0~22 (
// Equation(s):
// \Multiplier|Adder|Add0~22_combout  = (\Multiplier|Q [0] & (\Multiplier|Subtractor|Add0~8_combout  & (!\Multiplier|Q_1~regout ))) # (!\Multiplier|Q [0] & (((\Multiplier|Q_1~regout  & \Multiplier|Adder|Add0~8_combout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Subtractor|Add0~8_combout ),
	.datac(\Multiplier|Q_1~regout ),
	.datad(\Multiplier|Adder|Add0~8_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~22 .lut_mask = 16'h5808;
defparam \Multiplier|Adder|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y49_N10
cycloneii_lcell_comb \Multiplier|Adder|Add0~23 (
// Equation(s):
// \Multiplier|Adder|Add0~23_combout  = (\Multiplier|Adder|Add0~22_combout ) # ((\Multiplier|A [4] & (\Multiplier|Q_1~regout  $ (!\Multiplier|Q [0]))))

	.dataa(\Multiplier|A [4]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Q [0]),
	.datad(\Multiplier|Adder|Add0~22_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~23 .lut_mask = 16'hFF82;
defparam \Multiplier|Adder|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y49_N11
cycloneii_lcell_ff \Multiplier|A[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst1|MULST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [3]));

// Location: LCCOMB_X81_Y50_N16
cycloneii_lcell_comb \REG_Q|Q~11 (
// Equation(s):
// \REG_Q|Q~11_combout  = (\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q~10_combout  & (\Multiplier|A [3])) # (!\REG_Q|Q~10_combout  & ((\REG_Q|Q [4]))))) # (!\REG_Q|Q[1]~0_combout  & (\REG_Q|Q~10_combout ))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\REG_Q|Q~10_combout ),
	.datac(\Multiplier|A [3]),
	.datad(\REG_Q|Q [4]),
	.cin(gnd),
	.combout(\REG_Q|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~11 .lut_mask = 16'hE6C4;
defparam \REG_Q|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N17
cycloneii_lcell_ff \REG_Q|Q[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [3]));

// Location: LCCOMB_X77_Y50_N0
cycloneii_lcell_comb \MUX_A|Mux4~0 (
// Equation(s):
// \MUX_A|Mux4~0_combout  = (\inst1|ASEL [0] & ((\REG_A|Q [3]))) # (!\inst1|ASEL [0] & (\REG_Q|Q [3]))

	.dataa(\inst1|ASEL [0]),
	.datab(vcc),
	.datac(\REG_Q|Q [3]),
	.datad(\REG_A|Q [3]),
	.cin(gnd),
	.combout(\MUX_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux4~0 .lut_mask = 16'hFA50;
defparam \MUX_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N8
cycloneii_lcell_comb \MUX_A|Mux5~0 (
// Equation(s):
// \MUX_A|Mux5~0_combout  = (\inst1|ASEL [0] & ((\REG_A|Q [2]))) # (!\inst1|ASEL [0] & (\REG_Q|Q [2]))

	.dataa(\REG_Q|Q [2]),
	.datab(vcc),
	.datac(\REG_A|Q [2]),
	.datad(\inst1|ASEL [0]),
	.cin(gnd),
	.combout(\MUX_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux5~0 .lut_mask = 16'hF0AA;
defparam \MUX_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N22
cycloneii_lcell_comb \MUX_A|Mux6~0 (
// Equation(s):
// \MUX_A|Mux6~0_combout  = (\inst1|ASEL [0] & ((\REG_A|Q [1]))) # (!\inst1|ASEL [0] & (\REG_Q|Q [1]))

	.dataa(vcc),
	.datab(\REG_Q|Q [1]),
	.datac(\REG_A|Q [1]),
	.datad(\inst1|ASEL [0]),
	.cin(gnd),
	.combout(\MUX_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux6~0 .lut_mask = 16'hF0CC;
defparam \MUX_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N16
cycloneii_lcell_comb \ALU|neg_a[0]~1 (
// Equation(s):
// \ALU|neg_a[0]~1_cout  = CARRY(!\MUX_A|Mux7~0_combout )

	.dataa(vcc),
	.datab(\MUX_A|Mux7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|neg_a[0]~1_cout ));
// synopsys translate_off
defparam \ALU|neg_a[0]~1 .lut_mask = 16'h0033;
defparam \ALU|neg_a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N18
cycloneii_lcell_comb \ALU|neg_a[1]~2 (
// Equation(s):
// \ALU|neg_a[1]~2_combout  = (\inst1|ASEL [1] & ((\MUX_A|Mux6~0_combout  & ((\ALU|neg_a[0]~1_cout ) # (GND))) # (!\MUX_A|Mux6~0_combout  & (!\ALU|neg_a[0]~1_cout )))) # (!\inst1|ASEL [1] & (((!\ALU|neg_a[0]~1_cout ))))
// \ALU|neg_a[1]~3  = CARRY(((\inst1|ASEL [1] & \MUX_A|Mux6~0_combout )) # (!\ALU|neg_a[0]~1_cout ))

	.dataa(\inst1|ASEL [1]),
	.datab(\MUX_A|Mux6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[0]~1_cout ),
	.combout(\ALU|neg_a[1]~2_combout ),
	.cout(\ALU|neg_a[1]~3 ));
// synopsys translate_off
defparam \ALU|neg_a[1]~2 .lut_mask = 16'h878F;
defparam \ALU|neg_a[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N20
cycloneii_lcell_comb \ALU|neg_a[2]~4 (
// Equation(s):
// \ALU|neg_a[2]~4_combout  = (\ALU|neg_a[1]~3  & (((!\MUX_A|Mux5~0_combout ) # (!\inst1|ASEL [1])))) # (!\ALU|neg_a[1]~3  & ((((!\MUX_A|Mux5~0_combout ) # (!\inst1|ASEL [1])))))
// \ALU|neg_a[2]~5  = CARRY((!\ALU|neg_a[1]~3  & ((!\MUX_A|Mux5~0_combout ) # (!\inst1|ASEL [1]))))

	.dataa(\inst1|ASEL [1]),
	.datab(\MUX_A|Mux5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[1]~3 ),
	.combout(\ALU|neg_a[2]~4_combout ),
	.cout(\ALU|neg_a[2]~5 ));
// synopsys translate_off
defparam \ALU|neg_a[2]~4 .lut_mask = 16'h7807;
defparam \ALU|neg_a[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N22
cycloneii_lcell_comb \ALU|neg_a[3]~6 (
// Equation(s):
// \ALU|neg_a[3]~6_combout  = (\inst1|ASEL [1] & ((\MUX_A|Mux4~0_combout  & ((\ALU|neg_a[2]~5 ) # (GND))) # (!\MUX_A|Mux4~0_combout  & (!\ALU|neg_a[2]~5 )))) # (!\inst1|ASEL [1] & (((!\ALU|neg_a[2]~5 ))))
// \ALU|neg_a[3]~7  = CARRY(((\inst1|ASEL [1] & \MUX_A|Mux4~0_combout )) # (!\ALU|neg_a[2]~5 ))

	.dataa(\inst1|ASEL [1]),
	.datab(\MUX_A|Mux4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[2]~5 ),
	.combout(\ALU|neg_a[3]~6_combout ),
	.cout(\ALU|neg_a[3]~7 ));
// synopsys translate_off
defparam \ALU|neg_a[3]~6 .lut_mask = 16'h878F;
defparam \ALU|neg_a[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N24
cycloneii_lcell_comb \ALU|neg_a[4]~8 (
// Equation(s):
// \ALU|neg_a[4]~8_combout  = (\ALU|neg_a[3]~7  & (((!\inst1|ASEL [1]) # (!\MUX_A|Mux3~0_combout )))) # (!\ALU|neg_a[3]~7  & ((((!\inst1|ASEL [1]) # (!\MUX_A|Mux3~0_combout )))))
// \ALU|neg_a[4]~9  = CARRY((!\ALU|neg_a[3]~7  & ((!\inst1|ASEL [1]) # (!\MUX_A|Mux3~0_combout ))))

	.dataa(\MUX_A|Mux3~0_combout ),
	.datab(\inst1|ASEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[3]~7 ),
	.combout(\ALU|neg_a[4]~8_combout ),
	.cout(\ALU|neg_a[4]~9 ));
// synopsys translate_off
defparam \ALU|neg_a[4]~8 .lut_mask = 16'h7807;
defparam \ALU|neg_a[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N22
cycloneii_lcell_comb \ALU|Mux1~0 (
// Equation(s):
// \ALU|Mux1~0_combout  = (\AOP~combout [2]) # ((\AOP~combout [1] & \AOP~combout [0]))

	.dataa(vcc),
	.datab(\AOP~combout [2]),
	.datac(\AOP~combout [1]),
	.datad(\AOP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~0 .lut_mask = 16'hFCCC;
defparam \ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \ALU|Mux1~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ALU|Mux1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ALU|Mux1~0clkctrl_outclk ));
// synopsys translate_off
defparam \ALU|Mux1~0clkctrl .clock_type = "global clock";
defparam \ALU|Mux1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N18
cycloneii_lcell_comb \MUX_A|Mux5~1 (
// Equation(s):
// \MUX_A|Mux5~1_combout  = (\inst1|ASEL [1] & ((\inst1|ASEL [0] & ((\REG_A|Q [2]))) # (!\inst1|ASEL [0] & (\REG_Q|Q [2]))))

	.dataa(\REG_Q|Q [2]),
	.datab(\inst1|ASEL [0]),
	.datac(\REG_A|Q [2]),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux5~1 .lut_mask = 16'hE200;
defparam \MUX_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N6
cycloneii_lcell_comb \ALU|Mux5~1 (
// Equation(s):
// \ALU|Mux5~1_combout  = (\AOP~combout [1] & (\ALU|neg_a[2]~4_combout )) # (!\AOP~combout [1] & ((\MUX_A|Mux5~1_combout )))

	.dataa(vcc),
	.datab(\AOP~combout [1]),
	.datac(\ALU|neg_a[2]~4_combout ),
	.datad(\MUX_A|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~1 .lut_mask = 16'hF3C0;
defparam \ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[1]));
// synopsys translate_off
defparam \DAT1[1]~I .input_async_reset = "none";
defparam \DAT1[1]~I .input_power_up = "low";
defparam \DAT1[1]~I .input_register_mode = "none";
defparam \DAT1[1]~I .input_sync_reset = "none";
defparam \DAT1[1]~I .oe_async_reset = "none";
defparam \DAT1[1]~I .oe_power_up = "low";
defparam \DAT1[1]~I .oe_register_mode = "none";
defparam \DAT1[1]~I .oe_sync_reset = "none";
defparam \DAT1[1]~I .operation_mode = "input";
defparam \DAT1[1]~I .output_async_reset = "none";
defparam \DAT1[1]~I .output_power_up = "low";
defparam \DAT1[1]~I .output_register_mode = "none";
defparam \DAT1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N4
cycloneii_lcell_comb \REG_M|Q~7 (
// Equation(s):
// \REG_M|Q~7_combout  = (\inst1|RST~regout  & \DAT1~combout [1])

	.dataa(vcc),
	.datab(\inst1|RST~regout ),
	.datac(vcc),
	.datad(\DAT1~combout [1]),
	.cin(gnd),
	.combout(\REG_M|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~7 .lut_mask = 16'hCC00;
defparam \REG_M|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y49_N15
cycloneii_lcell_ff \REG_M|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REG_M|Q~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [1]));

// Location: LCCOMB_X75_Y50_N10
cycloneii_lcell_comb \MUX_B|Mux6~1 (
// Equation(s):
// \MUX_B|Mux6~1_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & (\DAT3~combout [1])) # (!\inst1|BSEL [0] & ((\REG_M|Q [1])))))

	.dataa(\DAT3~combout [1]),
	.datab(\inst1|BSEL [1]),
	.datac(\REG_M|Q [1]),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux6~1 .lut_mask = 16'h88C0;
defparam \MUX_B|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N16
cycloneii_lcell_comb \ALU|neg_b[0]~1 (
// Equation(s):
// \ALU|neg_b[0]~1_cout  = CARRY(!\MUX_B|Mux7~0_combout )

	.dataa(vcc),
	.datab(\MUX_B|Mux7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|neg_b[0]~1_cout ));
// synopsys translate_off
defparam \ALU|neg_b[0]~1 .lut_mask = 16'h0033;
defparam \ALU|neg_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N18
cycloneii_lcell_comb \ALU|neg_b[1]~2 (
// Equation(s):
// \ALU|neg_b[1]~2_combout  = (\MUX_B|Mux6~0_combout  & ((\inst1|BSEL [1] & ((\ALU|neg_b[0]~1_cout ) # (GND))) # (!\inst1|BSEL [1] & (!\ALU|neg_b[0]~1_cout )))) # (!\MUX_B|Mux6~0_combout  & (((!\ALU|neg_b[0]~1_cout ))))
// \ALU|neg_b[1]~3  = CARRY(((\MUX_B|Mux6~0_combout  & \inst1|BSEL [1])) # (!\ALU|neg_b[0]~1_cout ))

	.dataa(\MUX_B|Mux6~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[0]~1_cout ),
	.combout(\ALU|neg_b[1]~2_combout ),
	.cout(\ALU|neg_b[1]~3 ));
// synopsys translate_off
defparam \ALU|neg_b[1]~2 .lut_mask = 16'h878F;
defparam \ALU|neg_b[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N8
cycloneii_lcell_comb \ALU|Mux6~0 (
// Equation(s):
// \ALU|Mux6~0_combout  = (\AOP~combout [1] & (((\MUX_B|Mux6~1_combout )))) # (!\AOP~combout [1] & ((\AOP~combout [0] & ((\ALU|neg_b[1]~2_combout ))) # (!\AOP~combout [0] & (\MUX_B|Mux6~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\MUX_B|Mux6~1_combout ),
	.datad(\ALU|neg_b[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~0 .lut_mask = 16'hF4B0;
defparam \ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N14
cycloneii_lcell_comb \ALU|temp~24 (
// Equation(s):
// \ALU|temp~24_combout  = (\MUX_A|Mux7~0_combout  & \MUX_B|Mux7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_A|Mux7~0_combout ),
	.datad(\MUX_B|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ALU|temp~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~24 .lut_mask = 16'hF000;
defparam \ALU|temp~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N0
cycloneii_lcell_comb \ALU|carry[0] (
// Equation(s):
// \ALU|carry [0] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|carry [0])) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|temp~24_combout )))

	.dataa(vcc),
	.datab(\ALU|carry [0]),
	.datac(\ALU|temp~24_combout ),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [0]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[0] .lut_mask = 16'hCCF0;
defparam \ALU|carry[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N20
cycloneii_lcell_comb \MUX_A|Mux6~1 (
// Equation(s):
// \MUX_A|Mux6~1_combout  = (\inst1|ASEL [1] & ((\inst1|ASEL [0] & ((\REG_A|Q [1]))) # (!\inst1|ASEL [0] & (\REG_Q|Q [1]))))

	.dataa(\inst1|ASEL [0]),
	.datab(\REG_Q|Q [1]),
	.datac(\REG_A|Q [1]),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux6~1 .lut_mask = 16'hE400;
defparam \MUX_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N26
cycloneii_lcell_comb \ALU|Mux6~1 (
// Equation(s):
// \ALU|Mux6~1_combout  = (\AOP~combout [1] & ((\ALU|neg_a[1]~2_combout ))) # (!\AOP~combout [1] & (\MUX_A|Mux6~1_combout ))

	.dataa(\AOP~combout [1]),
	.datab(vcc),
	.datac(\MUX_A|Mux6~1_combout ),
	.datad(\ALU|neg_a[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~1 .lut_mask = 16'hFA50;
defparam \ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N22
cycloneii_lcell_comb \ALU|Mux6~2 (
// Equation(s):
// \ALU|Mux6~2_combout  = (\ALU|Mux6~0_combout  & ((\ALU|carry [0]) # (\ALU|Mux6~1_combout ))) # (!\ALU|Mux6~0_combout  & (\ALU|carry [0] & \ALU|Mux6~1_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux6~0_combout ),
	.datac(\ALU|carry [0]),
	.datad(\ALU|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~2 .lut_mask = 16'hFCC0;
defparam \ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N6
cycloneii_lcell_comb \ALU|carry[1] (
// Equation(s):
// \ALU|carry [1] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|carry [1])) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|Mux6~2_combout )))

	.dataa(\ALU|carry [1]),
	.datab(\ALU|Mux6~2_combout ),
	.datac(vcc),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [1]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[1] .lut_mask = 16'hAACC;
defparam \ALU|carry[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N28
cycloneii_lcell_comb \ALU|Mux5~2 (
// Equation(s):
// \ALU|Mux5~2_combout  = (\ALU|Mux5~0_combout  & ((\ALU|Mux5~1_combout ) # (\ALU|carry [1]))) # (!\ALU|Mux5~0_combout  & (\ALU|Mux5~1_combout  & \ALU|carry [1]))

	.dataa(\ALU|Mux5~0_combout ),
	.datab(vcc),
	.datac(\ALU|Mux5~1_combout ),
	.datad(\ALU|carry [1]),
	.cin(gnd),
	.combout(\ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~2 .lut_mask = 16'hFAA0;
defparam \ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N2
cycloneii_lcell_comb \ALU|carry[2] (
// Equation(s):
// \ALU|carry [2] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|carry [2])) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|Mux5~2_combout )))

	.dataa(vcc),
	.datab(\ALU|carry [2]),
	.datac(\ALU|Mux1~0clkctrl_outclk ),
	.datad(\ALU|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ALU|carry [2]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[2] .lut_mask = 16'hCFC0;
defparam \ALU|carry[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N0
cycloneii_lcell_comb \ALU|Mux4~1 (
// Equation(s):
// \ALU|Mux4~1_combout  = (\AOP~combout [1] & ((\ALU|neg_a[3]~6_combout ))) # (!\AOP~combout [1] & (\MUX_A|Mux4~1_combout ))

	.dataa(\MUX_A|Mux4~1_combout ),
	.datab(vcc),
	.datac(\AOP~combout [1]),
	.datad(\ALU|neg_a[3]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~1 .lut_mask = 16'hFA0A;
defparam \ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N10
cycloneii_lcell_comb \ALU|Mux4~2 (
// Equation(s):
// \ALU|Mux4~2_combout  = (\ALU|Mux4~0_combout  & ((\ALU|carry [2]) # (\ALU|Mux4~1_combout ))) # (!\ALU|Mux4~0_combout  & (\ALU|carry [2] & \ALU|Mux4~1_combout ))

	.dataa(\ALU|Mux4~0_combout ),
	.datab(\ALU|carry [2]),
	.datac(vcc),
	.datad(\ALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~2 .lut_mask = 16'hEE88;
defparam \ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N16
cycloneii_lcell_comb \ALU|carry[3] (
// Equation(s):
// \ALU|carry [3] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|carry [3])) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|Mux4~2_combout )))

	.dataa(\ALU|carry [3]),
	.datab(vcc),
	.datac(\ALU|Mux1~0clkctrl_outclk ),
	.datad(\ALU|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ALU|carry [3]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[3] .lut_mask = 16'hAFA0;
defparam \ALU|carry[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N14
cycloneii_lcell_comb \ALU|temp~12 (
// Equation(s):
// \ALU|temp~12_combout  = \ALU|neg_a[4]~8_combout  $ (\ALU|carry [3] $ (((\MUX_B|Mux3~0_combout  & \inst1|BSEL [1]))))

	.dataa(\MUX_B|Mux3~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(\ALU|neg_a[4]~8_combout ),
	.datad(\ALU|carry [3]),
	.cin(gnd),
	.combout(\ALU|temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~12 .lut_mask = 16'h8778;
defparam \ALU|temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N20
cycloneii_lcell_comb \ALU|temp~13 (
// Equation(s):
// \ALU|temp~13_combout  = \ALU|neg_b[4]~8_combout  $ (\MUX_A|Mux3~1_combout  $ (\ALU|carry [3]))

	.dataa(\ALU|neg_b[4]~8_combout ),
	.datab(\MUX_A|Mux3~1_combout ),
	.datac(vcc),
	.datad(\ALU|carry [3]),
	.cin(gnd),
	.combout(\ALU|temp~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~13 .lut_mask = 16'h9966;
defparam \ALU|temp~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N30
cycloneii_lcell_comb \ALU|temp~14 (
// Equation(s):
// \ALU|temp~14_combout  = \MUX_A|Mux3~1_combout  $ (\ALU|carry [3] $ (((\MUX_B|Mux3~0_combout  & \inst1|BSEL [1]))))

	.dataa(\MUX_B|Mux3~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(\MUX_A|Mux3~1_combout ),
	.datad(\ALU|carry [3]),
	.cin(gnd),
	.combout(\ALU|temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~14 .lut_mask = 16'h8778;
defparam \ALU|temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N28
cycloneii_lcell_comb \ALU|Mux11~1 (
// Equation(s):
// \ALU|Mux11~1_combout  = (\AOP~combout [1] & (\AOP~combout [0])) # (!\AOP~combout [1] & ((\AOP~combout [0] & (\ALU|temp~13_combout )) # (!\AOP~combout [0] & ((\ALU|temp~14_combout )))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\ALU|temp~13_combout ),
	.datad(\ALU|temp~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~1 .lut_mask = 16'hD9C8;
defparam \ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N12
cycloneii_lcell_comb \ALU|Mux11~2 (
// Equation(s):
// \ALU|Mux11~2_combout  = (\AOP~combout [1] & ((\ALU|Mux11~1_combout  & (\ALU|temp~15_combout )) # (!\ALU|Mux11~1_combout  & ((\ALU|temp~12_combout ))))) # (!\AOP~combout [1] & (((\ALU|Mux11~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\ALU|temp~15_combout ),
	.datac(\ALU|temp~12_combout ),
	.datad(\ALU|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~2 .lut_mask = 16'hDDA0;
defparam \ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N22
cycloneii_lcell_comb \ALU|Mux11~3 (
// Equation(s):
// \ALU|Mux11~3_combout  = (\AOP~combout [2] & (\ALU|Mux11~0_combout )) # (!\AOP~combout [2] & ((\ALU|Mux11~2_combout )))

	.dataa(vcc),
	.datab(\AOP~combout [2]),
	.datac(\ALU|Mux11~0_combout ),
	.datad(\ALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~3 .lut_mask = 16'hF3C0;
defparam \ALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N18
cycloneii_lcell_comb \MULSEL_A|Output[4]~5 (
// Equation(s):
// \MULSEL_A|Output[4]~5_combout  = (\inst1|MULSEL~regout  & (\Multiplier|Q [4])) # (!\inst1|MULSEL~regout  & ((\ALU|Mux11~3_combout )))

	.dataa(vcc),
	.datab(\Multiplier|Q [4]),
	.datac(\inst1|MULSEL~regout ),
	.datad(\ALU|Mux11~3_combout ),
	.cin(gnd),
	.combout(\MULSEL_A|Output[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[4]~5 .lut_mask = 16'hCFC0;
defparam \MULSEL_A|Output[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N8
cycloneii_lcell_comb \REG_A|Q~9 (
// Equation(s):
// \REG_A|Q~9_combout  = (\inst1|LDA~regout  & ((\MULSEL_A|Output[4]~5_combout ))) # (!\inst1|LDA~regout  & (\REG_A|Q~8_combout ))

	.dataa(vcc),
	.datab(\REG_A|Q~8_combout ),
	.datac(\inst1|LDA~regout ),
	.datad(\MULSEL_A|Output[4]~5_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~9 .lut_mask = 16'hFC0C;
defparam \REG_A|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N22
cycloneii_lcell_comb \REG_A|Q[6]~5 (
// Equation(s):
// \REG_A|Q[6]~5_combout  = (\inst1|LDA~regout ) # ((\inst1|SL~regout  $ (\inst1|SR~regout )) # (!\inst1|RST~regout ))

	.dataa(\inst1|LDA~regout ),
	.datab(\inst1|SL~regout ),
	.datac(\inst1|RST~regout ),
	.datad(\inst1|SR~regout ),
	.cin(gnd),
	.combout(\REG_A|Q[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q[6]~5 .lut_mask = 16'hBFEF;
defparam \REG_A|Q[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X78_Y49_N9
cycloneii_lcell_ff \REG_A|Q[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_A|Q[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [4]));

// Location: LCCOMB_X79_Y49_N20
cycloneii_lcell_comb \REG_A|Q~10 (
// Equation(s):
// \REG_A|Q~10_combout  = (\inst1|SR~regout  & ((\inst1|SL~regout  & ((\REG_A|Q [2]))) # (!\inst1|SL~regout  & (\REG_A|Q [4])))) # (!\inst1|SR~regout  & (((\REG_A|Q [2]))))

	.dataa(\inst1|SR~regout ),
	.datab(\inst1|SL~regout ),
	.datac(\REG_A|Q [4]),
	.datad(\REG_A|Q [2]),
	.cin(gnd),
	.combout(\REG_A|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~10 .lut_mask = 16'hFD20;
defparam \REG_A|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[3]));
// synopsys translate_off
defparam \Multplier[3]~I .input_async_reset = "none";
defparam \Multplier[3]~I .input_power_up = "low";
defparam \Multplier[3]~I .input_register_mode = "none";
defparam \Multplier[3]~I .input_sync_reset = "none";
defparam \Multplier[3]~I .oe_async_reset = "none";
defparam \Multplier[3]~I .oe_power_up = "low";
defparam \Multplier[3]~I .oe_register_mode = "none";
defparam \Multplier[3]~I .oe_sync_reset = "none";
defparam \Multplier[3]~I .operation_mode = "input";
defparam \Multplier[3]~I .output_async_reset = "none";
defparam \Multplier[3]~I .output_power_up = "low";
defparam \Multplier[3]~I .output_register_mode = "none";
defparam \Multplier[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N4
cycloneii_lcell_comb \Multiplier|Q~3 (
// Equation(s):
// \Multiplier|Q~3_combout  = (\inst1|MULST~regout  & ((\Multplier~combout [3]))) # (!\inst1|MULST~regout  & (\Multiplier|Q [4]))

	.dataa(\Multiplier|Q [4]),
	.datab(\inst1|MULST~regout ),
	.datac(vcc),
	.datad(\Multplier~combout [3]),
	.cin(gnd),
	.combout(\Multiplier|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q~3 .lut_mask = 16'hEE22;
defparam \Multiplier|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N5
cycloneii_lcell_ff \Multiplier|Q[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [3]));

// Location: LCCOMB_X75_Y49_N20
cycloneii_lcell_comb \ALU|neg_b[2]~4 (
// Equation(s):
// \ALU|neg_b[2]~4_combout  = (\ALU|neg_b[1]~3  & (((!\inst1|BSEL [1]) # (!\MUX_B|Mux5~0_combout )))) # (!\ALU|neg_b[1]~3  & ((((!\inst1|BSEL [1]) # (!\MUX_B|Mux5~0_combout )))))
// \ALU|neg_b[2]~5  = CARRY((!\ALU|neg_b[1]~3  & ((!\inst1|BSEL [1]) # (!\MUX_B|Mux5~0_combout ))))

	.dataa(\MUX_B|Mux5~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[1]~3 ),
	.combout(\ALU|neg_b[2]~4_combout ),
	.cout(\ALU|neg_b[2]~5 ));
// synopsys translate_off
defparam \ALU|neg_b[2]~4 .lut_mask = 16'h7807;
defparam \ALU|neg_b[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N22
cycloneii_lcell_comb \ALU|neg_b[3]~6 (
// Equation(s):
// \ALU|neg_b[3]~6_combout  = (\MUX_B|Mux4~0_combout  & ((\inst1|BSEL [1] & ((\ALU|neg_b[2]~5 ) # (GND))) # (!\inst1|BSEL [1] & (!\ALU|neg_b[2]~5 )))) # (!\MUX_B|Mux4~0_combout  & (((!\ALU|neg_b[2]~5 ))))
// \ALU|neg_b[3]~7  = CARRY(((\MUX_B|Mux4~0_combout  & \inst1|BSEL [1])) # (!\ALU|neg_b[2]~5 ))

	.dataa(\MUX_B|Mux4~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[2]~5 ),
	.combout(\ALU|neg_b[3]~6_combout ),
	.cout(\ALU|neg_b[3]~7 ));
// synopsys translate_off
defparam \ALU|neg_b[3]~6 .lut_mask = 16'h878F;
defparam \ALU|neg_b[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N30
cycloneii_lcell_comb \ALU|temp~16 (
// Equation(s):
// \ALU|temp~16_combout  = \ALU|neg_b[3]~6_combout  $ (\ALU|carry [2] $ (((\MUX_A|Mux4~0_combout  & \inst1|ASEL [1]))))

	.dataa(\MUX_A|Mux4~0_combout ),
	.datab(\ALU|neg_b[3]~6_combout ),
	.datac(\inst1|ASEL [1]),
	.datad(\ALU|carry [2]),
	.cin(gnd),
	.combout(\ALU|temp~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~16 .lut_mask = 16'h936C;
defparam \ALU|temp~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[3]));
// synopsys translate_off
defparam \DAT3[3]~I .input_async_reset = "none";
defparam \DAT3[3]~I .input_power_up = "low";
defparam \DAT3[3]~I .input_register_mode = "none";
defparam \DAT3[3]~I .input_sync_reset = "none";
defparam \DAT3[3]~I .oe_async_reset = "none";
defparam \DAT3[3]~I .oe_power_up = "low";
defparam \DAT3[3]~I .oe_register_mode = "none";
defparam \DAT3[3]~I .oe_sync_reset = "none";
defparam \DAT3[3]~I .operation_mode = "input";
defparam \DAT3[3]~I .output_async_reset = "none";
defparam \DAT3[3]~I .output_power_up = "low";
defparam \DAT3[3]~I .output_register_mode = "none";
defparam \DAT3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[3]));
// synopsys translate_off
defparam \DAT1[3]~I .input_async_reset = "none";
defparam \DAT1[3]~I .input_power_up = "low";
defparam \DAT1[3]~I .input_register_mode = "none";
defparam \DAT1[3]~I .input_sync_reset = "none";
defparam \DAT1[3]~I .oe_async_reset = "none";
defparam \DAT1[3]~I .oe_power_up = "low";
defparam \DAT1[3]~I .oe_register_mode = "none";
defparam \DAT1[3]~I .oe_sync_reset = "none";
defparam \DAT1[3]~I .operation_mode = "input";
defparam \DAT1[3]~I .output_async_reset = "none";
defparam \DAT1[3]~I .output_power_up = "low";
defparam \DAT1[3]~I .output_register_mode = "none";
defparam \DAT1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N20
cycloneii_lcell_comb \REG_M|Q~5 (
// Equation(s):
// \REG_M|Q~5_combout  = (\inst1|RST~regout  & \DAT1~combout [3])

	.dataa(\inst1|RST~regout ),
	.datab(vcc),
	.datac(\DAT1~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_M|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~5 .lut_mask = 16'hA0A0;
defparam \REG_M|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X77_Y49_N21
cycloneii_lcell_ff \REG_M|Q[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_M|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [3]));

// Location: LCCOMB_X76_Y49_N20
cycloneii_lcell_comb \MUX_B|Mux4~1 (
// Equation(s):
// \MUX_B|Mux4~1_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & (\DAT3~combout [3])) # (!\inst1|BSEL [0] & ((\REG_M|Q [3])))))

	.dataa(\inst1|BSEL [0]),
	.datab(\DAT3~combout [3]),
	.datac(\inst1|BSEL [1]),
	.datad(\REG_M|Q [3]),
	.cin(gnd),
	.combout(\MUX_B|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux4~1 .lut_mask = 16'hD080;
defparam \MUX_B|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N24
cycloneii_lcell_comb \ALU|temp~17 (
// Equation(s):
// \ALU|temp~17_combout  = \MUX_B|Mux4~1_combout  $ (\ALU|neg_a[3]~6_combout  $ (\ALU|carry [2]))

	.dataa(vcc),
	.datab(\MUX_B|Mux4~1_combout ),
	.datac(\ALU|neg_a[3]~6_combout ),
	.datad(\ALU|carry [2]),
	.cin(gnd),
	.combout(\ALU|temp~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~17 .lut_mask = 16'hC33C;
defparam \ALU|temp~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N18
cycloneii_lcell_comb \ALU|temp~18 (
// Equation(s):
// \ALU|temp~18_combout  = \MUX_B|Mux4~1_combout  $ (\ALU|carry [2] $ (((\MUX_A|Mux4~0_combout  & \inst1|ASEL [1]))))

	.dataa(\MUX_B|Mux4~1_combout ),
	.datab(\MUX_A|Mux4~0_combout ),
	.datac(\inst1|ASEL [1]),
	.datad(\ALU|carry [2]),
	.cin(gnd),
	.combout(\ALU|temp~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~18 .lut_mask = 16'h956A;
defparam \ALU|temp~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N12
cycloneii_lcell_comb \ALU|Mux12~1 (
// Equation(s):
// \ALU|Mux12~1_combout  = (\AOP~combout [1] & ((\AOP~combout [0]) # ((\ALU|temp~17_combout )))) # (!\AOP~combout [1] & (!\AOP~combout [0] & ((\ALU|temp~18_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\ALU|temp~17_combout ),
	.datad(\ALU|temp~18_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~1 .lut_mask = 16'hB9A8;
defparam \ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N14
cycloneii_lcell_comb \ALU|Mux12~2 (
// Equation(s):
// \ALU|Mux12~2_combout  = (\AOP~combout [0] & ((\ALU|Mux12~1_combout  & (\ALU|temp~19_combout )) # (!\ALU|Mux12~1_combout  & ((\ALU|temp~16_combout ))))) # (!\AOP~combout [0] & (((\ALU|Mux12~1_combout ))))

	.dataa(\ALU|temp~19_combout ),
	.datab(\AOP~combout [0]),
	.datac(\ALU|temp~16_combout ),
	.datad(\ALU|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~2 .lut_mask = 16'hBBC0;
defparam \ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N6
cycloneii_lcell_comb \ALU|Mux12~3 (
// Equation(s):
// \ALU|Mux12~3_combout  = (\AOP~combout [2] & (\ALU|Mux12~0_combout )) # (!\AOP~combout [2] & ((\ALU|Mux12~2_combout )))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(vcc),
	.datac(\AOP~combout [2]),
	.datad(\ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~3 .lut_mask = 16'hAFA0;
defparam \ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N0
cycloneii_lcell_comb \MULSEL_A|Output[3]~6 (
// Equation(s):
// \MULSEL_A|Output[3]~6_combout  = (\inst1|MULSEL~regout  & (\Multiplier|Q [3])) # (!\inst1|MULSEL~regout  & ((\ALU|Mux12~3_combout )))

	.dataa(vcc),
	.datab(\Multiplier|Q [3]),
	.datac(\inst1|MULSEL~regout ),
	.datad(\ALU|Mux12~3_combout ),
	.cin(gnd),
	.combout(\MULSEL_A|Output[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[3]~6 .lut_mask = 16'hCFC0;
defparam \MULSEL_A|Output[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N2
cycloneii_lcell_comb \REG_A|Q~11 (
// Equation(s):
// \REG_A|Q~11_combout  = (\inst1|LDA~regout  & ((\MULSEL_A|Output[3]~6_combout ))) # (!\inst1|LDA~regout  & (\REG_A|Q~10_combout ))

	.dataa(vcc),
	.datab(\REG_A|Q~10_combout ),
	.datac(\inst1|LDA~regout ),
	.datad(\MULSEL_A|Output[3]~6_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~11 .lut_mask = 16'hFC0C;
defparam \REG_A|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X78_Y49_N3
cycloneii_lcell_ff \REG_A|Q[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_A|Q[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [3]));

// Location: LCCOMB_X77_Y50_N8
cycloneii_lcell_comb \REG_A|Q~12 (
// Equation(s):
// \REG_A|Q~12_combout  = (\inst1|SL~regout  & (\REG_A|Q [1])) # (!\inst1|SL~regout  & ((\inst1|SR~regout  & ((\REG_A|Q [3]))) # (!\inst1|SR~regout  & (\REG_A|Q [1]))))

	.dataa(\REG_A|Q [1]),
	.datab(\inst1|SL~regout ),
	.datac(\REG_A|Q [3]),
	.datad(\inst1|SR~regout ),
	.cin(gnd),
	.combout(\REG_A|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~12 .lut_mask = 16'hB8AA;
defparam \REG_A|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[2]));
// synopsys translate_off
defparam \Multplier[2]~I .input_async_reset = "none";
defparam \Multplier[2]~I .input_power_up = "low";
defparam \Multplier[2]~I .input_register_mode = "none";
defparam \Multplier[2]~I .input_sync_reset = "none";
defparam \Multplier[2]~I .oe_async_reset = "none";
defparam \Multplier[2]~I .oe_power_up = "low";
defparam \Multplier[2]~I .oe_register_mode = "none";
defparam \Multplier[2]~I .oe_sync_reset = "none";
defparam \Multplier[2]~I .operation_mode = "input";
defparam \Multplier[2]~I .output_async_reset = "none";
defparam \Multplier[2]~I .output_power_up = "low";
defparam \Multplier[2]~I .output_register_mode = "none";
defparam \Multplier[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N2
cycloneii_lcell_comb \Multiplier|Q~4 (
// Equation(s):
// \Multiplier|Q~4_combout  = (\inst1|MULST~regout  & ((\Multplier~combout [2]))) # (!\inst1|MULST~regout  & (\Multiplier|Q [3]))

	.dataa(vcc),
	.datab(\Multiplier|Q [3]),
	.datac(\Multplier~combout [2]),
	.datad(\inst1|MULST~regout ),
	.cin(gnd),
	.combout(\Multiplier|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q~4 .lut_mask = 16'hF0CC;
defparam \Multiplier|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N3
cycloneii_lcell_ff \Multiplier|Q[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [2]));

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT3~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT3[2]));
// synopsys translate_off
defparam \DAT3[2]~I .input_async_reset = "none";
defparam \DAT3[2]~I .input_power_up = "low";
defparam \DAT3[2]~I .input_register_mode = "none";
defparam \DAT3[2]~I .input_sync_reset = "none";
defparam \DAT3[2]~I .oe_async_reset = "none";
defparam \DAT3[2]~I .oe_power_up = "low";
defparam \DAT3[2]~I .oe_register_mode = "none";
defparam \DAT3[2]~I .oe_sync_reset = "none";
defparam \DAT3[2]~I .operation_mode = "input";
defparam \DAT3[2]~I .output_async_reset = "none";
defparam \DAT3[2]~I .output_power_up = "low";
defparam \DAT3[2]~I .output_register_mode = "none";
defparam \DAT3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[2]));
// synopsys translate_off
defparam \DAT1[2]~I .input_async_reset = "none";
defparam \DAT1[2]~I .input_power_up = "low";
defparam \DAT1[2]~I .input_register_mode = "none";
defparam \DAT1[2]~I .input_sync_reset = "none";
defparam \DAT1[2]~I .oe_async_reset = "none";
defparam \DAT1[2]~I .oe_power_up = "low";
defparam \DAT1[2]~I .oe_register_mode = "none";
defparam \DAT1[2]~I .oe_sync_reset = "none";
defparam \DAT1[2]~I .operation_mode = "input";
defparam \DAT1[2]~I .output_async_reset = "none";
defparam \DAT1[2]~I .output_power_up = "low";
defparam \DAT1[2]~I .output_register_mode = "none";
defparam \DAT1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N18
cycloneii_lcell_comb \REG_M|Q~6 (
// Equation(s):
// \REG_M|Q~6_combout  = (\inst1|RST~regout  & \DAT1~combout [2])

	.dataa(vcc),
	.datab(\inst1|RST~regout ),
	.datac(\DAT1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_M|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~6 .lut_mask = 16'hC0C0;
defparam \REG_M|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y49_N7
cycloneii_lcell_ff \REG_M|Q[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REG_M|Q~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [2]));

// Location: LCCOMB_X75_Y49_N6
cycloneii_lcell_comb \MUX_B|Mux5~0 (
// Equation(s):
// \MUX_B|Mux5~0_combout  = (\inst1|BSEL [0] & (\DAT3~combout [2])) # (!\inst1|BSEL [0] & ((\REG_M|Q [2])))

	.dataa(vcc),
	.datab(\DAT3~combout [2]),
	.datac(\REG_M|Q [2]),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux5~0 .lut_mask = 16'hCCF0;
defparam \MUX_B|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N30
cycloneii_lcell_comb \ALU|temp~20 (
// Equation(s):
// \ALU|temp~20_combout  = \ALU|neg_a[2]~4_combout  $ (\ALU|carry [1] $ (((\inst1|BSEL [1] & \MUX_B|Mux5~0_combout ))))

	.dataa(\inst1|BSEL [1]),
	.datab(\MUX_B|Mux5~0_combout ),
	.datac(\ALU|neg_a[2]~4_combout ),
	.datad(\ALU|carry [1]),
	.cin(gnd),
	.combout(\ALU|temp~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~20 .lut_mask = 16'h8778;
defparam \ALU|temp~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N16
cycloneii_lcell_comb \ALU|temp~22 (
// Equation(s):
// \ALU|temp~22_combout  = \MUX_A|Mux5~1_combout  $ (\ALU|carry [1] $ (((\inst1|BSEL [1] & \MUX_B|Mux5~0_combout ))))

	.dataa(\inst1|BSEL [1]),
	.datab(\MUX_A|Mux5~1_combout ),
	.datac(\MUX_B|Mux5~0_combout ),
	.datad(\ALU|carry [1]),
	.cin(gnd),
	.combout(\ALU|temp~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~22 .lut_mask = 16'h936C;
defparam \ALU|temp~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N10
cycloneii_lcell_comb \ALU|temp~21 (
// Equation(s):
// \ALU|temp~21_combout  = \MUX_A|Mux5~1_combout  $ (\ALU|neg_b[2]~4_combout  $ (\ALU|carry [1]))

	.dataa(vcc),
	.datab(\MUX_A|Mux5~1_combout ),
	.datac(\ALU|neg_b[2]~4_combout ),
	.datad(\ALU|carry [1]),
	.cin(gnd),
	.combout(\ALU|temp~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~21 .lut_mask = 16'hC33C;
defparam \ALU|temp~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N2
cycloneii_lcell_comb \ALU|Mux13~1 (
// Equation(s):
// \ALU|Mux13~1_combout  = (\AOP~combout [1] & (\AOP~combout [0])) # (!\AOP~combout [1] & ((\AOP~combout [0] & ((\ALU|temp~21_combout ))) # (!\AOP~combout [0] & (\ALU|temp~22_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\ALU|temp~22_combout ),
	.datad(\ALU|temp~21_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~1 .lut_mask = 16'hDC98;
defparam \ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N30
cycloneii_lcell_comb \ALU|Mux13~2 (
// Equation(s):
// \ALU|Mux13~2_combout  = (\AOP~combout [1] & ((\ALU|Mux13~1_combout  & (\ALU|temp~23_combout )) # (!\ALU|Mux13~1_combout  & ((\ALU|temp~20_combout ))))) # (!\AOP~combout [1] & (((\ALU|Mux13~1_combout ))))

	.dataa(\ALU|temp~23_combout ),
	.datab(\AOP~combout [1]),
	.datac(\ALU|temp~20_combout ),
	.datad(\ALU|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~2 .lut_mask = 16'hBBC0;
defparam \ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N0
cycloneii_lcell_comb \ALU|Mux13~3 (
// Equation(s):
// \ALU|Mux13~3_combout  = (\AOP~combout [2] & (\ALU|Mux13~0_combout )) # (!\AOP~combout [2] & ((\ALU|Mux13~2_combout )))

	.dataa(\ALU|Mux13~0_combout ),
	.datab(vcc),
	.datac(\AOP~combout [2]),
	.datad(\ALU|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~3 .lut_mask = 16'hAFA0;
defparam \ALU|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N6
cycloneii_lcell_comb \MULSEL_A|Output[2]~7 (
// Equation(s):
// \MULSEL_A|Output[2]~7_combout  = (\inst1|MULSEL~regout  & (\Multiplier|Q [2])) # (!\inst1|MULSEL~regout  & ((\ALU|Mux13~3_combout )))

	.dataa(vcc),
	.datab(\inst1|MULSEL~regout ),
	.datac(\Multiplier|Q [2]),
	.datad(\ALU|Mux13~3_combout ),
	.cin(gnd),
	.combout(\MULSEL_A|Output[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[2]~7 .lut_mask = 16'hF3C0;
defparam \MULSEL_A|Output[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N4
cycloneii_lcell_comb \REG_A|Q~13 (
// Equation(s):
// \REG_A|Q~13_combout  = (\inst1|LDA~regout  & ((\MULSEL_A|Output[2]~7_combout ))) # (!\inst1|LDA~regout  & (\REG_A|Q~12_combout ))

	.dataa(\inst1|LDA~regout ),
	.datab(vcc),
	.datac(\REG_A|Q~12_combout ),
	.datad(\MULSEL_A|Output[2]~7_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~13 .lut_mask = 16'hFA50;
defparam \REG_A|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X78_Y50_N5
cycloneii_lcell_ff \REG_A|Q[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_A|Q[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [2]));

// Location: LCCOMB_X79_Y49_N10
cycloneii_lcell_comb \REG_A|Q~14 (
// Equation(s):
// \REG_A|Q~14_combout  = (\inst1|SR~regout  & ((\inst1|SL~regout  & (\REG_A|Q [0])) # (!\inst1|SL~regout  & ((\REG_A|Q [2]))))) # (!\inst1|SR~regout  & (((\REG_A|Q [0]))))

	.dataa(\inst1|SR~regout ),
	.datab(\inst1|SL~regout ),
	.datac(\REG_A|Q [0]),
	.datad(\REG_A|Q [2]),
	.cin(gnd),
	.combout(\REG_A|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~14 .lut_mask = 16'hF2D0;
defparam \REG_A|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Multplier[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Multplier~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Multplier[1]));
// synopsys translate_off
defparam \Multplier[1]~I .input_async_reset = "none";
defparam \Multplier[1]~I .input_power_up = "low";
defparam \Multplier[1]~I .input_register_mode = "none";
defparam \Multplier[1]~I .input_sync_reset = "none";
defparam \Multplier[1]~I .oe_async_reset = "none";
defparam \Multplier[1]~I .oe_power_up = "low";
defparam \Multplier[1]~I .oe_register_mode = "none";
defparam \Multplier[1]~I .oe_sync_reset = "none";
defparam \Multplier[1]~I .operation_mode = "input";
defparam \Multplier[1]~I .output_async_reset = "none";
defparam \Multplier[1]~I .output_power_up = "low";
defparam \Multplier[1]~I .output_register_mode = "none";
defparam \Multplier[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y49_N24
cycloneii_lcell_comb \Multiplier|Q~5 (
// Equation(s):
// \Multiplier|Q~5_combout  = (\inst1|MULST~regout  & ((\Multplier~combout [1]))) # (!\inst1|MULST~regout  & (\Multiplier|Q [2]))

	.dataa(vcc),
	.datab(\Multiplier|Q [2]),
	.datac(\Multplier~combout [1]),
	.datad(\inst1|MULST~regout ),
	.cin(gnd),
	.combout(\Multiplier|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q~5 .lut_mask = 16'hF0CC;
defparam \Multiplier|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y49_N25
cycloneii_lcell_ff \Multiplier|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [1]));

// Location: LCCOMB_X78_Y50_N2
cycloneii_lcell_comb \ALU|Mux14~0 (
// Equation(s):
// \ALU|Mux14~0_combout  = (\AOP~combout [1] & (\AOP~combout [0] $ (\MUX_A|Mux6~1_combout  $ (\MUX_B|Mux6~1_combout )))) # (!\AOP~combout [1] & (\MUX_B|Mux6~1_combout  & (\AOP~combout [0] $ (\MUX_A|Mux6~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\MUX_A|Mux6~1_combout ),
	.datad(\MUX_B|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~0 .lut_mask = 16'h9628;
defparam \ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N10
cycloneii_lcell_comb \MUX_B|Mux6~0 (
// Equation(s):
// \MUX_B|Mux6~0_combout  = (\inst1|BSEL [0] & (\DAT3~combout [1])) # (!\inst1|BSEL [0] & ((\REG_M|Q [1])))

	.dataa(\DAT3~combout [1]),
	.datab(\REG_M|Q [1]),
	.datac(vcc),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux6~0 .lut_mask = 16'hAACC;
defparam \MUX_B|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N26
cycloneii_lcell_comb \ALU|temp~11 (
// Equation(s):
// \ALU|temp~11_combout  = (\inst1|ASEL [1] & ((\MUX_A|Mux6~0_combout ) # ((\MUX_B|Mux6~0_combout  & \inst1|BSEL [1])))) # (!\inst1|ASEL [1] & (((\MUX_B|Mux6~0_combout  & \inst1|BSEL [1]))))

	.dataa(\inst1|ASEL [1]),
	.datab(\MUX_A|Mux6~0_combout ),
	.datac(\MUX_B|Mux6~0_combout ),
	.datad(\inst1|BSEL [1]),
	.cin(gnd),
	.combout(\ALU|temp~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~11 .lut_mask = 16'hF888;
defparam \ALU|temp~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N14
cycloneii_lcell_comb \ALU|temp~8 (
// Equation(s):
// \ALU|temp~8_combout  = \ALU|neg_b[1]~2_combout  $ (\ALU|carry [0] $ (((\MUX_A|Mux6~0_combout  & \inst1|ASEL [1]))))

	.dataa(\ALU|neg_b[1]~2_combout ),
	.datab(\MUX_A|Mux6~0_combout ),
	.datac(\inst1|ASEL [1]),
	.datad(\ALU|carry [0]),
	.cin(gnd),
	.combout(\ALU|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~8 .lut_mask = 16'h956A;
defparam \ALU|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N20
cycloneii_lcell_comb \ALU|temp~9 (
// Equation(s):
// \ALU|temp~9_combout  = \MUX_B|Mux6~1_combout  $ (\ALU|neg_a[1]~2_combout  $ (\ALU|carry [0]))

	.dataa(vcc),
	.datab(\MUX_B|Mux6~1_combout ),
	.datac(\ALU|neg_a[1]~2_combout ),
	.datad(\ALU|carry [0]),
	.cin(gnd),
	.combout(\ALU|temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~9 .lut_mask = 16'hC33C;
defparam \ALU|temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N18
cycloneii_lcell_comb \ALU|temp~10 (
// Equation(s):
// \ALU|temp~10_combout  = \MUX_B|Mux6~1_combout  $ (\ALU|carry [0] $ (((\inst1|ASEL [1] & \MUX_A|Mux6~0_combout ))))

	.dataa(\inst1|ASEL [1]),
	.datab(\MUX_A|Mux6~0_combout ),
	.datac(\MUX_B|Mux6~1_combout ),
	.datad(\ALU|carry [0]),
	.cin(gnd),
	.combout(\ALU|temp~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~10 .lut_mask = 16'h8778;
defparam \ALU|temp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N12
cycloneii_lcell_comb \ALU|Mux14~1 (
// Equation(s):
// \ALU|Mux14~1_combout  = (\AOP~combout [1] & ((\AOP~combout [0]) # ((\ALU|temp~9_combout )))) # (!\AOP~combout [1] & (!\AOP~combout [0] & ((\ALU|temp~10_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\ALU|temp~9_combout ),
	.datad(\ALU|temp~10_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~1 .lut_mask = 16'hB9A8;
defparam \ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N4
cycloneii_lcell_comb \ALU|Mux14~2 (
// Equation(s):
// \ALU|Mux14~2_combout  = (\AOP~combout [0] & ((\ALU|Mux14~1_combout  & (\ALU|temp~11_combout )) # (!\ALU|Mux14~1_combout  & ((\ALU|temp~8_combout ))))) # (!\AOP~combout [0] & (((\ALU|Mux14~1_combout ))))

	.dataa(\AOP~combout [0]),
	.datab(\ALU|temp~11_combout ),
	.datac(\ALU|temp~8_combout ),
	.datad(\ALU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~2 .lut_mask = 16'hDDA0;
defparam \ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N28
cycloneii_lcell_comb \ALU|Mux14~3 (
// Equation(s):
// \ALU|Mux14~3_combout  = (\AOP~combout [2] & (\ALU|Mux14~0_combout )) # (!\AOP~combout [2] & ((\ALU|Mux14~2_combout )))

	.dataa(vcc),
	.datab(\AOP~combout [2]),
	.datac(\ALU|Mux14~0_combout ),
	.datad(\ALU|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~3 .lut_mask = 16'hF3C0;
defparam \ALU|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N12
cycloneii_lcell_comb \MULSEL_A|Output[1]~8 (
// Equation(s):
// \MULSEL_A|Output[1]~8_combout  = (\inst1|MULSEL~regout  & (\Multiplier|Q [1])) # (!\inst1|MULSEL~regout  & ((\ALU|Mux14~3_combout )))

	.dataa(vcc),
	.datab(\inst1|MULSEL~regout ),
	.datac(\Multiplier|Q [1]),
	.datad(\ALU|Mux14~3_combout ),
	.cin(gnd),
	.combout(\MULSEL_A|Output[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[1]~8 .lut_mask = 16'hF3C0;
defparam \MULSEL_A|Output[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N14
cycloneii_lcell_comb \REG_A|Q~15 (
// Equation(s):
// \REG_A|Q~15_combout  = (\inst1|LDA~regout  & ((\MULSEL_A|Output[1]~8_combout ))) # (!\inst1|LDA~regout  & (\REG_A|Q~14_combout ))

	.dataa(\inst1|LDA~regout ),
	.datab(vcc),
	.datac(\REG_A|Q~14_combout ),
	.datad(\MULSEL_A|Output[1]~8_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~15 .lut_mask = 16'hFA50;
defparam \REG_A|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X78_Y50_N15
cycloneii_lcell_ff \REG_A|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_A|Q[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [1]));

// Location: LCCOMB_X81_Y50_N20
cycloneii_lcell_comb \REG_A|Q~16 (
// Equation(s):
// \REG_A|Q~16_combout  = (\inst1|SL~regout  & (((\REG_Q|Q [7])))) # (!\inst1|SL~regout  & ((\inst1|SR~regout  & (\REG_A|Q [1])) # (!\inst1|SR~regout  & ((\REG_Q|Q [7])))))

	.dataa(\inst1|SL~regout ),
	.datab(\REG_A|Q [1]),
	.datac(\REG_Q|Q [7]),
	.datad(\inst1|SR~regout ),
	.cin(gnd),
	.combout(\REG_A|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~16 .lut_mask = 16'hE4F0;
defparam \REG_A|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y50_N24
cycloneii_lcell_comb \REG_A|Q~17 (
// Equation(s):
// \REG_A|Q~17_combout  = (\inst1|LDA~regout  & (\MULSEL_A|Output[0]~9_combout )) # (!\inst1|LDA~regout  & ((\REG_A|Q~16_combout )))

	.dataa(\inst1|LDA~regout ),
	.datab(vcc),
	.datac(\MULSEL_A|Output[0]~9_combout ),
	.datad(\REG_A|Q~16_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~17 .lut_mask = 16'hF5A0;
defparam \REG_A|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X78_Y50_N25
cycloneii_lcell_ff \REG_A|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_A|Q[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [0]));

// Location: LCCOMB_X81_Y50_N30
cycloneii_lcell_comb \REG_Q|Q~2 (
// Equation(s):
// \REG_Q|Q~2_combout  = (\REG_Q|Q[1]~0_combout  & ((\REG_Q|Q~1_combout  & ((\Multiplier|A [6]))) # (!\REG_Q|Q~1_combout  & (\REG_A|Q [0])))) # (!\REG_Q|Q[1]~0_combout  & (\REG_Q|Q~1_combout ))

	.dataa(\REG_Q|Q[1]~0_combout ),
	.datab(\REG_Q|Q~1_combout ),
	.datac(\REG_A|Q [0]),
	.datad(\Multiplier|A [6]),
	.cin(gnd),
	.combout(\REG_Q|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~2 .lut_mask = 16'hEC64;
defparam \REG_Q|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N31
cycloneii_lcell_ff \REG_Q|Q[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_Q|Q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [7]));

// Location: LCCOMB_X74_Y50_N26
cycloneii_lcell_comb \MUX_A|Mux0~0 (
// Equation(s):
// \MUX_A|Mux0~0_combout  = (\inst1|ASEL [1] & ((\inst1|ASEL [0] & (\REG_A|Q [7])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [7])))))

	.dataa(\inst1|ASEL [1]),
	.datab(\inst1|ASEL [0]),
	.datac(\REG_A|Q [7]),
	.datad(\REG_Q|Q [7]),
	.cin(gnd),
	.combout(\MUX_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux0~0 .lut_mask = 16'hA280;
defparam \MUX_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N20
cycloneii_lcell_comb \ALU|Mux8~2 (
// Equation(s):
// \ALU|Mux8~2_combout  = (\MUX_B|Mux0~1_combout  & (\AOP~combout [0] $ (\AOP~combout [1] $ (\MUX_A|Mux0~0_combout )))) # (!\MUX_B|Mux0~1_combout  & (\AOP~combout [1] & (\AOP~combout [0] $ (\MUX_A|Mux0~0_combout ))))

	.dataa(\AOP~combout [0]),
	.datab(\MUX_B|Mux0~1_combout ),
	.datac(\AOP~combout [1]),
	.datad(\MUX_A|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~2 .lut_mask = 16'h9468;
defparam \ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N8
cycloneii_lcell_comb \MULSEL_A|Output[7]~0 (
// Equation(s):
// \MULSEL_A|Output[7]~0_combout  = (\inst1|MULSEL~regout  & ((\Multiplier|Q [7]))) # (!\inst1|MULSEL~regout  & (!\AOP~combout [2]))

	.dataa(\AOP~combout [2]),
	.datab(vcc),
	.datac(\inst1|MULSEL~regout ),
	.datad(\Multiplier|Q [7]),
	.cin(gnd),
	.combout(\MULSEL_A|Output[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[7]~0 .lut_mask = 16'hF505;
defparam \MULSEL_A|Output[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N12
cycloneii_lcell_comb \MUX_A|Mux0~1 (
// Equation(s):
// \MUX_A|Mux0~1_combout  = (\inst1|ASEL [0] & (\REG_A|Q [7])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [7])))

	.dataa(vcc),
	.datab(\REG_A|Q [7]),
	.datac(\inst1|ASEL [0]),
	.datad(\REG_Q|Q [7]),
	.cin(gnd),
	.combout(\MUX_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux0~1 .lut_mask = 16'hCFC0;
defparam \MUX_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N30
cycloneii_lcell_comb \ALU|Mux8~8 (
// Equation(s):
// \ALU|Mux8~8_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & ((\DAT3~combout [7]))) # (!\inst1|BSEL [0] & (\REG_M|Q [7]))))

	.dataa(\inst1|BSEL [0]),
	.datab(\REG_M|Q [7]),
	.datac(\inst1|BSEL [1]),
	.datad(\DAT3~combout [7]),
	.cin(gnd),
	.combout(\ALU|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~8 .lut_mask = 16'hE040;
defparam \ALU|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N28
cycloneii_lcell_comb \ALU|Mux8~3 (
// Equation(s):
// \ALU|Mux8~3_combout  = (\AOP~combout [1] & ((\ALU|Mux8~8_combout ) # ((\MUX_A|Mux0~1_combout  & \inst1|ASEL [1])))) # (!\AOP~combout [1] & (\MUX_A|Mux0~1_combout  & (\inst1|ASEL [1])))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_A|Mux0~1_combout ),
	.datac(\inst1|ASEL [1]),
	.datad(\ALU|Mux8~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~3 .lut_mask = 16'hEAC0;
defparam \ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N2
cycloneii_lcell_comb \MUX_A|Mux1~0 (
// Equation(s):
// \MUX_A|Mux1~0_combout  = (\inst1|ASEL [0] & (\REG_A|Q [6])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [6])))

	.dataa(\REG_A|Q [6]),
	.datab(vcc),
	.datac(\inst1|ASEL [0]),
	.datad(\REG_Q|Q [6]),
	.cin(gnd),
	.combout(\MUX_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux1~0 .lut_mask = 16'hAFA0;
defparam \MUX_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N26
cycloneii_lcell_comb \ALU|neg_a[5]~10 (
// Equation(s):
// \ALU|neg_a[5]~10_combout  = (\MUX_A|Mux2~0_combout  & ((\inst1|ASEL [1] & ((\ALU|neg_a[4]~9 ) # (GND))) # (!\inst1|ASEL [1] & (!\ALU|neg_a[4]~9 )))) # (!\MUX_A|Mux2~0_combout  & (((!\ALU|neg_a[4]~9 ))))
// \ALU|neg_a[5]~11  = CARRY(((\MUX_A|Mux2~0_combout  & \inst1|ASEL [1])) # (!\ALU|neg_a[4]~9 ))

	.dataa(\MUX_A|Mux2~0_combout ),
	.datab(\inst1|ASEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[4]~9 ),
	.combout(\ALU|neg_a[5]~10_combout ),
	.cout(\ALU|neg_a[5]~11 ));
// synopsys translate_off
defparam \ALU|neg_a[5]~10 .lut_mask = 16'h878F;
defparam \ALU|neg_a[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N28
cycloneii_lcell_comb \ALU|neg_a[6]~12 (
// Equation(s):
// \ALU|neg_a[6]~12_combout  = (\ALU|neg_a[5]~11  & (((!\MUX_A|Mux1~0_combout ) # (!\inst1|ASEL [1])))) # (!\ALU|neg_a[5]~11  & ((((!\MUX_A|Mux1~0_combout ) # (!\inst1|ASEL [1])))))
// \ALU|neg_a[6]~13  = CARRY((!\ALU|neg_a[5]~11  & ((!\MUX_A|Mux1~0_combout ) # (!\inst1|ASEL [1]))))

	.dataa(\inst1|ASEL [1]),
	.datab(\MUX_A|Mux1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[5]~11 ),
	.combout(\ALU|neg_a[6]~12_combout ),
	.cout(\ALU|neg_a[6]~13 ));
// synopsys translate_off
defparam \ALU|neg_a[6]~12 .lut_mask = 16'h7807;
defparam \ALU|neg_a[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N30
cycloneii_lcell_comb \ALU|neg_a[7]~14 (
// Equation(s):
// \ALU|neg_a[7]~14_combout  = \ALU|neg_a[6]~13  $ (((!\MUX_A|Mux0~1_combout ) # (!\inst1|ASEL [1])))

	.dataa(vcc),
	.datab(\inst1|ASEL [1]),
	.datac(vcc),
	.datad(\MUX_A|Mux0~1_combout ),
	.cin(\ALU|neg_a[6]~13 ),
	.combout(\ALU|neg_a[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|neg_a[7]~14 .lut_mask = 16'hC30F;
defparam \ALU|neg_a[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N2
cycloneii_lcell_comb \MUX_B|Mux0~0 (
// Equation(s):
// \MUX_B|Mux0~0_combout  = (\inst1|BSEL [0] & (\DAT3~combout [7])) # (!\inst1|BSEL [0] & ((\REG_M|Q [7])))

	.dataa(vcc),
	.datab(\DAT3~combout [7]),
	.datac(\inst1|BSEL [0]),
	.datad(\REG_M|Q [7]),
	.cin(gnd),
	.combout(\MUX_B|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux0~0 .lut_mask = 16'hCFC0;
defparam \MUX_B|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N24
cycloneii_lcell_comb \ALU|neg_b[4]~8 (
// Equation(s):
// \ALU|neg_b[4]~8_combout  = (\ALU|neg_b[3]~7  & (((!\inst1|BSEL [1]) # (!\MUX_B|Mux3~0_combout )))) # (!\ALU|neg_b[3]~7  & ((((!\inst1|BSEL [1]) # (!\MUX_B|Mux3~0_combout )))))
// \ALU|neg_b[4]~9  = CARRY((!\ALU|neg_b[3]~7  & ((!\inst1|BSEL [1]) # (!\MUX_B|Mux3~0_combout ))))

	.dataa(\MUX_B|Mux3~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[3]~7 ),
	.combout(\ALU|neg_b[4]~8_combout ),
	.cout(\ALU|neg_b[4]~9 ));
// synopsys translate_off
defparam \ALU|neg_b[4]~8 .lut_mask = 16'h7807;
defparam \ALU|neg_b[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N26
cycloneii_lcell_comb \ALU|neg_b[5]~10 (
// Equation(s):
// \ALU|neg_b[5]~10_combout  = (\MUX_B|Mux2~0_combout  & ((\inst1|BSEL [1] & ((\ALU|neg_b[4]~9 ) # (GND))) # (!\inst1|BSEL [1] & (!\ALU|neg_b[4]~9 )))) # (!\MUX_B|Mux2~0_combout  & (((!\ALU|neg_b[4]~9 ))))
// \ALU|neg_b[5]~11  = CARRY(((\MUX_B|Mux2~0_combout  & \inst1|BSEL [1])) # (!\ALU|neg_b[4]~9 ))

	.dataa(\MUX_B|Mux2~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[4]~9 ),
	.combout(\ALU|neg_b[5]~10_combout ),
	.cout(\ALU|neg_b[5]~11 ));
// synopsys translate_off
defparam \ALU|neg_b[5]~10 .lut_mask = 16'h878F;
defparam \ALU|neg_b[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N28
cycloneii_lcell_comb \ALU|neg_b[6]~12 (
// Equation(s):
// \ALU|neg_b[6]~12_combout  = (\ALU|neg_b[5]~11  & (((!\inst1|BSEL [1]) # (!\MUX_B|Mux1~0_combout )))) # (!\ALU|neg_b[5]~11  & ((((!\inst1|BSEL [1]) # (!\MUX_B|Mux1~0_combout )))))
// \ALU|neg_b[6]~13  = CARRY((!\ALU|neg_b[5]~11  & ((!\inst1|BSEL [1]) # (!\MUX_B|Mux1~0_combout ))))

	.dataa(\MUX_B|Mux1~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[5]~11 ),
	.combout(\ALU|neg_b[6]~12_combout ),
	.cout(\ALU|neg_b[6]~13 ));
// synopsys translate_off
defparam \ALU|neg_b[6]~12 .lut_mask = 16'h7807;
defparam \ALU|neg_b[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N30
cycloneii_lcell_comb \ALU|neg_b[7]~14 (
// Equation(s):
// \ALU|neg_b[7]~14_combout  = \ALU|neg_b[6]~13  $ (((!\MUX_B|Mux0~0_combout ) # (!\inst1|BSEL [1])))

	.dataa(vcc),
	.datab(\inst1|BSEL [1]),
	.datac(vcc),
	.datad(\MUX_B|Mux0~0_combout ),
	.cin(\ALU|neg_b[6]~13 ),
	.combout(\ALU|neg_b[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|neg_b[7]~14 .lut_mask = 16'hC30F;
defparam \ALU|neg_b[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[6]));
// synopsys translate_off
defparam \DAT1[6]~I .input_async_reset = "none";
defparam \DAT1[6]~I .input_power_up = "low";
defparam \DAT1[6]~I .input_register_mode = "none";
defparam \DAT1[6]~I .input_sync_reset = "none";
defparam \DAT1[6]~I .oe_async_reset = "none";
defparam \DAT1[6]~I .oe_power_up = "low";
defparam \DAT1[6]~I .oe_register_mode = "none";
defparam \DAT1[6]~I .oe_sync_reset = "none";
defparam \DAT1[6]~I .operation_mode = "input";
defparam \DAT1[6]~I .output_async_reset = "none";
defparam \DAT1[6]~I .output_power_up = "low";
defparam \DAT1[6]~I .output_register_mode = "none";
defparam \DAT1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N0
cycloneii_lcell_comb \REG_M|Q~2 (
// Equation(s):
// \REG_M|Q~2_combout  = (\inst1|RST~regout  & \DAT1~combout [6])

	.dataa(vcc),
	.datab(\inst1|RST~regout ),
	.datac(\DAT1~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_M|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~2 .lut_mask = 16'hC0C0;
defparam \REG_M|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y49_N11
cycloneii_lcell_ff \REG_M|Q[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REG_M|Q~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [6]));

// Location: LCCOMB_X75_Y50_N6
cycloneii_lcell_comb \MUX_B|Mux1~1 (
// Equation(s):
// \MUX_B|Mux1~1_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & (\DAT3~combout [6])) # (!\inst1|BSEL [0] & ((\REG_M|Q [6])))))

	.dataa(\DAT3~combout [6]),
	.datab(\inst1|BSEL [1]),
	.datac(\REG_M|Q [6]),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux1~1 .lut_mask = 16'h88C0;
defparam \MUX_B|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N22
cycloneii_lcell_comb \ALU|Mux0~0 (
// Equation(s):
// \ALU|Mux0~0_combout  = (\AOP~combout [1] & (((\MUX_B|Mux1~1_combout )))) # (!\AOP~combout [1] & ((\AOP~combout [0] & ((\ALU|neg_b[6]~12_combout ))) # (!\AOP~combout [0] & (\MUX_B|Mux1~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\MUX_B|Mux1~1_combout ),
	.datad(\ALU|neg_b[6]~12_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~0 .lut_mask = 16'hF4B0;
defparam \ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N2
cycloneii_lcell_comb \ALU|Mux3~0 (
// Equation(s):
// \ALU|Mux3~0_combout  = (\AOP~combout [1] & (((\MUX_B|Mux3~1_combout )))) # (!\AOP~combout [1] & ((\AOP~combout [0] & ((\ALU|neg_b[4]~8_combout ))) # (!\AOP~combout [0] & (\MUX_B|Mux3~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\MUX_B|Mux3~1_combout ),
	.datad(\ALU|neg_b[4]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~0 .lut_mask = 16'hF4B0;
defparam \ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N4
cycloneii_lcell_comb \ALU|Mux3~1 (
// Equation(s):
// \ALU|Mux3~1_combout  = (\AOP~combout [1] & ((\ALU|neg_a[4]~8_combout ))) # (!\AOP~combout [1] & (\MUX_A|Mux3~1_combout ))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_A|Mux3~1_combout ),
	.datac(\ALU|neg_a[4]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~1 .lut_mask = 16'hE4E4;
defparam \ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N14
cycloneii_lcell_comb \ALU|Mux3~2 (
// Equation(s):
// \ALU|Mux3~2_combout  = (\ALU|Mux3~0_combout  & ((\ALU|carry [3]) # (\ALU|Mux3~1_combout ))) # (!\ALU|Mux3~0_combout  & (\ALU|carry [3] & \ALU|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux3~0_combout ),
	.datac(\ALU|carry [3]),
	.datad(\ALU|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~2 .lut_mask = 16'hFCC0;
defparam \ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N0
cycloneii_lcell_comb \ALU|carry[4] (
// Equation(s):
// \ALU|carry [4] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|carry [4])) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|Mux3~2_combout )))

	.dataa(vcc),
	.datab(\ALU|carry [4]),
	.datac(\ALU|Mux3~2_combout ),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [4]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[4] .lut_mask = 16'hCCF0;
defparam \ALU|carry[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DAT1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DAT1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DAT1[5]));
// synopsys translate_off
defparam \DAT1[5]~I .input_async_reset = "none";
defparam \DAT1[5]~I .input_power_up = "low";
defparam \DAT1[5]~I .input_register_mode = "none";
defparam \DAT1[5]~I .input_sync_reset = "none";
defparam \DAT1[5]~I .oe_async_reset = "none";
defparam \DAT1[5]~I .oe_power_up = "low";
defparam \DAT1[5]~I .oe_register_mode = "none";
defparam \DAT1[5]~I .oe_sync_reset = "none";
defparam \DAT1[5]~I .operation_mode = "input";
defparam \DAT1[5]~I .output_async_reset = "none";
defparam \DAT1[5]~I .output_power_up = "low";
defparam \DAT1[5]~I .output_register_mode = "none";
defparam \DAT1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N30
cycloneii_lcell_comb \REG_M|Q~3 (
// Equation(s):
// \REG_M|Q~3_combout  = (\DAT1~combout [5] & \inst1|RST~regout )

	.dataa(vcc),
	.datab(\DAT1~combout [5]),
	.datac(\inst1|RST~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_M|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M|Q~3 .lut_mask = 16'hC0C0;
defparam \REG_M|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y49_N5
cycloneii_lcell_ff \REG_M|Q[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REG_M|Q~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_M|Q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_M|Q [5]));

// Location: LCCOMB_X75_Y50_N22
cycloneii_lcell_comb \MUX_B|Mux2~1 (
// Equation(s):
// \MUX_B|Mux2~1_combout  = (\inst1|BSEL [1] & ((\inst1|BSEL [0] & (\DAT3~combout [5])) # (!\inst1|BSEL [0] & ((\REG_M|Q [5])))))

	.dataa(\DAT3~combout [5]),
	.datab(\inst1|BSEL [1]),
	.datac(\REG_M|Q [5]),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux2~1 .lut_mask = 16'h88C0;
defparam \MUX_B|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N4
cycloneii_lcell_comb \ALU|Mux2~0 (
// Equation(s):
// \ALU|Mux2~0_combout  = (\AOP~combout [1] & (\MUX_B|Mux2~1_combout )) # (!\AOP~combout [1] & ((\AOP~combout [0] & ((\ALU|neg_b[5]~10_combout ))) # (!\AOP~combout [0] & (\MUX_B|Mux2~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_B|Mux2~1_combout ),
	.datac(\AOP~combout [0]),
	.datad(\ALU|neg_b[5]~10_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~0 .lut_mask = 16'hDC8C;
defparam \ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N16
cycloneii_lcell_comb \MUX_A|Mux2~1 (
// Equation(s):
// \MUX_A|Mux2~1_combout  = (\inst1|ASEL [1] & ((\inst1|ASEL [0] & (\REG_A|Q [5])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [5])))))

	.dataa(\REG_A|Q [5]),
	.datab(\REG_Q|Q [5]),
	.datac(\inst1|ASEL [0]),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux2~1 .lut_mask = 16'hAC00;
defparam \MUX_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N10
cycloneii_lcell_comb \ALU|Mux2~1 (
// Equation(s):
// \ALU|Mux2~1_combout  = (\AOP~combout [1] & (\ALU|neg_a[5]~10_combout )) # (!\AOP~combout [1] & ((\MUX_A|Mux2~1_combout )))

	.dataa(\AOP~combout [1]),
	.datab(vcc),
	.datac(\ALU|neg_a[5]~10_combout ),
	.datad(\MUX_A|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~1 .lut_mask = 16'hF5A0;
defparam \ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N24
cycloneii_lcell_comb \ALU|Mux2~2 (
// Equation(s):
// \ALU|Mux2~2_combout  = (\ALU|carry [4] & ((\ALU|Mux2~0_combout ) # (\ALU|Mux2~1_combout ))) # (!\ALU|carry [4] & (\ALU|Mux2~0_combout  & \ALU|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\ALU|carry [4]),
	.datac(\ALU|Mux2~0_combout ),
	.datad(\ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~2 .lut_mask = 16'hFCC0;
defparam \ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N30
cycloneii_lcell_comb \ALU|carry[5] (
// Equation(s):
// \ALU|carry [5] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|carry [5])) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|Mux2~2_combout )))

	.dataa(vcc),
	.datab(\ALU|carry [5]),
	.datac(\ALU|Mux2~2_combout ),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [5]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[5] .lut_mask = 16'hCCF0;
defparam \ALU|carry[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N10
cycloneii_lcell_comb \MUX_A|Mux1~1 (
// Equation(s):
// \MUX_A|Mux1~1_combout  = (\inst1|ASEL [1] & ((\inst1|ASEL [0] & (\REG_A|Q [6])) # (!\inst1|ASEL [0] & ((\REG_Q|Q [6])))))

	.dataa(\REG_A|Q [6]),
	.datab(\inst1|ASEL [0]),
	.datac(\inst1|ASEL [1]),
	.datad(\REG_Q|Q [6]),
	.cin(gnd),
	.combout(\MUX_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux1~1 .lut_mask = 16'hB080;
defparam \MUX_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N2
cycloneii_lcell_comb \ALU|Mux0~1 (
// Equation(s):
// \ALU|Mux0~1_combout  = (\AOP~combout [1] & ((\ALU|neg_a[6]~12_combout ))) # (!\AOP~combout [1] & (\MUX_A|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\AOP~combout [1]),
	.datac(\MUX_A|Mux1~1_combout ),
	.datad(\ALU|neg_a[6]~12_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~1 .lut_mask = 16'hFC30;
defparam \ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N20
cycloneii_lcell_comb \ALU|Mux0~2 (
// Equation(s):
// \ALU|Mux0~2_combout  = (\ALU|Mux0~0_combout  & ((\ALU|carry [5]) # (\ALU|Mux0~1_combout ))) # (!\ALU|Mux0~0_combout  & (\ALU|carry [5] & \ALU|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux0~0_combout ),
	.datac(\ALU|carry [5]),
	.datad(\ALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~2 .lut_mask = 16'hFCC0;
defparam \ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N18
cycloneii_lcell_comb \ALU|carry[6] (
// Equation(s):
// \ALU|carry [6] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|carry [6])) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|Mux0~2_combout )))

	.dataa(vcc),
	.datab(\ALU|carry [6]),
	.datac(\ALU|Mux0~2_combout ),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [6]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[6] .lut_mask = 16'hCCF0;
defparam \ALU|carry[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N18
cycloneii_lcell_comb \ALU|Mux8~4 (
// Equation(s):
// \ALU|Mux8~4_combout  = \ALU|carry [6] $ (((\AOP~combout [0] & ((\ALU|neg_b[7]~14_combout ))) # (!\AOP~combout [0] & (\MUX_B|Mux0~1_combout ))))

	.dataa(\MUX_B|Mux0~1_combout ),
	.datab(\ALU|neg_b[7]~14_combout ),
	.datac(\ALU|carry [6]),
	.datad(\AOP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~4 .lut_mask = 16'h3C5A;
defparam \ALU|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N2
cycloneii_lcell_comb \ALU|Mux8~5 (
// Equation(s):
// \ALU|Mux8~5_combout  = \ALU|Mux8~4_combout  $ (((\AOP~combout [1] & \ALU|neg_a[7]~14_combout )))

	.dataa(\AOP~combout [1]),
	.datab(vcc),
	.datac(\ALU|neg_a[7]~14_combout ),
	.datad(\ALU|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~5 .lut_mask = 16'h5FA0;
defparam \ALU|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N0
cycloneii_lcell_comb \ALU|Mux8~6 (
// Equation(s):
// \ALU|Mux8~6_combout  = (\AOP~combout [1] & ((\AOP~combout [0] & (\ALU|Mux8~3_combout )) # (!\AOP~combout [0] & ((\ALU|Mux8~5_combout ))))) # (!\AOP~combout [1] & (\ALU|Mux8~3_combout  $ (((\ALU|Mux8~5_combout )))))

	.dataa(\AOP~combout [1]),
	.datab(\ALU|Mux8~3_combout ),
	.datac(\AOP~combout [0]),
	.datad(\ALU|Mux8~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~6 .lut_mask = 16'h9BC4;
defparam \ALU|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N6
cycloneii_lcell_comb \MULSEL_A|Output[7]~1 (
// Equation(s):
// \MULSEL_A|Output[7]~1_combout  = (\inst1|MULSEL~regout  & (((\MULSEL_A|Output[7]~0_combout )))) # (!\inst1|MULSEL~regout  & ((\MULSEL_A|Output[7]~0_combout  & ((\ALU|Mux8~6_combout ))) # (!\MULSEL_A|Output[7]~0_combout  & (\ALU|Mux8~2_combout ))))

	.dataa(\inst1|MULSEL~regout ),
	.datab(\ALU|Mux8~2_combout ),
	.datac(\MULSEL_A|Output[7]~0_combout ),
	.datad(\ALU|Mux8~6_combout ),
	.cin(gnd),
	.combout(\MULSEL_A|Output[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[7]~1 .lut_mask = 16'hF4A4;
defparam \MULSEL_A|Output[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N8
cycloneii_lcell_comb \REG_A|Q~2 (
// Equation(s):
// \REG_A|Q~2_combout  = (\inst1|LDA~regout  & (((\MULSEL_A|Output[7]~1_combout )))) # (!\inst1|LDA~regout  & ((\REG_A|Q~1_combout ) # ((\REG_A|Q~0_combout ))))

	.dataa(\REG_A|Q~1_combout ),
	.datab(\REG_A|Q~0_combout ),
	.datac(\inst1|LDA~regout ),
	.datad(\MULSEL_A|Output[7]~1_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~2 .lut_mask = 16'hFE0E;
defparam \REG_A|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y50_N9
cycloneii_lcell_ff \REG_A|Q[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [7]));

// Location: LCCOMB_X75_Y50_N18
cycloneii_lcell_comb \ALU|Mux10~0 (
// Equation(s):
// \ALU|Mux10~0_combout  = (\AOP~combout [1] & (\MUX_A|Mux2~1_combout  $ (\AOP~combout [0] $ (\MUX_B|Mux2~1_combout )))) # (!\AOP~combout [1] & (\MUX_B|Mux2~1_combout  & (\MUX_A|Mux2~1_combout  $ (\AOP~combout [0]))))

	.dataa(\MUX_A|Mux2~1_combout ),
	.datab(\AOP~combout [1]),
	.datac(\AOP~combout [0]),
	.datad(\MUX_B|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~0 .lut_mask = 16'h9648;
defparam \ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N14
cycloneii_lcell_comb \MUX_B|Mux2~0 (
// Equation(s):
// \MUX_B|Mux2~0_combout  = (\inst1|BSEL [0] & (\DAT3~combout [5])) # (!\inst1|BSEL [0] & ((\REG_M|Q [5])))

	.dataa(\DAT3~combout [5]),
	.datab(\REG_M|Q [5]),
	.datac(vcc),
	.datad(\inst1|BSEL [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux2~0 .lut_mask = 16'hAACC;
defparam \MUX_B|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N26
cycloneii_lcell_comb \ALU|temp~3 (
// Equation(s):
// \ALU|temp~3_combout  = (\MUX_A|Mux2~0_combout  & ((\inst1|ASEL [1]) # ((\inst1|BSEL [1] & \MUX_B|Mux2~0_combout )))) # (!\MUX_A|Mux2~0_combout  & (\inst1|BSEL [1] & (\MUX_B|Mux2~0_combout )))

	.dataa(\MUX_A|Mux2~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(\MUX_B|Mux2~0_combout ),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\ALU|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~3 .lut_mask = 16'hEAC0;
defparam \ALU|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N24
cycloneii_lcell_comb \ALU|temp~0 (
// Equation(s):
// \ALU|temp~0_combout  = \ALU|neg_b[5]~10_combout  $ (\ALU|carry [4] $ (((\MUX_A|Mux2~0_combout  & \inst1|ASEL [1]))))

	.dataa(\MUX_A|Mux2~0_combout ),
	.datab(\inst1|ASEL [1]),
	.datac(\ALU|neg_b[5]~10_combout ),
	.datad(\ALU|carry [4]),
	.cin(gnd),
	.combout(\ALU|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~0 .lut_mask = 16'h8778;
defparam \ALU|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N14
cycloneii_lcell_comb \ALU|temp~2 (
// Equation(s):
// \ALU|temp~2_combout  = \MUX_B|Mux2~1_combout  $ (\ALU|carry [4] $ (((\MUX_A|Mux2~0_combout  & \inst1|ASEL [1]))))

	.dataa(\MUX_A|Mux2~0_combout ),
	.datab(\MUX_B|Mux2~1_combout ),
	.datac(\ALU|carry [4]),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\ALU|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~2 .lut_mask = 16'h963C;
defparam \ALU|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N28
cycloneii_lcell_comb \ALU|temp~1 (
// Equation(s):
// \ALU|temp~1_combout  = \MUX_B|Mux2~1_combout  $ (\ALU|neg_a[5]~10_combout  $ (\ALU|carry [4]))

	.dataa(vcc),
	.datab(\MUX_B|Mux2~1_combout ),
	.datac(\ALU|neg_a[5]~10_combout ),
	.datad(\ALU|carry [4]),
	.cin(gnd),
	.combout(\ALU|temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~1 .lut_mask = 16'hC33C;
defparam \ALU|temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N28
cycloneii_lcell_comb \ALU|Mux10~1 (
// Equation(s):
// \ALU|Mux10~1_combout  = (\AOP~combout [1] & ((\AOP~combout [0]) # ((\ALU|temp~1_combout )))) # (!\AOP~combout [1] & (!\AOP~combout [0] & (\ALU|temp~2_combout )))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\ALU|temp~2_combout ),
	.datad(\ALU|temp~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~1 .lut_mask = 16'hBA98;
defparam \ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N12
cycloneii_lcell_comb \ALU|Mux10~2 (
// Equation(s):
// \ALU|Mux10~2_combout  = (\AOP~combout [0] & ((\ALU|Mux10~1_combout  & (\ALU|temp~3_combout )) # (!\ALU|Mux10~1_combout  & ((\ALU|temp~0_combout ))))) # (!\AOP~combout [0] & (((\ALU|Mux10~1_combout ))))

	.dataa(\AOP~combout [0]),
	.datab(\ALU|temp~3_combout ),
	.datac(\ALU|temp~0_combout ),
	.datad(\ALU|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~2 .lut_mask = 16'hDDA0;
defparam \ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N30
cycloneii_lcell_comb \ALU|Mux10~3 (
// Equation(s):
// \ALU|Mux10~3_combout  = (\AOP~combout [2] & (\ALU|Mux10~0_combout )) # (!\AOP~combout [2] & ((\ALU|Mux10~2_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux10~0_combout ),
	.datac(\AOP~combout [2]),
	.datad(\ALU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~3 .lut_mask = 16'hCFC0;
defparam \ALU|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N2
cycloneii_lcell_comb \MULSEL_A|Output[5]~4 (
// Equation(s):
// \MULSEL_A|Output[5]~4_combout  = (\inst1|MULSEL~regout  & (\Multiplier|Q [5])) # (!\inst1|MULSEL~regout  & ((\ALU|Mux10~3_combout )))

	.dataa(\inst1|MULSEL~regout ),
	.datab(vcc),
	.datac(\Multiplier|Q [5]),
	.datad(\ALU|Mux10~3_combout ),
	.cin(gnd),
	.combout(\MULSEL_A|Output[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[5]~4 .lut_mask = 16'hF5A0;
defparam \MULSEL_A|Output[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N20
cycloneii_lcell_comb \REG_A|Q~7 (
// Equation(s):
// \REG_A|Q~7_combout  = (\inst1|LDA~regout  & ((\MULSEL_A|Output[5]~4_combout ))) # (!\inst1|LDA~regout  & (\REG_A|Q~6_combout ))

	.dataa(\REG_A|Q~6_combout ),
	.datab(vcc),
	.datac(\inst1|LDA~regout ),
	.datad(\MULSEL_A|Output[5]~4_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~7 .lut_mask = 16'hFA0A;
defparam \REG_A|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y50_N21
cycloneii_lcell_ff \REG_A|Q[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_A|Q[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [5]));

// Location: LCCOMB_X74_Y50_N10
cycloneii_lcell_comb \REG_A|Q~3 (
// Equation(s):
// \REG_A|Q~3_combout  = (\inst1|SL~regout  & (((\REG_A|Q [5])))) # (!\inst1|SL~regout  & ((\inst1|SR~regout  & (\REG_A|Q [7])) # (!\inst1|SR~regout  & ((\REG_A|Q [5])))))

	.dataa(\REG_A|Q [7]),
	.datab(\inst1|SL~regout ),
	.datac(\inst1|SR~regout ),
	.datad(\REG_A|Q [5]),
	.cin(gnd),
	.combout(\REG_A|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~3 .lut_mask = 16'hEF20;
defparam \REG_A|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N8
cycloneii_lcell_comb \ALU|Mux9~2 (
// Equation(s):
// \ALU|Mux9~2_combout  = (\AOP~combout [1] & (\MUX_B|Mux1~1_combout  $ (\AOP~combout [0] $ (\MUX_A|Mux1~1_combout )))) # (!\AOP~combout [1] & (\MUX_B|Mux1~1_combout  & (\AOP~combout [0] $ (\MUX_A|Mux1~1_combout ))))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_B|Mux1~1_combout ),
	.datac(\AOP~combout [0]),
	.datad(\MUX_A|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~2 .lut_mask = 16'h8668;
defparam \ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N4
cycloneii_lcell_comb \ALU|temp~7 (
// Equation(s):
// \ALU|temp~7_combout  = (\MUX_B|Mux1~0_combout  & ((\inst1|BSEL [1]) # ((\MUX_A|Mux1~0_combout  & \inst1|ASEL [1])))) # (!\MUX_B|Mux1~0_combout  & (((\MUX_A|Mux1~0_combout  & \inst1|ASEL [1]))))

	.dataa(\MUX_B|Mux1~0_combout ),
	.datab(\inst1|BSEL [1]),
	.datac(\MUX_A|Mux1~0_combout ),
	.datad(\inst1|ASEL [1]),
	.cin(gnd),
	.combout(\ALU|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~7 .lut_mask = 16'hF888;
defparam \ALU|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N0
cycloneii_lcell_comb \ALU|temp~4 (
// Equation(s):
// \ALU|temp~4_combout  = \ALU|neg_b[6]~12_combout  $ (\ALU|carry [5] $ (((\inst1|ASEL [1] & \MUX_A|Mux1~0_combout ))))

	.dataa(\inst1|ASEL [1]),
	.datab(\ALU|neg_b[6]~12_combout ),
	.datac(\MUX_A|Mux1~0_combout ),
	.datad(\ALU|carry [5]),
	.cin(gnd),
	.combout(\ALU|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~4 .lut_mask = 16'h936C;
defparam \ALU|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N16
cycloneii_lcell_comb \ALU|temp~6 (
// Equation(s):
// \ALU|temp~6_combout  = \MUX_B|Mux1~1_combout  $ (\ALU|carry [5] $ (((\MUX_A|Mux1~0_combout  & \inst1|ASEL [1]))))

	.dataa(\MUX_A|Mux1~0_combout ),
	.datab(\MUX_B|Mux1~1_combout ),
	.datac(\inst1|ASEL [1]),
	.datad(\ALU|carry [5]),
	.cin(gnd),
	.combout(\ALU|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~6 .lut_mask = 16'h936C;
defparam \ALU|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N6
cycloneii_lcell_comb \ALU|temp~5 (
// Equation(s):
// \ALU|temp~5_combout  = \ALU|neg_a[6]~12_combout  $ (\MUX_B|Mux1~1_combout  $ (\ALU|carry [5]))

	.dataa(vcc),
	.datab(\ALU|neg_a[6]~12_combout ),
	.datac(\MUX_B|Mux1~1_combout ),
	.datad(\ALU|carry [5]),
	.cin(gnd),
	.combout(\ALU|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~5 .lut_mask = 16'hC33C;
defparam \ALU|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N26
cycloneii_lcell_comb \ALU|Mux9~0 (
// Equation(s):
// \ALU|Mux9~0_combout  = (\AOP~combout [1] & ((\AOP~combout [0]) # ((\ALU|temp~5_combout )))) # (!\AOP~combout [1] & (!\AOP~combout [0] & (\ALU|temp~6_combout )))

	.dataa(\AOP~combout [1]),
	.datab(\AOP~combout [0]),
	.datac(\ALU|temp~6_combout ),
	.datad(\ALU|temp~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~0 .lut_mask = 16'hBA98;
defparam \ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N12
cycloneii_lcell_comb \ALU|Mux9~1 (
// Equation(s):
// \ALU|Mux9~1_combout  = (\AOP~combout [0] & ((\ALU|Mux9~0_combout  & (\ALU|temp~7_combout )) # (!\ALU|Mux9~0_combout  & ((\ALU|temp~4_combout ))))) # (!\AOP~combout [0] & (((\ALU|Mux9~0_combout ))))

	.dataa(\AOP~combout [0]),
	.datab(\ALU|temp~7_combout ),
	.datac(\ALU|temp~4_combout ),
	.datad(\ALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~1 .lut_mask = 16'hDDA0;
defparam \ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N6
cycloneii_lcell_comb \MULSEL_A|Output[6]~3 (
// Equation(s):
// \MULSEL_A|Output[6]~3_combout  = (\MULSEL_A|Output[6]~2_combout  & ((\inst1|MULSEL~regout ) # ((\ALU|Mux9~1_combout )))) # (!\MULSEL_A|Output[6]~2_combout  & (!\inst1|MULSEL~regout  & (\ALU|Mux9~2_combout )))

	.dataa(\MULSEL_A|Output[6]~2_combout ),
	.datab(\inst1|MULSEL~regout ),
	.datac(\ALU|Mux9~2_combout ),
	.datad(\ALU|Mux9~1_combout ),
	.cin(gnd),
	.combout(\MULSEL_A|Output[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULSEL_A|Output[6]~3 .lut_mask = 16'hBA98;
defparam \MULSEL_A|Output[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N16
cycloneii_lcell_comb \REG_A|Q~4 (
// Equation(s):
// \REG_A|Q~4_combout  = (\inst1|LDA~regout  & ((\MULSEL_A|Output[6]~3_combout ))) # (!\inst1|LDA~regout  & (\REG_A|Q~3_combout ))

	.dataa(\inst1|LDA~regout ),
	.datab(vcc),
	.datac(\REG_A|Q~3_combout ),
	.datad(\MULSEL_A|Output[6]~3_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~4 .lut_mask = 16'hFA50;
defparam \REG_A|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X80_Y50_N17
cycloneii_lcell_ff \REG_A|Q[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst1|RST~regout ),
	.sload(gnd),
	.ena(\REG_A|Q[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [6]));

// Location: LCCOMB_X74_Y50_N16
cycloneii_lcell_comb \ALU|Mux16~2 (
// Equation(s):
// \ALU|Mux16~2_combout  = (\AOP~combout [1] & (\ALU|neg_a[7]~14_combout  & ((\MUX_B|Mux0~1_combout ) # (\ALU|carry [6]))))

	.dataa(\AOP~combout [1]),
	.datab(\MUX_B|Mux0~1_combout ),
	.datac(\ALU|neg_a[7]~14_combout ),
	.datad(\ALU|carry [6]),
	.cin(gnd),
	.combout(\ALU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~2 .lut_mask = 16'hA080;
defparam \ALU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N24
cycloneii_lcell_comb \ALU|Mux16~3 (
// Equation(s):
// \ALU|Mux16~3_combout  = (!\AOP~combout [0] & ((\ALU|Mux16~2_combout ) # ((\MUX_B|Mux0~1_combout  & \ALU|carry [6]))))

	.dataa(\AOP~combout [0]),
	.datab(\MUX_B|Mux0~1_combout ),
	.datac(\ALU|Mux16~2_combout ),
	.datad(\ALU|carry [6]),
	.cin(gnd),
	.combout(\ALU|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~3 .lut_mask = 16'h5450;
defparam \ALU|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N22
cycloneii_lcell_comb \ALU|Mux16~4 (
// Equation(s):
// \ALU|Mux16~4_combout  = (\AOP~combout [0] & (\ALU|carry [6] & (!\AOP~combout [1] & \ALU|neg_b[7]~14_combout )))

	.dataa(\AOP~combout [0]),
	.datab(\ALU|carry [6]),
	.datac(\AOP~combout [1]),
	.datad(\ALU|neg_b[7]~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~4 .lut_mask = 16'h0800;
defparam \ALU|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N8
cycloneii_lcell_comb \ALU|Mux16~0 (
// Equation(s):
// \ALU|Mux16~0_combout  = (\ALU|carry [6]) # ((\AOP~combout [0] & ((\ALU|neg_b[7]~14_combout ))) # (!\AOP~combout [0] & (\MUX_B|Mux0~1_combout )))

	.dataa(\ALU|carry [6]),
	.datab(\MUX_B|Mux0~1_combout ),
	.datac(\AOP~combout [0]),
	.datad(\ALU|neg_b[7]~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~0 .lut_mask = 16'hFEAE;
defparam \ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N14
cycloneii_lcell_comb \ALU|Mux16~1 (
// Equation(s):
// \ALU|Mux16~1_combout  = (!\AOP~combout [1] & (\ALU|Mux16~0_combout  & \MUX_A|Mux0~0_combout ))

	.dataa(\AOP~combout [1]),
	.datab(\ALU|Mux16~0_combout ),
	.datac(vcc),
	.datad(\MUX_A|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~1 .lut_mask = 16'h4400;
defparam \ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N16
cycloneii_lcell_comb \ALU|Mux16~5 (
// Equation(s):
// \ALU|Mux16~5_combout  = (!\AOP~combout [2] & ((\ALU|Mux16~3_combout ) # ((\ALU|Mux16~4_combout ) # (\ALU|Mux16~1_combout ))))

	.dataa(\ALU|Mux16~3_combout ),
	.datab(\ALU|Mux16~4_combout ),
	.datac(\AOP~combout [2]),
	.datad(\ALU|Mux16~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~5 .lut_mask = 16'h0F0E;
defparam \ALU|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N10
cycloneii_lcell_comb \ALU|ovf (
// Equation(s):
// \ALU|ovf~combout  = \ALU|Mux16~5_combout  $ (\ALU|carry [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Mux16~5_combout ),
	.datad(\ALU|carry [6]),
	.cin(gnd),
	.combout(\ALU|ovf~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ovf .lut_mask = 16'h0FF0;
defparam \ALU|ovf .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N24
cycloneii_lcell_comb \ALU|Mux8~7 (
// Equation(s):
// \ALU|Mux8~7_combout  = (\AOP~combout [2] & ((\ALU|Mux8~2_combout ))) # (!\AOP~combout [2] & (\ALU|Mux8~6_combout ))

	.dataa(\ALU|Mux8~6_combout ),
	.datab(\ALU|Mux8~2_combout ),
	.datac(vcc),
	.datad(\AOP~combout [2]),
	.cin(gnd),
	.combout(\ALU|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~7 .lut_mask = 16'hCCAA;
defparam \ALU|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y49_N16
cycloneii_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = (!\ALU|Mux13~3_combout  & (!\ALU|Mux11~3_combout  & (!\ALU|Mux14~3_combout  & !\ALU|Mux12~3_combout )))

	.dataa(\ALU|Mux13~3_combout ),
	.datab(\ALU|Mux11~3_combout ),
	.datac(\ALU|Mux14~3_combout ),
	.datad(\ALU|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N18
cycloneii_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = (!\ALU|Mux15~2_combout  & ((\AOP~combout [2] & ((!\ALU|Mux9~2_combout ))) # (!\AOP~combout [2] & (!\ALU|Mux9~1_combout ))))

	.dataa(\AOP~combout [2]),
	.datab(\ALU|Mux9~1_combout ),
	.datac(\ALU|Mux9~2_combout ),
	.datad(\ALU|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~0 .lut_mask = 16'h001B;
defparam \ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N12
cycloneii_lcell_comb \ALU|Equal0~2 (
// Equation(s):
// \ALU|Equal0~2_combout  = (!\ALU|Mux8~7_combout  & (\ALU|Equal0~1_combout  & (!\ALU|Mux10~3_combout  & \ALU|Equal0~0_combout )))

	.dataa(\ALU|Mux8~7_combout ),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Mux10~3_combout ),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~2 .lut_mask = 16'h0400;
defparam \ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Qm1~I (
	.datain(\REG_Qm1|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Qm1));
// synopsys translate_off
defparam \Qm1~I .input_async_reset = "none";
defparam \Qm1~I .input_power_up = "low";
defparam \Qm1~I .input_register_mode = "none";
defparam \Qm1~I .input_sync_reset = "none";
defparam \Qm1~I .oe_async_reset = "none";
defparam \Qm1~I .oe_power_up = "low";
defparam \Qm1~I .oe_register_mode = "none";
defparam \Qm1~I .oe_sync_reset = "none";
defparam \Qm1~I .operation_mode = "output";
defparam \Qm1~I .output_async_reset = "none";
defparam \Qm1~I .output_power_up = "low";
defparam \Qm1~I .output_register_mode = "none";
defparam \Qm1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[7]~I (
	.datain(\REG_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "output";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[6]~I (
	.datain(\REG_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "output";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[5]~I (
	.datain(\REG_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "output";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[4]~I (
	.datain(\REG_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "output";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[3]~I (
	.datain(\REG_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "output";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[2]~I (
	.datain(\REG_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "output";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[1]~I (
	.datain(\REG_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "output";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[0]~I (
	.datain(\REG_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "output";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[15]~I (
	.datain(\Multiplier|A [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[15]));
// synopsys translate_off
defparam \Product[15]~I .input_async_reset = "none";
defparam \Product[15]~I .input_power_up = "low";
defparam \Product[15]~I .input_register_mode = "none";
defparam \Product[15]~I .input_sync_reset = "none";
defparam \Product[15]~I .oe_async_reset = "none";
defparam \Product[15]~I .oe_power_up = "low";
defparam \Product[15]~I .oe_register_mode = "none";
defparam \Product[15]~I .oe_sync_reset = "none";
defparam \Product[15]~I .operation_mode = "output";
defparam \Product[15]~I .output_async_reset = "none";
defparam \Product[15]~I .output_power_up = "low";
defparam \Product[15]~I .output_register_mode = "none";
defparam \Product[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[14]~I (
	.datain(\Multiplier|A [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[14]));
// synopsys translate_off
defparam \Product[14]~I .input_async_reset = "none";
defparam \Product[14]~I .input_power_up = "low";
defparam \Product[14]~I .input_register_mode = "none";
defparam \Product[14]~I .input_sync_reset = "none";
defparam \Product[14]~I .oe_async_reset = "none";
defparam \Product[14]~I .oe_power_up = "low";
defparam \Product[14]~I .oe_register_mode = "none";
defparam \Product[14]~I .oe_sync_reset = "none";
defparam \Product[14]~I .operation_mode = "output";
defparam \Product[14]~I .output_async_reset = "none";
defparam \Product[14]~I .output_power_up = "low";
defparam \Product[14]~I .output_register_mode = "none";
defparam \Product[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[13]~I (
	.datain(\Multiplier|A [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[13]));
// synopsys translate_off
defparam \Product[13]~I .input_async_reset = "none";
defparam \Product[13]~I .input_power_up = "low";
defparam \Product[13]~I .input_register_mode = "none";
defparam \Product[13]~I .input_sync_reset = "none";
defparam \Product[13]~I .oe_async_reset = "none";
defparam \Product[13]~I .oe_power_up = "low";
defparam \Product[13]~I .oe_register_mode = "none";
defparam \Product[13]~I .oe_sync_reset = "none";
defparam \Product[13]~I .operation_mode = "output";
defparam \Product[13]~I .output_async_reset = "none";
defparam \Product[13]~I .output_power_up = "low";
defparam \Product[13]~I .output_register_mode = "none";
defparam \Product[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[12]~I (
	.datain(\Multiplier|A [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[12]));
// synopsys translate_off
defparam \Product[12]~I .input_async_reset = "none";
defparam \Product[12]~I .input_power_up = "low";
defparam \Product[12]~I .input_register_mode = "none";
defparam \Product[12]~I .input_sync_reset = "none";
defparam \Product[12]~I .oe_async_reset = "none";
defparam \Product[12]~I .oe_power_up = "low";
defparam \Product[12]~I .oe_register_mode = "none";
defparam \Product[12]~I .oe_sync_reset = "none";
defparam \Product[12]~I .operation_mode = "output";
defparam \Product[12]~I .output_async_reset = "none";
defparam \Product[12]~I .output_power_up = "low";
defparam \Product[12]~I .output_register_mode = "none";
defparam \Product[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[11]~I (
	.datain(\Multiplier|A [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[11]));
// synopsys translate_off
defparam \Product[11]~I .input_async_reset = "none";
defparam \Product[11]~I .input_power_up = "low";
defparam \Product[11]~I .input_register_mode = "none";
defparam \Product[11]~I .input_sync_reset = "none";
defparam \Product[11]~I .oe_async_reset = "none";
defparam \Product[11]~I .oe_power_up = "low";
defparam \Product[11]~I .oe_register_mode = "none";
defparam \Product[11]~I .oe_sync_reset = "none";
defparam \Product[11]~I .operation_mode = "output";
defparam \Product[11]~I .output_async_reset = "none";
defparam \Product[11]~I .output_power_up = "low";
defparam \Product[11]~I .output_register_mode = "none";
defparam \Product[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[10]~I (
	.datain(\Multiplier|A [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[10]));
// synopsys translate_off
defparam \Product[10]~I .input_async_reset = "none";
defparam \Product[10]~I .input_power_up = "low";
defparam \Product[10]~I .input_register_mode = "none";
defparam \Product[10]~I .input_sync_reset = "none";
defparam \Product[10]~I .oe_async_reset = "none";
defparam \Product[10]~I .oe_power_up = "low";
defparam \Product[10]~I .oe_register_mode = "none";
defparam \Product[10]~I .oe_sync_reset = "none";
defparam \Product[10]~I .operation_mode = "output";
defparam \Product[10]~I .output_async_reset = "none";
defparam \Product[10]~I .output_power_up = "low";
defparam \Product[10]~I .output_register_mode = "none";
defparam \Product[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[9]~I (
	.datain(\Multiplier|A [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[9]));
// synopsys translate_off
defparam \Product[9]~I .input_async_reset = "none";
defparam \Product[9]~I .input_power_up = "low";
defparam \Product[9]~I .input_register_mode = "none";
defparam \Product[9]~I .input_sync_reset = "none";
defparam \Product[9]~I .oe_async_reset = "none";
defparam \Product[9]~I .oe_power_up = "low";
defparam \Product[9]~I .oe_register_mode = "none";
defparam \Product[9]~I .oe_sync_reset = "none";
defparam \Product[9]~I .operation_mode = "output";
defparam \Product[9]~I .output_async_reset = "none";
defparam \Product[9]~I .output_power_up = "low";
defparam \Product[9]~I .output_register_mode = "none";
defparam \Product[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[8]~I (
	.datain(\Multiplier|A [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[8]));
// synopsys translate_off
defparam \Product[8]~I .input_async_reset = "none";
defparam \Product[8]~I .input_power_up = "low";
defparam \Product[8]~I .input_register_mode = "none";
defparam \Product[8]~I .input_sync_reset = "none";
defparam \Product[8]~I .oe_async_reset = "none";
defparam \Product[8]~I .oe_power_up = "low";
defparam \Product[8]~I .oe_register_mode = "none";
defparam \Product[8]~I .oe_sync_reset = "none";
defparam \Product[8]~I .operation_mode = "output";
defparam \Product[8]~I .output_async_reset = "none";
defparam \Product[8]~I .output_power_up = "low";
defparam \Product[8]~I .output_register_mode = "none";
defparam \Product[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[7]~I (
	.datain(\Multiplier|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[7]));
// synopsys translate_off
defparam \Product[7]~I .input_async_reset = "none";
defparam \Product[7]~I .input_power_up = "low";
defparam \Product[7]~I .input_register_mode = "none";
defparam \Product[7]~I .input_sync_reset = "none";
defparam \Product[7]~I .oe_async_reset = "none";
defparam \Product[7]~I .oe_power_up = "low";
defparam \Product[7]~I .oe_register_mode = "none";
defparam \Product[7]~I .oe_sync_reset = "none";
defparam \Product[7]~I .operation_mode = "output";
defparam \Product[7]~I .output_async_reset = "none";
defparam \Product[7]~I .output_power_up = "low";
defparam \Product[7]~I .output_register_mode = "none";
defparam \Product[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[6]~I (
	.datain(\Multiplier|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[6]));
// synopsys translate_off
defparam \Product[6]~I .input_async_reset = "none";
defparam \Product[6]~I .input_power_up = "low";
defparam \Product[6]~I .input_register_mode = "none";
defparam \Product[6]~I .input_sync_reset = "none";
defparam \Product[6]~I .oe_async_reset = "none";
defparam \Product[6]~I .oe_power_up = "low";
defparam \Product[6]~I .oe_register_mode = "none";
defparam \Product[6]~I .oe_sync_reset = "none";
defparam \Product[6]~I .operation_mode = "output";
defparam \Product[6]~I .output_async_reset = "none";
defparam \Product[6]~I .output_power_up = "low";
defparam \Product[6]~I .output_register_mode = "none";
defparam \Product[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[5]~I (
	.datain(\Multiplier|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[5]));
// synopsys translate_off
defparam \Product[5]~I .input_async_reset = "none";
defparam \Product[5]~I .input_power_up = "low";
defparam \Product[5]~I .input_register_mode = "none";
defparam \Product[5]~I .input_sync_reset = "none";
defparam \Product[5]~I .oe_async_reset = "none";
defparam \Product[5]~I .oe_power_up = "low";
defparam \Product[5]~I .oe_register_mode = "none";
defparam \Product[5]~I .oe_sync_reset = "none";
defparam \Product[5]~I .operation_mode = "output";
defparam \Product[5]~I .output_async_reset = "none";
defparam \Product[5]~I .output_power_up = "low";
defparam \Product[5]~I .output_register_mode = "none";
defparam \Product[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[4]~I (
	.datain(\Multiplier|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[4]));
// synopsys translate_off
defparam \Product[4]~I .input_async_reset = "none";
defparam \Product[4]~I .input_power_up = "low";
defparam \Product[4]~I .input_register_mode = "none";
defparam \Product[4]~I .input_sync_reset = "none";
defparam \Product[4]~I .oe_async_reset = "none";
defparam \Product[4]~I .oe_power_up = "low";
defparam \Product[4]~I .oe_register_mode = "none";
defparam \Product[4]~I .oe_sync_reset = "none";
defparam \Product[4]~I .operation_mode = "output";
defparam \Product[4]~I .output_async_reset = "none";
defparam \Product[4]~I .output_power_up = "low";
defparam \Product[4]~I .output_register_mode = "none";
defparam \Product[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[3]~I (
	.datain(\Multiplier|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[3]));
// synopsys translate_off
defparam \Product[3]~I .input_async_reset = "none";
defparam \Product[3]~I .input_power_up = "low";
defparam \Product[3]~I .input_register_mode = "none";
defparam \Product[3]~I .input_sync_reset = "none";
defparam \Product[3]~I .oe_async_reset = "none";
defparam \Product[3]~I .oe_power_up = "low";
defparam \Product[3]~I .oe_register_mode = "none";
defparam \Product[3]~I .oe_sync_reset = "none";
defparam \Product[3]~I .operation_mode = "output";
defparam \Product[3]~I .output_async_reset = "none";
defparam \Product[3]~I .output_power_up = "low";
defparam \Product[3]~I .output_register_mode = "none";
defparam \Product[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[2]~I (
	.datain(\Multiplier|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[2]));
// synopsys translate_off
defparam \Product[2]~I .input_async_reset = "none";
defparam \Product[2]~I .input_power_up = "low";
defparam \Product[2]~I .input_register_mode = "none";
defparam \Product[2]~I .input_sync_reset = "none";
defparam \Product[2]~I .oe_async_reset = "none";
defparam \Product[2]~I .oe_power_up = "low";
defparam \Product[2]~I .oe_register_mode = "none";
defparam \Product[2]~I .oe_sync_reset = "none";
defparam \Product[2]~I .operation_mode = "output";
defparam \Product[2]~I .output_async_reset = "none";
defparam \Product[2]~I .output_power_up = "low";
defparam \Product[2]~I .output_register_mode = "none";
defparam \Product[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[1]~I (
	.datain(\Multiplier|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[1]));
// synopsys translate_off
defparam \Product[1]~I .input_async_reset = "none";
defparam \Product[1]~I .input_power_up = "low";
defparam \Product[1]~I .input_register_mode = "none";
defparam \Product[1]~I .input_sync_reset = "none";
defparam \Product[1]~I .oe_async_reset = "none";
defparam \Product[1]~I .oe_power_up = "low";
defparam \Product[1]~I .oe_register_mode = "none";
defparam \Product[1]~I .oe_sync_reset = "none";
defparam \Product[1]~I .operation_mode = "output";
defparam \Product[1]~I .output_async_reset = "none";
defparam \Product[1]~I .output_power_up = "low";
defparam \Product[1]~I .output_register_mode = "none";
defparam \Product[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[0]~I (
	.datain(\Multiplier|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[0]));
// synopsys translate_off
defparam \Product[0]~I .input_async_reset = "none";
defparam \Product[0]~I .input_power_up = "low";
defparam \Product[0]~I .input_register_mode = "none";
defparam \Product[0]~I .input_sync_reset = "none";
defparam \Product[0]~I .oe_async_reset = "none";
defparam \Product[0]~I .oe_power_up = "low";
defparam \Product[0]~I .oe_register_mode = "none";
defparam \Product[0]~I .oe_sync_reset = "none";
defparam \Product[0]~I .operation_mode = "output";
defparam \Product[0]~I .output_async_reset = "none";
defparam \Product[0]~I .output_power_up = "low";
defparam \Product[0]~I .output_register_mode = "none";
defparam \Product[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CO~I (
	.datain(\ALU|Mux16~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CO));
// synopsys translate_off
defparam \CO~I .input_async_reset = "none";
defparam \CO~I .input_power_up = "low";
defparam \CO~I .input_register_mode = "none";
defparam \CO~I .input_sync_reset = "none";
defparam \CO~I .oe_async_reset = "none";
defparam \CO~I .oe_power_up = "low";
defparam \CO~I .oe_register_mode = "none";
defparam \CO~I .oe_sync_reset = "none";
defparam \CO~I .operation_mode = "output";
defparam \CO~I .output_async_reset = "none";
defparam \CO~I .output_power_up = "low";
defparam \CO~I .output_register_mode = "none";
defparam \CO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OVF~I (
	.datain(\ALU|ovf~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OVF));
// synopsys translate_off
defparam \OVF~I .input_async_reset = "none";
defparam \OVF~I .input_power_up = "low";
defparam \OVF~I .input_register_mode = "none";
defparam \OVF~I .input_sync_reset = "none";
defparam \OVF~I .oe_async_reset = "none";
defparam \OVF~I .oe_power_up = "low";
defparam \OVF~I .oe_register_mode = "none";
defparam \OVF~I .oe_sync_reset = "none";
defparam \OVF~I .operation_mode = "output";
defparam \OVF~I .output_async_reset = "none";
defparam \OVF~I .output_power_up = "low";
defparam \OVF~I .output_register_mode = "none";
defparam \OVF~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(\ALU|Equal0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \N~I (
	.datain(\ALU|Mux8~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "output";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[7]~I (
	.datain(\MULSEL_A|Output[7]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[7]));
// synopsys translate_off
defparam \ALUOUT[7]~I .input_async_reset = "none";
defparam \ALUOUT[7]~I .input_power_up = "low";
defparam \ALUOUT[7]~I .input_register_mode = "none";
defparam \ALUOUT[7]~I .input_sync_reset = "none";
defparam \ALUOUT[7]~I .oe_async_reset = "none";
defparam \ALUOUT[7]~I .oe_power_up = "low";
defparam \ALUOUT[7]~I .oe_register_mode = "none";
defparam \ALUOUT[7]~I .oe_sync_reset = "none";
defparam \ALUOUT[7]~I .operation_mode = "output";
defparam \ALUOUT[7]~I .output_async_reset = "none";
defparam \ALUOUT[7]~I .output_power_up = "low";
defparam \ALUOUT[7]~I .output_register_mode = "none";
defparam \ALUOUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[6]~I (
	.datain(\MULSEL_A|Output[6]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[6]));
// synopsys translate_off
defparam \ALUOUT[6]~I .input_async_reset = "none";
defparam \ALUOUT[6]~I .input_power_up = "low";
defparam \ALUOUT[6]~I .input_register_mode = "none";
defparam \ALUOUT[6]~I .input_sync_reset = "none";
defparam \ALUOUT[6]~I .oe_async_reset = "none";
defparam \ALUOUT[6]~I .oe_power_up = "low";
defparam \ALUOUT[6]~I .oe_register_mode = "none";
defparam \ALUOUT[6]~I .oe_sync_reset = "none";
defparam \ALUOUT[6]~I .operation_mode = "output";
defparam \ALUOUT[6]~I .output_async_reset = "none";
defparam \ALUOUT[6]~I .output_power_up = "low";
defparam \ALUOUT[6]~I .output_register_mode = "none";
defparam \ALUOUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[5]~I (
	.datain(\MULSEL_A|Output[5]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[5]));
// synopsys translate_off
defparam \ALUOUT[5]~I .input_async_reset = "none";
defparam \ALUOUT[5]~I .input_power_up = "low";
defparam \ALUOUT[5]~I .input_register_mode = "none";
defparam \ALUOUT[5]~I .input_sync_reset = "none";
defparam \ALUOUT[5]~I .oe_async_reset = "none";
defparam \ALUOUT[5]~I .oe_power_up = "low";
defparam \ALUOUT[5]~I .oe_register_mode = "none";
defparam \ALUOUT[5]~I .oe_sync_reset = "none";
defparam \ALUOUT[5]~I .operation_mode = "output";
defparam \ALUOUT[5]~I .output_async_reset = "none";
defparam \ALUOUT[5]~I .output_power_up = "low";
defparam \ALUOUT[5]~I .output_register_mode = "none";
defparam \ALUOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[4]~I (
	.datain(\MULSEL_A|Output[4]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[4]));
// synopsys translate_off
defparam \ALUOUT[4]~I .input_async_reset = "none";
defparam \ALUOUT[4]~I .input_power_up = "low";
defparam \ALUOUT[4]~I .input_register_mode = "none";
defparam \ALUOUT[4]~I .input_sync_reset = "none";
defparam \ALUOUT[4]~I .oe_async_reset = "none";
defparam \ALUOUT[4]~I .oe_power_up = "low";
defparam \ALUOUT[4]~I .oe_register_mode = "none";
defparam \ALUOUT[4]~I .oe_sync_reset = "none";
defparam \ALUOUT[4]~I .operation_mode = "output";
defparam \ALUOUT[4]~I .output_async_reset = "none";
defparam \ALUOUT[4]~I .output_power_up = "low";
defparam \ALUOUT[4]~I .output_register_mode = "none";
defparam \ALUOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[3]~I (
	.datain(\MULSEL_A|Output[3]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[3]));
// synopsys translate_off
defparam \ALUOUT[3]~I .input_async_reset = "none";
defparam \ALUOUT[3]~I .input_power_up = "low";
defparam \ALUOUT[3]~I .input_register_mode = "none";
defparam \ALUOUT[3]~I .input_sync_reset = "none";
defparam \ALUOUT[3]~I .oe_async_reset = "none";
defparam \ALUOUT[3]~I .oe_power_up = "low";
defparam \ALUOUT[3]~I .oe_register_mode = "none";
defparam \ALUOUT[3]~I .oe_sync_reset = "none";
defparam \ALUOUT[3]~I .operation_mode = "output";
defparam \ALUOUT[3]~I .output_async_reset = "none";
defparam \ALUOUT[3]~I .output_power_up = "low";
defparam \ALUOUT[3]~I .output_register_mode = "none";
defparam \ALUOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[2]~I (
	.datain(\MULSEL_A|Output[2]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[2]));
// synopsys translate_off
defparam \ALUOUT[2]~I .input_async_reset = "none";
defparam \ALUOUT[2]~I .input_power_up = "low";
defparam \ALUOUT[2]~I .input_register_mode = "none";
defparam \ALUOUT[2]~I .input_sync_reset = "none";
defparam \ALUOUT[2]~I .oe_async_reset = "none";
defparam \ALUOUT[2]~I .oe_power_up = "low";
defparam \ALUOUT[2]~I .oe_register_mode = "none";
defparam \ALUOUT[2]~I .oe_sync_reset = "none";
defparam \ALUOUT[2]~I .operation_mode = "output";
defparam \ALUOUT[2]~I .output_async_reset = "none";
defparam \ALUOUT[2]~I .output_power_up = "low";
defparam \ALUOUT[2]~I .output_register_mode = "none";
defparam \ALUOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[1]~I (
	.datain(\MULSEL_A|Output[1]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[1]));
// synopsys translate_off
defparam \ALUOUT[1]~I .input_async_reset = "none";
defparam \ALUOUT[1]~I .input_power_up = "low";
defparam \ALUOUT[1]~I .input_register_mode = "none";
defparam \ALUOUT[1]~I .input_sync_reset = "none";
defparam \ALUOUT[1]~I .oe_async_reset = "none";
defparam \ALUOUT[1]~I .oe_power_up = "low";
defparam \ALUOUT[1]~I .oe_register_mode = "none";
defparam \ALUOUT[1]~I .oe_sync_reset = "none";
defparam \ALUOUT[1]~I .operation_mode = "output";
defparam \ALUOUT[1]~I .output_async_reset = "none";
defparam \ALUOUT[1]~I .output_power_up = "low";
defparam \ALUOUT[1]~I .output_register_mode = "none";
defparam \ALUOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[0]~I (
	.datain(\MULSEL_A|Output[0]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[0]));
// synopsys translate_off
defparam \ALUOUT[0]~I .input_async_reset = "none";
defparam \ALUOUT[0]~I .input_power_up = "low";
defparam \ALUOUT[0]~I .input_register_mode = "none";
defparam \ALUOUT[0]~I .input_sync_reset = "none";
defparam \ALUOUT[0]~I .oe_async_reset = "none";
defparam \ALUOUT[0]~I .oe_power_up = "low";
defparam \ALUOUT[0]~I .oe_register_mode = "none";
defparam \ALUOUT[0]~I .oe_sync_reset = "none";
defparam \ALUOUT[0]~I .operation_mode = "output";
defparam \ALUOUT[0]~I .output_async_reset = "none";
defparam \ALUOUT[0]~I .output_power_up = "low";
defparam \ALUOUT[0]~I .output_register_mode = "none";
defparam \ALUOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[7]~I (
	.datain(\REG_Q|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[7]));
// synopsys translate_off
defparam \Q[7]~I .input_async_reset = "none";
defparam \Q[7]~I .input_power_up = "low";
defparam \Q[7]~I .input_register_mode = "none";
defparam \Q[7]~I .input_sync_reset = "none";
defparam \Q[7]~I .oe_async_reset = "none";
defparam \Q[7]~I .oe_power_up = "low";
defparam \Q[7]~I .oe_register_mode = "none";
defparam \Q[7]~I .oe_sync_reset = "none";
defparam \Q[7]~I .operation_mode = "output";
defparam \Q[7]~I .output_async_reset = "none";
defparam \Q[7]~I .output_power_up = "low";
defparam \Q[7]~I .output_register_mode = "none";
defparam \Q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[6]~I (
	.datain(\REG_Q|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[6]));
// synopsys translate_off
defparam \Q[6]~I .input_async_reset = "none";
defparam \Q[6]~I .input_power_up = "low";
defparam \Q[6]~I .input_register_mode = "none";
defparam \Q[6]~I .input_sync_reset = "none";
defparam \Q[6]~I .oe_async_reset = "none";
defparam \Q[6]~I .oe_power_up = "low";
defparam \Q[6]~I .oe_register_mode = "none";
defparam \Q[6]~I .oe_sync_reset = "none";
defparam \Q[6]~I .operation_mode = "output";
defparam \Q[6]~I .output_async_reset = "none";
defparam \Q[6]~I .output_power_up = "low";
defparam \Q[6]~I .output_register_mode = "none";
defparam \Q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[5]~I (
	.datain(\REG_Q|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[5]));
// synopsys translate_off
defparam \Q[5]~I .input_async_reset = "none";
defparam \Q[5]~I .input_power_up = "low";
defparam \Q[5]~I .input_register_mode = "none";
defparam \Q[5]~I .input_sync_reset = "none";
defparam \Q[5]~I .oe_async_reset = "none";
defparam \Q[5]~I .oe_power_up = "low";
defparam \Q[5]~I .oe_register_mode = "none";
defparam \Q[5]~I .oe_sync_reset = "none";
defparam \Q[5]~I .operation_mode = "output";
defparam \Q[5]~I .output_async_reset = "none";
defparam \Q[5]~I .output_power_up = "low";
defparam \Q[5]~I .output_register_mode = "none";
defparam \Q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[4]~I (
	.datain(\REG_Q|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[4]));
// synopsys translate_off
defparam \Q[4]~I .input_async_reset = "none";
defparam \Q[4]~I .input_power_up = "low";
defparam \Q[4]~I .input_register_mode = "none";
defparam \Q[4]~I .input_sync_reset = "none";
defparam \Q[4]~I .oe_async_reset = "none";
defparam \Q[4]~I .oe_power_up = "low";
defparam \Q[4]~I .oe_register_mode = "none";
defparam \Q[4]~I .oe_sync_reset = "none";
defparam \Q[4]~I .operation_mode = "output";
defparam \Q[4]~I .output_async_reset = "none";
defparam \Q[4]~I .output_power_up = "low";
defparam \Q[4]~I .output_register_mode = "none";
defparam \Q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[3]~I (
	.datain(\REG_Q|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[3]));
// synopsys translate_off
defparam \Q[3]~I .input_async_reset = "none";
defparam \Q[3]~I .input_power_up = "low";
defparam \Q[3]~I .input_register_mode = "none";
defparam \Q[3]~I .input_sync_reset = "none";
defparam \Q[3]~I .oe_async_reset = "none";
defparam \Q[3]~I .oe_power_up = "low";
defparam \Q[3]~I .oe_register_mode = "none";
defparam \Q[3]~I .oe_sync_reset = "none";
defparam \Q[3]~I .operation_mode = "output";
defparam \Q[3]~I .output_async_reset = "none";
defparam \Q[3]~I .output_power_up = "low";
defparam \Q[3]~I .output_register_mode = "none";
defparam \Q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[2]~I (
	.datain(\REG_Q|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[2]));
// synopsys translate_off
defparam \Q[2]~I .input_async_reset = "none";
defparam \Q[2]~I .input_power_up = "low";
defparam \Q[2]~I .input_register_mode = "none";
defparam \Q[2]~I .input_sync_reset = "none";
defparam \Q[2]~I .oe_async_reset = "none";
defparam \Q[2]~I .oe_power_up = "low";
defparam \Q[2]~I .oe_register_mode = "none";
defparam \Q[2]~I .oe_sync_reset = "none";
defparam \Q[2]~I .operation_mode = "output";
defparam \Q[2]~I .output_async_reset = "none";
defparam \Q[2]~I .output_power_up = "low";
defparam \Q[2]~I .output_register_mode = "none";
defparam \Q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[1]~I (
	.datain(\REG_Q|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[1]));
// synopsys translate_off
defparam \Q[1]~I .input_async_reset = "none";
defparam \Q[1]~I .input_power_up = "low";
defparam \Q[1]~I .input_register_mode = "none";
defparam \Q[1]~I .input_sync_reset = "none";
defparam \Q[1]~I .oe_async_reset = "none";
defparam \Q[1]~I .oe_power_up = "low";
defparam \Q[1]~I .oe_register_mode = "none";
defparam \Q[1]~I .oe_sync_reset = "none";
defparam \Q[1]~I .operation_mode = "output";
defparam \Q[1]~I .output_async_reset = "none";
defparam \Q[1]~I .output_power_up = "low";
defparam \Q[1]~I .output_register_mode = "none";
defparam \Q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q[0]~I (
	.datain(\REG_Q|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[0]));
// synopsys translate_off
defparam \Q[0]~I .input_async_reset = "none";
defparam \Q[0]~I .input_power_up = "low";
defparam \Q[0]~I .input_register_mode = "none";
defparam \Q[0]~I .input_sync_reset = "none";
defparam \Q[0]~I .oe_async_reset = "none";
defparam \Q[0]~I .oe_power_up = "low";
defparam \Q[0]~I .oe_register_mode = "none";
defparam \Q[0]~I .oe_sync_reset = "none";
defparam \Q[0]~I .operation_mode = "output";
defparam \Q[0]~I .output_async_reset = "none";
defparam \Q[0]~I .output_power_up = "low";
defparam \Q[0]~I .output_register_mode = "none";
defparam \Q[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
