//##########################################################################
//######					G0B1T HDL EXAMPLES											####
//######	Fredy Enrique Segura-Quijano fsegura@uniandes.edu.co				####   
//######																						####   
//######				MODIFICADO: Marzo de 2018 - FES								####   
//##########################################################################
//# G0B1T
//# Copyright (C) 2018 Bogot√°, Colombia
//# 
//# This program is free software: you can redistribute it and/or modify
//# it under the terms of the GNU General Public License as published by
//# the Free Software Foundation, version 3 of the License.
//#
//# This program is distributed in the hope that it will be useful,
//# but WITHOUT ANY WARRANTY; without even the implied warranty of
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
//# GNU General Public License for more details.
//#
//# You should have received a copy of the GNU General Public License
//# along with this program.  If not, see <http://www.gnu.org/licenses/>.
//#/
//###########################################################################

//=======================================================
//  MODULE Definition
//=======================================================
module SC_RegMIR #(parameter DATAWIDTH_BUS_MIR=41, parameter DATA_REGGEN_INIT=41'h00000000)(
	//////////// OUTPUTS //////////
	A,
	AMUX,
	B,
	BMUX,
	C,
	CMUX,
	RD,
	WR,
	ALU,
	COND,
	JMP_ADDR,
	SC_RegMIR_DataBUS_Out,
	//////////// INPUTS //////////
	SC_RegMIR_CLOCK_50,
	SC_RegMIR_Reset_InHigh,
	SC_RegMIR_Write_InHigh,
	SC_RegMIR_DataBUS_In
);
//=======================================================
//  PARAMETER declarations
//=======================================================

//=======================================================
//  PORT declarations
//=======================================================
	output [5:0] A;
	output AMUX;
	output [5:0] B;
	output BMUX;
	output [5:0] C;
	output CMUX;
	output RD;
	output WR;
	output [3:0] ALU;
	output [2:0] COND;
	output [10:0] JMP_ADDR;
	output reg [DATAWIDTH_BUS_MIR-1:0] SC_RegMIR_DataBUS_Out;
	input	 SC_RegMIR_CLOCK_50;
	input	 SC_RegMIR_Reset_InHigh;
	input	 SC_RegMIR_Write_InHigh;
	input  [DATAWIDTH_BUS_MIR-1:0] SC_RegMIR_DataBUS_In;
//=======================================================
//  REG/WIRE declarations
//=======================================================
	reg [DATAWIDTH_BUS_MIR-1:0] RegMIR_Register;
	reg [DATAWIDTH_BUS_MIR-1:0] RegMIR_Signal;
//=======================================================
//  Structural coding
//=======================================================
//INPUT LOGIC: COMBINATIONAL
	always @ (*)
	if (SC_RegMIR_Write_InHigh == 1)	
		RegMIR_Signal = SC_RegMIR_DataBUS_In;
	else 	
		RegMIR_Signal = RegMIR_Register;

// REGISTER : SEQUENTIAL
	always @ ( negedge SC_RegMIR_CLOCK_50 , posedge SC_RegMIR_Reset_InHigh)
	if (SC_RegMIR_Reset_InHigh==1)
		RegMIR_Register <= DATA_REGGEN_INIT;
	else
		RegMIR_Register <= RegMIR_Signal;
//=======================================================
//  Outputs
//=======================================================
// OUTPUT LOGIC : COMBINATIONAL
	always @ (*)
	SC_RegMIR_DataBUS_Out= RegMIR_Register;
	
	assign A    =  SC_RegMIR_DataBUS_Out[40:35];
	assign AMUX =  SC_RegMIR_DataBUS_Out[34];
	assign B    =	SC_RegMIR_DataBUS_Out[33:28];
	assign BMUX =	SC_RegMIR_DataBUS_Out[27];
	assign C    =	SC_RegMIR_DataBUS_Out[26:21];
	assign CMUX =	SC_RegMIR_DataBUS_Out[20];
	assign RD   =	SC_RegMIR_DataBUS_Out[19];	
	assign WR   =  SC_RegMIR_DataBUS_Out[18];	
	assign ALU  =	SC_RegMIR_DataBUS_Out[17:14];
	assign COND =	SC_RegMIR_DataBUS_Out[13:11];
	assign JMP_ADDR   =	SC_RegMIR_DataBUS_Out[10:0];

endmodule
