-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj_333_Zhou\hdlsrc\hybrid_lht\GetShift1.vhd
-- Created: 2020-03-05 11:32:09
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: GetShift1
-- Source Path: hybrid_lht/Hybrid LHT/Hybrid LHT Kernel/Gradient Kernel System/Get Index and Fix Limits/GetShift1
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.Hybrid_LHT_pkg.ALL;

ENTITY GetShift1 IS
  PORT( Theta                             :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        Shift                             :   OUT   std_logic_vector(2 DOWNTO 0)  -- ufix3
        );
END GetShift1;


ARCHITECTURE rtl OF GetShift1 IS

  -- Signals
  SIGNAL Theta_unsigned                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant_out1                    : vector_of_unsigned8(0 TO 3);  -- uint8 [4]
  SIGNAL Constant_out1_0                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Relational_Operator_relop1       : std_logic;
  SIGNAL Constant_out1_1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Relational_Operator_relop2       : std_logic;
  SIGNAL Constant_out1_2                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Relational_Operator_relop3       : std_logic;
  SIGNAL Constant_out1_3                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Relational_Operator_relop4       : std_logic;
  SIGNAL Relational_Operator_out1         : std_logic_vector(0 TO 3);  -- boolean [4]
  SIGNAL Add_add_cast                     : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Add_add_cast_1                   : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Add_add_temp                     : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Add_add_cast_2                   : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Add_add_temp_1                   : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Add_add_cast_3                   : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Add_out1                         : unsigned(2 DOWNTO 0);  -- ufix3

BEGIN
  Theta_unsigned <= unsigned(Theta);

  Constant_out1(0) <= to_unsigned(16#2D#, 8);
  Constant_out1(1) <= to_unsigned(16#5A#, 8);
  Constant_out1(2) <= to_unsigned(16#87#, 8);
  Constant_out1(3) <= to_unsigned(16#B4#, 8);

  Constant_out1_0 <= Constant_out1(0);

  
  Relational_Operator_relop1 <= '1' WHEN Theta_unsigned >= Constant_out1_0 ELSE
      '0';

  Constant_out1_1 <= Constant_out1(1);

  
  Relational_Operator_relop2 <= '1' WHEN Theta_unsigned >= Constant_out1_1 ELSE
      '0';

  Constant_out1_2 <= Constant_out1(2);

  
  Relational_Operator_relop3 <= '1' WHEN Theta_unsigned >= Constant_out1_2 ELSE
      '0';

  Constant_out1_3 <= Constant_out1(3);

  
  Relational_Operator_relop4 <= '1' WHEN Theta_unsigned >= Constant_out1_3 ELSE
      '0';

  Relational_Operator_out1(0) <= Relational_Operator_relop1;
  Relational_Operator_out1(1) <= Relational_Operator_relop2;
  Relational_Operator_out1(2) <= Relational_Operator_relop3;
  Relational_Operator_out1(3) <= Relational_Operator_relop4;

  Add_add_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Relational_Operator_out1(0);
  Add_add_cast_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Relational_Operator_out1(1);
  Add_add_temp <= Add_add_cast + Add_add_cast_1;
  Add_add_cast_2 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Relational_Operator_out1(2);
  Add_add_temp_1 <= Add_add_temp + Add_add_cast_2;
  Add_add_cast_3 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Relational_Operator_out1(3);
  Add_out1 <= resize(Add_add_temp_1 + Add_add_cast_3, 3);

  Shift <= std_logic_vector(Add_out1);

END rtl;

