{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738601792190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738601792190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  3 19:56:31 2025 " "Processing started: Mon Feb  3 19:56:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738601792190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738601792190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7segment_indicator_practice -c 7segment_indicator_practice " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7segment_indicator_practice -c 7segment_indicator_practice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738601792190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738601792652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738601792652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SEG seg seven_segment_indicator_practice.sv(6) " "Verilog HDL Declaration information at seven_segment_indicator_practice.sv(6): object \"SEG\" differs only in case from object \"seg\" in the same scope" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738601800991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIG dig seven_segment_indicator_practice.sv(7) " "Verilog HDL Declaration information at seven_segment_indicator_practice.sv(7): object \"DIG\" differs only in case from object \"dig\" in the same scope" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738601800991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_indicator_practice.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_indicator_practice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_indicator_practice " "Found entity 1: seven_segment_indicator_practice" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738601800993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738601800993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_flag seven_segment_indicator_practice.sv(75) " "Verilog HDL Implicit Net warning at seven_segment_indicator_practice.sv(75): created implicit net for \"sub_flag\"" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738601800993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_flag seven_segment_indicator_practice.sv(76) " "Verilog HDL Implicit Net warning at seven_segment_indicator_practice.sv(76): created implicit net for \"add_flag\"" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738601800993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_indicator_practice " "Elaborating entity \"seven_segment_indicator_practice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738601801020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[0\] VCC " "Pin \"SEG\[0\]\" is stuck at VCC" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738601801353 "|seven_segment_indicator_practice|SEG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738601801353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738601801411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/documents/work/7segment_indicator/7segment_indicator_practice/output_files/7segment_indicator_practice.map.smsg " "Generated suppressed messages file D:/documents/work/7segment_indicator/7segment_indicator_practice/output_files/7segment_indicator_practice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738601801707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738601801822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738601801822 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_SW\[2\] " "No output dependent on input pin \"KEY_SW\[2\]\"" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738601801874 "|seven_segment_indicator_practice|KEY_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_SW\[3\] " "No output dependent on input pin \"KEY_SW\[3\]\"" {  } { { "seven_segment_indicator_practice.sv" "" { Text "D:/documents/work/7segment_indicator/7segment_indicator_practice/seven_segment_indicator_practice.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738601801874 "|seven_segment_indicator_practice|KEY_SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738601801874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738601801874 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738601801874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738601801874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738601801874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738601801901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  3 19:56:41 2025 " "Processing ended: Mon Feb  3 19:56:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738601801901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738601801901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738601801901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738601801901 ""}
