(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h56):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire [(3'h7):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire42;
  wire [(4'h8):(1'h0)] wire41;
  wire [(3'h7):(1'h0)] wire40;
  wire signed [(4'h8):(1'h0)] wire39;
  wire [(4'h9):(1'h0)] wire38;
  wire [(3'h4):(1'h0)] wire37;
  wire signed [(3'h4):(1'h0)] wire33;
  wire signed [(4'h9):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  wire signed [(4'h9):(1'h0)] wire4;
  reg [(3'h5):(1'h0)] reg36 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg35 = (1'h0);
  assign y = {wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire33,
                 wire6,
                 wire5,
                 wire4,
                 reg36,
                 reg35,
                 (1'h0)};
  assign wire4 = ($unsigned(($unsigned(wire2) | (8'ha6))) ?
                     $signed($signed(wire2[(2'h3):(1'h1)])) : $unsigned($signed((~&wire2))));
  assign wire5 = $unsigned(((|$signed(wire2)) ^ (((8'ha2) ? (8'hac) : wire2) ?
                     (wire2 ? (8'hac) : wire3) : (wire3 ? wire3 : wire4))));
  assign wire6 = $signed(($signed((~wire2)) ?
                     wire4[(1'h0):(1'h0)] : (wire2 ?
                         wire5 : wire3[(4'ha):(3'h6)])));
  module7 #() modinst34 (.clk(clk), .wire8(wire4), .wire10(wire6), .wire9(wire1), .wire11(wire2), .y(wire33));
  always
    @(posedge clk) begin
      reg35 <= (wire6 ^~ wire0[(1'h1):(1'h1)]);
      reg36 <= (reg35 ? (^((!reg35) & wire1[(1'h0):(1'h0)])) : (^reg35));
    end
  assign wire37 = wire3[(3'h4):(2'h3)];
  assign wire38 = {(wire0 ? (8'had) : (!{wire37}))};
  assign wire39 = $signed(wire1[(3'h5):(2'h2)]);
  assign wire40 = (($unsigned((wire0 ?
                      (8'ha0) : wire33)) > $unsigned((wire3 > wire0))) - wire1);
  assign wire41 = ((^~(^~(wire1 ^~ reg36))) ^~ ((~(wire5 & wire38)) ?
                      wire2 : wire2));
  assign wire42 = (+wire37[(1'h0):(1'h0)]);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7  (y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h2a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire11;
  input wire signed [(4'h8):(1'h0)] wire10;
  input wire [(3'h7):(1'h0)] wire9;
  input wire signed [(4'h9):(1'h0)] wire8;
  wire signed [(3'h4):(1'h0)] wire31;
  wire signed [(3'h7):(1'h0)] wire17;
  wire [(4'h8):(1'h0)] wire16;
  wire [(3'h7):(1'h0)] wire15;
  wire signed [(3'h7):(1'h0)] wire14;
  wire [(2'h2):(1'h0)] wire13;
  wire [(3'h6):(1'h0)] wire12;
  assign y = {wire31, wire17, wire16, wire15, wire14, wire13, wire12, (1'h0)};
  assign wire12 = (^~(wire11 ~^ wire11[(1'h1):(1'h1)]));
  assign wire13 = $unsigned($signed($unsigned($unsigned(wire12))));
  assign wire14 = wire9[(3'h7):(3'h7)];
  assign wire15 = {wire9[(2'h2):(1'h1)]};
  assign wire16 = wire12[(3'h4):(2'h3)];
  assign wire17 = wire15[(3'h5):(2'h3)];
  module18 #() modinst32 (wire31, clk, wire14, wire12, wire11, wire10);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module18
#(parameter param30 = (^(^~({(8'ha7)} ? ((8'ha8) ? (8'had) : (8'hab)) : {(8'haf)}))))
(y, clk, wire22, wire21, wire20, wire19);
  output wire [(32'h2c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire22;
  input wire [(3'h6):(1'h0)] wire21;
  input wire [(3'h4):(1'h0)] wire20;
  input wire signed [(4'h8):(1'h0)] wire19;
  wire signed [(2'h3):(1'h0)] wire29;
  wire [(4'h8):(1'h0)] wire28;
  wire [(4'h8):(1'h0)] wire27;
  wire [(2'h3):(1'h0)] wire26;
  wire signed [(4'h9):(1'h0)] wire25;
  wire [(3'h4):(1'h0)] wire24;
  wire [(4'h8):(1'h0)] wire23;
  assign y = {wire29, wire28, wire27, wire26, wire25, wire24, wire23, (1'h0)};
  assign wire23 = wire21[(2'h3):(1'h0)];
  assign wire24 = ($unsigned(((^wire20) ~^ (wire20 * wire22))) ?
                      wire22 : (|(8'ha5)));
  assign wire25 = wire23[(3'h7):(3'h7)];
  assign wire26 = (8'had);
  assign wire27 = $unsigned(({$unsigned((8'haf))} ?
                      (+$unsigned(wire22)) : {{wire26}}));
  assign wire28 = $signed((8'hab));
  assign wire29 = ({(+(~|wire23))} - wire22);
endmodule