
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[Part1,v6,12/17] x86/boot: Add early boot support when running with SEV active - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [Part1,v6,12/17] x86/boot: Add early boot support when running with SEV active</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=150921">Brijesh Singh</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Oct. 16, 2017, 3:34 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171016153423.2980-13-brijesh.singh@amd.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10009003/mbox/"
   >mbox</a>
|
   <a href="/patch/10009003/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10009003/">/patch/10009003/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	F0669601E7 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 Oct 2017 15:37:40 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id DE7CE28613
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 Oct 2017 15:37:40 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id D075328615; Mon, 16 Oct 2017 15:37:40 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 83EC128613
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 Oct 2017 15:37:39 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754309AbdJPPhh (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 16 Oct 2017 11:37:37 -0400
Received: from mail-cys01nam02on0072.outbound.protection.outlook.com
	([104.47.37.72]:39104
	&quot;EHLO NAM02-CY1-obe.outbound.protection.outlook.com&quot;
	rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
	id S1754199AbdJPPfI (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 16 Oct 2017 11:35:08 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=amdcloud.onmicrosoft.com; s=selector1-amd-com;
	h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
	bh=4+jwbAhrfbtM72lnrYNFIkvMS393orkAa/CmO6mQCuI=;
	b=QCIT/Xl/ROy2In9e0zNa2jPZ4zc//wAnkW8YBL0GmQomlEivOioG9rZHZJFndyykzHrYoJNCpbQijFjwC9esOrxuFwcTOt649Qn87Fy2eJ3PYlJJdY26k+cGeAl6U5TQwktx372DfaHUe9USAuFGI3AD4RsNZDXaWkYLJax4u3A=
Authentication-Results: spf=none (sender IP is )
	smtp.mailfrom=brijesh.singh@amd.com; 
Received: from ubuntu-010236106000.amd.com (165.204.78.1) by
	SN1PR12MB0158.namprd12.prod.outlook.com (10.162.3.145) with Microsoft
	SMTP Server (version=TLS1_2,
	cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id
	15.20.77.7; Mon, 16 Oct 2017 15:34:57 +0000
From: Brijesh Singh &lt;brijesh.singh@amd.com&gt;
To: x86@kernel.org
Cc: bp@alien8.de, Tom Lendacky &lt;thomas.lendacky@amd.com&gt;,
	Thomas Gleixner &lt;tglx@linutronix.de&gt;, Ingo Molnar &lt;mingo@redhat.com&gt;,
	&quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;, Borislav Petkov &lt;bp@suse.de&gt;,
	Konrad Rzeszutek Wilk &lt;konrad.wilk@oracle.com&gt;,
	&quot;Kirill A. Shutemov&quot; &lt;kirill.shutemov@linux.intel.com&gt;,
	Laura Abbott &lt;labbott@redhat.com&gt;, Andy Lutomirski &lt;luto@kernel.org&gt;,
	Kees Cook &lt;keescook@chromium.org&gt;, Paolo Bonzini &lt;pbonzini@redhat.com&gt;,
	=?UTF-8?q?Radim=20Kr=C4=8Dm=C3=A1=C5=99?= &lt;rkrcmar@redhat.com&gt;,
	linux-kernel@vger.kernel.org, Brijesh Singh &lt;brijesh.singh@amd.com&gt;
Subject: [Part1 PATCH v6 12/17] x86/boot: Add early boot support when
	running with SEV active
Date: Mon, 16 Oct 2017 10:34:18 -0500
Message-Id: &lt;20171016153423.2980-13-brijesh.singh@amd.com&gt;
X-Mailer: git-send-email 2.9.5
In-Reply-To: &lt;20171016153423.2980-1-brijesh.singh@amd.com&gt;
References: &lt;20171016153423.2980-1-brijesh.singh@amd.com&gt;
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-Originating-IP: [165.204.78.1]
X-ClientProxiedBy: BN6PR16CA0015.namprd16.prod.outlook.com (10.172.212.153)
	To SN1PR12MB0158.namprd12.prod.outlook.com (10.162.3.145)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 423949b0-8dfd-485e-4a45-08d514ab754d
X-MS-Office365-Filtering-HT: Tenant
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0;
	RULEID:(22001)(2017030254152)(48565401081)(2017052603199)(201703131423075)(201703031133081)(201702281549075);
	SRVR:SN1PR12MB0158; 
X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0158;
	3:Mejt+O1YjPkgZF0iytlYgss2x+0KJJUBzcZ7Op8f/fzaPUThwKHBcaRxNi7sSSRCoBebc00t9Nju53DlmVuISVQ02TbtCtMIK40drhmMmXfRomzNPAw6sbgZkfnIuuBy2D3n2QMFlB3x/HsWc9F9zsNJHeEMyna2a71iiP2n2Z98rozx6meKFD0UvNLxKZmSUHjf3Ku7lepflAJ2wkWKJbgUPCIwZnzx8T4iLydMWT0G8A+1NL968nSq0SDcMlXJ;
	25:NviofGF1xWdIF7VH7Ep5AxVaOVfQnHl7Jc+cAqmno+IGbqx2B9b0jSkWi2OQUc0qVusIvKqBrXCj/GklxrHkI+a5axZqsU66Ga4XmzTgYQzHweKA+d7ACIcw0f0dEfZN0qz3/dd5gChrmBqKMjwGCxNEq2wI+mXV8urnTRKXzYScZTeAn/8bVWlUYLDg0NZdYdEJUI6Zm4Z9eqHvYgkyWr3ia3cL7ELfbODxYUyDOB8s9aoUfCM9TA2VmgNVhYmZda8Kx+v97JwfBuZzgpr63xydVMr/ZB08zt+eV6uCrmw8AEZ+GMiBnivQz6qFMspFV4KUQnmk1TYijFbvBbNcdA==;
	31:rK/KCnjVuCNpsu4KX7izoeHWvIJZOq+mmSXt30KPl75Wum+UZEgDDyXIePBOrqmVE6NXhSG2uXER+vYBr5GiMqOTj9YFmaIVLcn+1/yrX+V9c6G2DyrWAdOd4+x2/HNcRlwiE8alQCmNn70pPfqCFrP+IE+jxFXDCuy1XROhAJRHF4gUGB7WgttKHNYZGPJ01el+R2mD/glrS0KAk2ejcuAJuyvy+p3PAHGxIanQSKE=
X-MS-TrafficTypeDiagnostic: SN1PR12MB0158:
X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0158;
	20:ZKtVREWfRXJypW5zLA+qKZ8SKjZ6lu4YImgxL2zMSDUh89xVhztkjQKi6lzJciPgLIFFsmBXTAQkSwCTVsg3RCKtjxBEpB3yKwT0IYkbtqTlyNselBUykNDYv4TPoyW3PXWY5fWJJlTpdLrcvT7zF70alp6AMsDYSVp7ffO0zsekqAwM3hRHbbFFFjplEoZge+hTmdVgXdYAHSH7DJPh7XQKQAVvpYhoyBc9p71SQDQcXCXB4Ftni2DF+IJpFouP53fNmcqpdnop/HCPHabk8IzuacJmC/zFwcgt9wiW5dI65oQuwMTEfMzhK4rARpi1f3OqHQnittC6TV11rtOZmLIqRdm13aGdSI6w/UaBk6HgFuQjojiwH1xL//b9h1VjA0JBIeQ9b9YmmGeJcdOs/mxFXlBEO7mQ2uRU22R2iETMAzIt44nIXwuBU+kgsHhQWooV5U/AUU9obSQqVvCRNvMBKgbiUHFu/OFivVDBjc9qenTPd6u82Tr6S1cebe43;
	4:AS11+j/j/8kd17LFPOyuAXY59rwaZUrHRHgTLYzKBvSQ4KS5mxV7B9oQyfPQegbsDNN88TR+Ji4Ik/AumWU/ZT3/RvjsTctfHBhJm13T09uzMNp8mPA8yLfOgsSMMgUmXeiNBhJY2q1YBOkBtLY+kaOswmqadZSWpq92NcBI5PFFxD836IPHc/eJMzMyaD+UxfyMfNwndPel2V3R7IZP0cku7arZIm6kJ3POuLCxJryWA8UU3XJrktzoQzPxcY7SVUwIyiRKTq5OI3IPBYdFMygxdKv0Tz354aIDPOLsllWbKNmNe9wvaWxxLPk1ZykPeNuawLNtK+0MucHXGF+Io+TPtjTX9mfKyA0cTEp3X1wSck8gPU3Pgiy+Q9pXFcg9VRrjUCaAtmjOqNUg+YuorA==
X-Exchange-Antispam-Report-Test: UriScan:(9452136761055)(767451399110)(146099531331640)(228905959029699);
X-Microsoft-Antispam-PRVS: &lt;SN1PR12MB0158C831BB8844DC970D2B95E54F0@SN1PR12MB0158.namprd12.prod.outlook.com&gt;
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
	RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(8121501046)(5005006)(93006095)(93001095)(100000703101)(100105400095)(3002001)(10201501046)(6055026)(6041248)(20161123562025)(20161123558100)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123555025)(20161123564025)(20161123560025)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095);
	SRVR:SN1PR12MB0158; BCL:0; PCL:0;
	RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095);
	SRVR:SN1PR12MB0158; 
X-Forefront-PRVS: 0462918D61
X-Forefront-Antispam-Report: SFV:NSPM;
	SFS:(10009020)(6009001)(346002)(376002)(39860400002)(199003)(189002)(54906003)(7416002)(1076002)(316002)(5660300001)(68736007)(2906002)(4326008)(16526018)(7736002)(47776003)(305945005)(23676002)(6666003)(53936002)(575784001)(86362001)(33646002)(2950100002)(6916009)(66066001)(189998001)(97736004)(76176999)(106356001)(101416001)(8676002)(53416004)(105586002)(36756003)(3846002)(6486002)(6116002)(8936002)(50226002)(81166006)(81156014)(2870700001)(25786009)(478600001)(50986999)(2351001)(2361001)(50466002)(2004002);
	DIR:OUT; SFP:1101; SCL:1; SRVR:SN1PR12MB0158;
	H:ubuntu-010236106000.amd.com; FPR:; SPF:None;
	PTR:InfoNoRecords; A:1; MX:1; LANG:en; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
	permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?utf-8?B?MTtTTjFQUjEyTUIwMTU4OzIzOk02NmpXWW9ZSjFNa0JEWFJZejdyc01TQkFy?=
	=?utf-8?B?aUxaQnpsRG9oRlpld0ViNWlBVlB5VUZ6T3VjcWlxQm1kb2FsYUhnanRFclpK?=
	=?utf-8?B?RGEvTVhxWUdOZEJGbGhQSmoxOGRsNFhiV3lub3RlcHJueUpXYjRWbXhCOVhR?=
	=?utf-8?B?d2E4dG5CR1l6ZkVBWG5uUHhFVjZjT0hPTEk1dTdlRXk0b3Jqa1BLZkNUKzVi?=
	=?utf-8?B?cElYNW5nZ0djVTcwOG9VL2FERW1hZlBzRXMwRjZWQi9VTDdSaFRhSGRTSkxq?=
	=?utf-8?B?b21NeDV1SUJvOFpWdmZWZmJva1phUjNmK1N2eWJaLysxMSt6Z3dacDJCdXNS?=
	=?utf-8?B?YUJGbHYzdlNnSWwzR05DdVFqd2xTU3RwUXQ2M3VEdzg4SGlUakRxTFZ5ak5K?=
	=?utf-8?B?SzhydG9IRFZnZkZKSHdSYlZ6dndlUFNCV1ovNUdkc0tzaGNEdjh6UTJxUmlT?=
	=?utf-8?B?ZUd2VWRTOFBJQVowU0JQcTFpeTAyN3pIdVVxSS9paGdTUksvRU9Zcy9Ydkxk?=
	=?utf-8?B?dHZTcUx2Q2dPVlNyS0tJK1ZQdi9tOXo0WXZKUEJZL1FDWUlJaUlsSW9OcFI5?=
	=?utf-8?B?ay8vSjhIakthaWNTYkJyckd6cFI3OVF0TzZnMGRyQk16eW9nMHB4RkZ3Mmk3?=
	=?utf-8?B?bDBiNDBkMnBodVhJbU9xa2laQUY4MXExM1d0RWcydlRrTDRMaFlVTld5bEd1?=
	=?utf-8?B?UmpXd2VyV2JOR21mSVhPMFd3VDZObnptcHcvNGtXdjhsZnhVR1BjTnJSaUJ6?=
	=?utf-8?B?aG11MHA5dmNJTlNiZVRXYmxNQkRORW5ja09HeXdPY0o1aDNoNkdUUno4RkxU?=
	=?utf-8?B?V1laQ2JyalJYR01oUjRRTnB0UHRYL2xNblo1a0tMbWRQaElGMGR6TGw2d0cz?=
	=?utf-8?B?cnE4MzM4OFNMMDRGSHIzVHNrTVJ2dXQyazNyRHk3ZzFUWG53Y0tQTUt2QlND?=
	=?utf-8?B?bXZjMzJEYlZEVXM3N1pqRzlxMlhuUHRnb0FNY0ZXTm1XbHhOQ2tZdmV3SVNN?=
	=?utf-8?B?UFRZdkdUTStCb1FzUWxoU2VQWG94MU1pVmVaSklhR3BxdTJsdGN6RkgrMVNN?=
	=?utf-8?B?RHVJMU8waFVnU2EzdnNjQTJZMGY1NEZRMDlsTFdVQVpSNGJrdUI5S21vL2VC?=
	=?utf-8?B?aUtVMy9XRXFFd295c3FuSm1pMXJVOVJWY3dRcGpKUys3TmM2ZVRXOFRTTmdi?=
	=?utf-8?B?WS9kRDBvdmZ3dkRzTXhJZkNEYys3UFZHdlgwRkRKSkR3Q3F5aFc2Q2xmUWZy?=
	=?utf-8?B?VlNTMTNMNHg0RTBFZUxGMG00TW45RVMyNS95SWRWVExXdHY3WGFmZzQ5alND?=
	=?utf-8?B?SXB5WjdxdDJEcVNHRDIxL0h5K0tUd0NGV0VrZ0ZOZVB5c0xzUHhTTUN3NHZW?=
	=?utf-8?B?VG9LR0s3b3VOYWFzTjB1VGFiMmY1aVJCOGI0TjlmTk5HRFlHMHBTWFRrc0Zh?=
	=?utf-8?B?dkg0Zm1QN01XeWprQ3VpeTc5eFA1Sm9xQXVBZVIyWWJFVTN0Z0xobzNvelBJ?=
	=?utf-8?B?Mkt4Z2YzUkpKa1FYd2lYblRqb2JUNVM3UVUwSXEveXg3ZElRZmVabkRZRmto?=
	=?utf-8?Q?mbB9xF80fetMbnTu96IPdLFe4bAb65bXyAR8fuJz4ogY=3D?=
X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0158;
	6:7Q7qrII1T4dmikPPfE4b8QKJnB4SsmiOgaldm5EVlUcuqDlZnjbsUcjCz9ge2nqJtvXa0E/r+Yt0nDdx2UGZWunRymO1ydfSqDuw7WPvFVQ7eTUYcixf3ytGaub5LO272Uo5Q5mPyGdGFfJSY6iugrIXkh/km4dW0qfNS6S0UL3IMcV5DW5e88ZEP/8snu/T+xW68Wl0Css0U54xMV5gK2PpjaAsSy5laaQKBSARAZKyXEJyEtNuAJ4XH19vbo8ouAvnIIrX91XU6PvRtxWOmxDapX8LDRq5LPN4Jn4d0r/VNaLEh2TP0KbBOyzs2ZtxMTmSxv1Hm/YpUMNiDMclcw==;
	5:dV9Cgzkh+GoV8rZLV3b8g3+tgAQm2g3p/eoObsdxuMOnNfGj1azbpMmnaPp8EU9jJVZ4lIKA79myoscXkgp+vnu/Mh/wttUaIwoHPpvPBSRJizgImglaatxUv5QOblQ/cfD+NgvWoLgD2WK9XWOckA==;
	24:BWo7Oa9hqHCZzHmzA9nvhpcehvgxHwkKVKoQEOMLh0uOqhEl8+EmSge+g8gyj6oZqOSpPlTjoyskt2twwG229S0gc/Rco6t1e76SAnTeung=;
	7:joKSkrB5N/OnMJi1e36EsjHLwgTr7/Uh288OdId7H9caSiEkk23pYdo8/GOIdOTC6Dhq2peGh2on4lKzGlswZLyjW5r4Ef7HYbrbEqsx89ef36/gSYd1d4aMwsiQrR49YYhkPSbUnDHxMtX6xLxc1NPaLo5XTsmbBN+HC6lbf7R9dCelp4RtA38IshMYwDhvzi4NwnLZIStGagKosYGcQvDyHzmFzg/eeN6FgVt6HKM=
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-Microsoft-Exchange-Diagnostics: 1; SN1PR12MB0158;
	20:H4DUIj5Ycj5grK4HaBdAzgKEGeXHGYe9bdokNd+UthD6J9HJ99rBw7fFuKWUYSVd3ZugpSEQQ1gAJWLGlPEvL1cGJtynd6jPf5+zt9wVJ2FHodrW280kItf2hFt559V3HKyv1fEOizJBxjEvMDTC4/XWRWBBxUBKeZIBoYamfGjZGGVO84ynnR+WimHOcXTJs46+UQSTMqgBdXCGATMw0CYKOE0gFFRppbFD7Lbhoi6CIXeJrIRg4OMYQIegAyfl
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Oct 2017 15:34:57.0568
	(UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR12MB0158
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=150921">Brijesh Singh</a> - Oct. 16, 2017, 3:34 p.m.</div>
<pre class="content">
<span class="from">From: Tom Lendacky &lt;thomas.lendacky@amd.com&gt;</span>

Early in the boot process, add checks to determine if the kernel is
running with Secure Encrypted Virtualization (SEV) active.

Checking for SEV requires checking that the kernel is running under a
hypervisor (CPUID 0x00000001, bit 31), that the SEV feature is available
(CPUID 0x8000001f, bit 1) and then checking a non-interceptable SEV MSR
(0xc0010131, bit 0).

This check is required so that during early compressed kernel booting the
pagetables (both the boot pagetables and KASLR pagetables (if enabled) are
updated to include the encryption mask so that when the kernel is
decompressed into encrypted memory, it can boot properly.

After the kernel is decompressed and continues booting the same logic is
used to check if SEV is active and set a flag indicating so.  This allows
us to distinguish between SME and SEV, each of which have unique
differences in how certain things are handled: e.g. DMA (always bounce
buffered with SEV) or EFI tables (always access decrypted with SME).

Cc: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Cc: Ingo Molnar &lt;mingo@redhat.com&gt;
Cc: &quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;
Cc: Borislav Petkov &lt;bp@suse.de&gt;
Cc: Konrad Rzeszutek Wilk &lt;konrad.wilk@oracle.com&gt;
Cc: &quot;Kirill A. Shutemov&quot; &lt;kirill.shutemov@linux.intel.com&gt;
Cc: Laura Abbott &lt;labbott@redhat.com&gt;
Cc: Andy Lutomirski &lt;luto@kernel.org&gt;
Cc: Kees Cook &lt;keescook@chromium.org&gt;
Cc: Paolo Bonzini &lt;pbonzini@redhat.com&gt;
Cc: &quot;Radim Krčmář&quot; &lt;rkrcmar@redhat.com&gt;
Cc: x86@kernel.org
Cc: linux-kernel@vger.kernel.org
<span class="signed-off-by">Signed-off-by: Tom Lendacky &lt;thomas.lendacky@amd.com&gt;</span>
<span class="signed-off-by">Signed-off-by: Brijesh Singh &lt;brijesh.singh@amd.com&gt;</span>
<span class="reviewed-by">Reviewed-by: Borislav Petkov &lt;bp@suse.de&gt;</span>
---
 arch/x86/boot/compressed/Makefile      |   1 +
 arch/x86/boot/compressed/head_64.S     |  16 +++++
 arch/x86/boot/compressed/mem_encrypt.S | 120 +++++++++++++++++++++++++++++++++
 arch/x86/boot/compressed/misc.h        |   2 +
 arch/x86/boot/compressed/pagetable.c   |   8 ++-
 arch/x86/include/asm/msr-index.h       |   3 +
 arch/x86/include/uapi/asm/kvm_para.h   |   1 -
 arch/x86/mm/mem_encrypt.c              |  50 +++++++++++---
 8 files changed, 186 insertions(+), 15 deletions(-)
 create mode 100644 arch/x86/boot/compressed/mem_encrypt.S
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/boot/compressed/Makefile b/arch/x86/boot/compressed/Makefile</span>
<span class="p_header">index 8a958274b54c..7fc5b7168e4f 100644</span>
<span class="p_header">--- a/arch/x86/boot/compressed/Makefile</span>
<span class="p_header">+++ b/arch/x86/boot/compressed/Makefile</span>
<span class="p_chunk">@@ -77,6 +77,7 @@</span> <span class="p_context"> vmlinux-objs-$(CONFIG_EARLY_PRINTK) += $(obj)/early_serial_console.o</span>
 vmlinux-objs-$(CONFIG_RANDOMIZE_BASE) += $(obj)/kaslr.o
 ifdef CONFIG_X86_64
 	vmlinux-objs-$(CONFIG_RANDOMIZE_BASE) += $(obj)/pagetable.o
<span class="p_add">+	vmlinux-objs-y += $(obj)/mem_encrypt.o</span>
 endif
 
 $(obj)/eboot.o: KBUILD_CFLAGS += -fshort-wchar -mno-red-zone
<span class="p_header">diff --git a/arch/x86/boot/compressed/head_64.S b/arch/x86/boot/compressed/head_64.S</span>
<span class="p_header">index b4a5d284391c..3dfad60720d0 100644</span>
<span class="p_header">--- a/arch/x86/boot/compressed/head_64.S</span>
<span class="p_header">+++ b/arch/x86/boot/compressed/head_64.S</span>
<span class="p_chunk">@@ -130,6 +130,19 @@</span> <span class="p_context"> ENTRY(startup_32)</span>
  /*
   * Build early 4G boot pagetable
   */
<span class="p_add">+	/*</span>
<span class="p_add">+	 * If SEV is active then set the encryption mask in the page tables.</span>
<span class="p_add">+	 * This will insure that when the kernel is copied and decompressed</span>
<span class="p_add">+	 * it will be done so encrypted.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	call	get_sev_encryption_bit</span>
<span class="p_add">+	xorl	%edx, %edx</span>
<span class="p_add">+	testl	%eax, %eax</span>
<span class="p_add">+	jz	1f</span>
<span class="p_add">+	subl	$32, %eax	/* Encryption bit is always above bit 31 */</span>
<span class="p_add">+	bts	%eax, %edx	/* Set encryption mask for page tables */</span>
<span class="p_add">+1:</span>
<span class="p_add">+</span>
 	/* Initialize Page tables to 0 */
 	leal	pgtable(%ebx), %edi
 	xorl	%eax, %eax
<span class="p_chunk">@@ -140,12 +153,14 @@</span> <span class="p_context"> ENTRY(startup_32)</span>
 	leal	pgtable + 0(%ebx), %edi
 	leal	0x1007 (%edi), %eax
 	movl	%eax, 0(%edi)
<span class="p_add">+	addl	%edx, 4(%edi)</span>
 
 	/* Build Level 3 */
 	leal	pgtable + 0x1000(%ebx), %edi
 	leal	0x1007(%edi), %eax
 	movl	$4, %ecx
 1:	movl	%eax, 0x00(%edi)
<span class="p_add">+	addl	%edx, 0x04(%edi)</span>
 	addl	$0x00001000, %eax
 	addl	$8, %edi
 	decl	%ecx
<span class="p_chunk">@@ -156,6 +171,7 @@</span> <span class="p_context"> ENTRY(startup_32)</span>
 	movl	$0x00000183, %eax
 	movl	$2048, %ecx
 1:	movl	%eax, 0(%edi)
<span class="p_add">+	addl	%edx, 4(%edi)</span>
 	addl	$0x00200000, %eax
 	addl	$8, %edi
 	decl	%ecx
<span class="p_header">diff --git a/arch/x86/boot/compressed/mem_encrypt.S b/arch/x86/boot/compressed/mem_encrypt.S</span>
new file mode 100644
<span class="p_header">index 000000000000..54f5f6625a73</span>
<span class="p_header">--- /dev/null</span>
<span class="p_header">+++ b/arch/x86/boot/compressed/mem_encrypt.S</span>
<span class="p_chunk">@@ -0,0 +1,120 @@</span> <span class="p_context"></span>
<span class="p_add">+/*</span>
<span class="p_add">+ * AMD Memory Encryption Support</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * Copyright (C) 2017 Advanced Micro Devices, Inc.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * Author: Tom Lendacky &lt;thomas.lendacky@amd.com&gt;</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * This program is free software; you can redistribute it and/or modify</span>
<span class="p_add">+ * it under the terms of the GNU General Public License version 2 as</span>
<span class="p_add">+ * published by the Free Software Foundation.</span>
<span class="p_add">+ */</span>
<span class="p_add">+</span>
<span class="p_add">+#include &lt;linux/linkage.h&gt;</span>
<span class="p_add">+</span>
<span class="p_add">+#include &lt;asm/processor-flags.h&gt;</span>
<span class="p_add">+#include &lt;asm/msr.h&gt;</span>
<span class="p_add">+#include &lt;asm/asm-offsets.h&gt;</span>
<span class="p_add">+</span>
<span class="p_add">+	.text</span>
<span class="p_add">+	.code32</span>
<span class="p_add">+ENTRY(get_sev_encryption_bit)</span>
<span class="p_add">+	xor	%eax, %eax</span>
<span class="p_add">+</span>
<span class="p_add">+#ifdef CONFIG_AMD_MEM_ENCRYPT</span>
<span class="p_add">+	push	%ebx</span>
<span class="p_add">+	push	%ecx</span>
<span class="p_add">+	push	%edx</span>
<span class="p_add">+	push	%edi</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * RIP-relative addressing is needed to access the encryption bit</span>
<span class="p_add">+	 * variable. Since we are running in 32-bit mode we need this call/pop</span>
<span class="p_add">+	 * sequence to get the proper relative addressing.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	call	1f</span>
<span class="p_add">+1:	popl	%edi</span>
<span class="p_add">+	subl	$1b, %edi</span>
<span class="p_add">+</span>
<span class="p_add">+	movl	enc_bit(%edi), %eax</span>
<span class="p_add">+	cmpl	$0, %eax</span>
<span class="p_add">+	jge	.Lsev_exit</span>
<span class="p_add">+</span>
<span class="p_add">+	/* Check if running under a hypervisor */</span>
<span class="p_add">+	movl	$1, %eax</span>
<span class="p_add">+	cpuid</span>
<span class="p_add">+	bt	$31, %ecx		/* Check the hypervisor bit */</span>
<span class="p_add">+	jnc	.Lno_sev</span>
<span class="p_add">+</span>
<span class="p_add">+	movl	$0x80000000, %eax	/* CPUID to check the highest leaf */</span>
<span class="p_add">+	cpuid</span>
<span class="p_add">+	cmpl	$0x8000001f, %eax	/* See if 0x8000001f is available */</span>
<span class="p_add">+	jb	.Lno_sev</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Check for the SEV feature:</span>
<span class="p_add">+	 *   CPUID Fn8000_001F[EAX] - Bit 1</span>
<span class="p_add">+	 *   CPUID Fn8000_001F[EBX] - Bits 5:0</span>
<span class="p_add">+	 *     Pagetable bit position used to indicate encryption</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	movl	$0x8000001f, %eax</span>
<span class="p_add">+	cpuid</span>
<span class="p_add">+	bt	$1, %eax		/* Check if SEV is available */</span>
<span class="p_add">+	jnc	.Lno_sev</span>
<span class="p_add">+</span>
<span class="p_add">+	movl	$MSR_AMD64_SEV, %ecx	/* Read the SEV MSR */</span>
<span class="p_add">+	rdmsr</span>
<span class="p_add">+	bt	$MSR_AMD64_SEV_ENABLED_BIT, %eax	/* Check if SEV is active */</span>
<span class="p_add">+	jnc	.Lno_sev</span>
<span class="p_add">+</span>
<span class="p_add">+	movl	%ebx, %eax</span>
<span class="p_add">+	andl	$0x3f, %eax		/* Return the encryption bit location */</span>
<span class="p_add">+	movl	%eax, enc_bit(%edi)</span>
<span class="p_add">+	jmp	.Lsev_exit</span>
<span class="p_add">+</span>
<span class="p_add">+.Lno_sev:</span>
<span class="p_add">+	xor	%eax, %eax</span>
<span class="p_add">+	movl	%eax, enc_bit(%edi)</span>
<span class="p_add">+</span>
<span class="p_add">+.Lsev_exit:</span>
<span class="p_add">+	pop	%edi</span>
<span class="p_add">+	pop	%edx</span>
<span class="p_add">+	pop	%ecx</span>
<span class="p_add">+	pop	%ebx</span>
<span class="p_add">+</span>
<span class="p_add">+#endif	/* CONFIG_AMD_MEM_ENCRYPT */</span>
<span class="p_add">+</span>
<span class="p_add">+	ret</span>
<span class="p_add">+ENDPROC(get_sev_encryption_bit)</span>
<span class="p_add">+</span>
<span class="p_add">+	.code64</span>
<span class="p_add">+ENTRY(get_sev_encryption_mask)</span>
<span class="p_add">+	xor	%rax, %rax</span>
<span class="p_add">+</span>
<span class="p_add">+#ifdef CONFIG_AMD_MEM_ENCRYPT</span>
<span class="p_add">+	push	%rbp</span>
<span class="p_add">+	push	%rdx</span>
<span class="p_add">+</span>
<span class="p_add">+	movq	%rsp, %rbp		/* Save current stack pointer */</span>
<span class="p_add">+</span>
<span class="p_add">+	call	get_sev_encryption_bit	/* Get the encryption bit position */</span>
<span class="p_add">+	testl	%eax, %eax</span>
<span class="p_add">+	jz	.Lno_sev_mask</span>
<span class="p_add">+</span>
<span class="p_add">+	xor	%rdx, %rdx</span>
<span class="p_add">+	bts	%rax, %rdx		/* Create the encryption mask */</span>
<span class="p_add">+	mov	%rdx, %rax		/* ... and return it */</span>
<span class="p_add">+</span>
<span class="p_add">+.Lno_sev_mask:</span>
<span class="p_add">+	movq	%rbp, %rsp		/* Restore original stack pointer */</span>
<span class="p_add">+</span>
<span class="p_add">+	pop	%rdx</span>
<span class="p_add">+	pop	%rbp</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
<span class="p_add">+	ret</span>
<span class="p_add">+ENDPROC(get_sev_encryption_mask)</span>
<span class="p_add">+</span>
<span class="p_add">+	.data</span>
<span class="p_add">+enc_bit:</span>
<span class="p_add">+	.int	0xffffffff</span>
<span class="p_header">diff --git a/arch/x86/boot/compressed/misc.h b/arch/x86/boot/compressed/misc.h</span>
<span class="p_header">index 766a5211f827..38c5f0e13f7d 100644</span>
<span class="p_header">--- a/arch/x86/boot/compressed/misc.h</span>
<span class="p_header">+++ b/arch/x86/boot/compressed/misc.h</span>
<span class="p_chunk">@@ -108,4 +108,6 @@</span> <span class="p_context"> static inline void console_init(void)</span>
 { }
 #endif
 
<span class="p_add">+unsigned long get_sev_encryption_mask(void);</span>
<span class="p_add">+</span>
 #endif
<span class="p_header">diff --git a/arch/x86/boot/compressed/pagetable.c b/arch/x86/boot/compressed/pagetable.c</span>
<span class="p_header">index f1aa43854bed..a577329d84c5 100644</span>
<span class="p_header">--- a/arch/x86/boot/compressed/pagetable.c</span>
<span class="p_header">+++ b/arch/x86/boot/compressed/pagetable.c</span>
<span class="p_chunk">@@ -76,16 +76,18 @@</span> <span class="p_context"> static unsigned long top_level_pgt;</span>
  * Mapping information structure passed to kernel_ident_mapping_init().
  * Due to relocation, pointers must be assigned at run time not build time.
  */
<span class="p_del">-static struct x86_mapping_info mapping_info = {</span>
<span class="p_del">-	.page_flag       = __PAGE_KERNEL_LARGE_EXEC,</span>
<span class="p_del">-};</span>
<span class="p_add">+static struct x86_mapping_info mapping_info;</span>
 
 /* Locates and clears a region for a new top level page table. */
 void initialize_identity_maps(void)
 {
<span class="p_add">+	unsigned long sev_me_mask = get_sev_encryption_mask();</span>
<span class="p_add">+</span>
 	/* Init mapping_info with run-time function/buffer pointers. */
 	mapping_info.alloc_pgt_page = alloc_pgt_page;
 	mapping_info.context = &amp;pgt_data;
<span class="p_add">+	mapping_info.page_flag = __PAGE_KERNEL_LARGE_EXEC | sev_me_mask;</span>
<span class="p_add">+	mapping_info.kernpg_flag = _KERNPG_TABLE | sev_me_mask;</span>
 
 	/*
 	 * It should be impossible for this not to already be true,
<span class="p_header">diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h</span>
<span class="p_header">index 17f5c12e1afd..4a4e7d72b565 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/msr-index.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/msr-index.h</span>
<span class="p_chunk">@@ -323,6 +323,9 @@</span> <span class="p_context"></span>
 #define MSR_AMD64_IBSBRTARGET		0xc001103b
 #define MSR_AMD64_IBSOPDATA4		0xc001103d
 #define MSR_AMD64_IBS_REG_COUNT_MAX	8 /* includes MSR_AMD64_IBSBRTARGET */
<span class="p_add">+#define MSR_AMD64_SEV			0xc0010131</span>
<span class="p_add">+#define MSR_AMD64_SEV_ENABLED_BIT	0</span>
<span class="p_add">+#define MSR_AMD64_SEV_ENABLED		BIT_ULL(MSR_AMD64_SEV_ENABLED_BIT)</span>
 
 /* Fam 17h MSRs */
 #define MSR_F17H_IRPERF			0xc00000e9
<span class="p_header">diff --git a/arch/x86/include/uapi/asm/kvm_para.h b/arch/x86/include/uapi/asm/kvm_para.h</span>
<span class="p_header">index a965e5b0d328..c202ba3fba0f 100644</span>
<span class="p_header">--- a/arch/x86/include/uapi/asm/kvm_para.h</span>
<span class="p_header">+++ b/arch/x86/include/uapi/asm/kvm_para.h</span>
<span class="p_chunk">@@ -109,5 +109,4 @@</span> <span class="p_context"> struct kvm_vcpu_pv_apf_data {</span>
 #define KVM_PV_EOI_ENABLED KVM_PV_EOI_MASK
 #define KVM_PV_EOI_DISABLED 0x0
 
<span class="p_del">-</span>
 #endif /* _UAPI_ASM_X86_KVM_PARA_H */
<span class="p_header">diff --git a/arch/x86/mm/mem_encrypt.c b/arch/x86/mm/mem_encrypt.c</span>
<span class="p_header">index 7dadc88c0dc6..0c3186755dec 100644</span>
<span class="p_header">--- a/arch/x86/mm/mem_encrypt.c</span>
<span class="p_header">+++ b/arch/x86/mm/mem_encrypt.c</span>
<span class="p_chunk">@@ -313,7 +313,9 @@</span> <span class="p_context"> void __init mem_encrypt_init(void)</span>
 	if (sev_active())
 		dma_ops = &amp;sev_dma_ops;
 
<span class="p_del">-	pr_info(&quot;AMD Secure Memory Encryption (SME) active\n&quot;);</span>
<span class="p_add">+	pr_info(&quot;AMD %s active\n&quot;,</span>
<span class="p_add">+		sev_active() ? &quot;Secure Encrypted Virtualization (SEV)&quot;</span>
<span class="p_add">+			     : &quot;Secure Memory Encryption (SME)&quot;);</span>
 }
 
 void swiotlb_set_mem_attributes(void *vaddr, unsigned long size)
<span class="p_chunk">@@ -641,37 +643,63 @@</span> <span class="p_context"> void __init __nostackprotector sme_enable(struct boot_params *bp)</span>
 {
 	const char *cmdline_ptr, *cmdline_arg, *cmdline_on, *cmdline_off;
 	unsigned int eax, ebx, ecx, edx;
<span class="p_add">+	unsigned long feature_mask;</span>
 	bool active_by_default;
 	unsigned long me_mask;
 	char buffer[16];
 	u64 msr;
 
<span class="p_del">-	/* Check for the SME support leaf */</span>
<span class="p_add">+	/* Check for the SME/SEV support leaf */</span>
 	eax = 0x80000000;
 	ecx = 0;
 	native_cpuid(&amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
 	if (eax &lt; 0x8000001f)
 		return;
 
<span class="p_add">+#define AMD_SME_BIT	BIT(0)</span>
<span class="p_add">+#define AMD_SEV_BIT	BIT(1)</span>
 	/*
<span class="p_del">-	 * Check for the SME feature:</span>
<span class="p_del">-	 *   CPUID Fn8000_001F[EAX] - Bit 0</span>
<span class="p_del">-	 *     Secure Memory Encryption support</span>
<span class="p_del">-	 *   CPUID Fn8000_001F[EBX] - Bits 5:0</span>
<span class="p_del">-	 *     Pagetable bit position used to indicate encryption</span>
<span class="p_add">+	 * Set the feature mask (SME or SEV) based on whether we are</span>
<span class="p_add">+	 * running under a hypervisor.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	eax = 1;</span>
<span class="p_add">+	ecx = 0;</span>
<span class="p_add">+	native_cpuid(&amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span>
<span class="p_add">+	feature_mask = (ecx &amp; BIT(31)) ? AMD_SEV_BIT : AMD_SME_BIT;</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Check for the SME/SEV feature:</span>
<span class="p_add">+	 *   CPUID Fn8000_001F[EAX]</span>
<span class="p_add">+	 *   - Bit 0 - Secure Memory Encryption support</span>
<span class="p_add">+	 *   - Bit 1 - Secure Encrypted Virtualization support</span>
<span class="p_add">+	 *   CPUID Fn8000_001F[EBX]</span>
<span class="p_add">+	 *   - Bits 5:0 - Pagetable bit position used to indicate encryption</span>
 	 */
 	eax = 0x8000001f;
 	ecx = 0;
 	native_cpuid(&amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<span class="p_del">-	if (!(eax &amp; 1))</span>
<span class="p_add">+	if (!(eax &amp; feature_mask))</span>
 		return;
 
 	me_mask = 1UL &lt;&lt; (ebx &amp; 0x3f);
 
<span class="p_del">-	/* Check if SME is enabled */</span>
<span class="p_del">-	msr = __rdmsr(MSR_K8_SYSCFG);</span>
<span class="p_del">-	if (!(msr &amp; MSR_K8_SYSCFG_MEM_ENCRYPT))</span>
<span class="p_add">+	/* Check if memory encryption is enabled */</span>
<span class="p_add">+	if (feature_mask == AMD_SME_BIT) {</span>
<span class="p_add">+		/* For SME, check the SYSCFG MSR */</span>
<span class="p_add">+		msr = __rdmsr(MSR_K8_SYSCFG);</span>
<span class="p_add">+		if (!(msr &amp; MSR_K8_SYSCFG_MEM_ENCRYPT))</span>
<span class="p_add">+			return;</span>
<span class="p_add">+	} else {</span>
<span class="p_add">+		/* For SEV, check the SEV MSR */</span>
<span class="p_add">+		msr = __rdmsr(MSR_AMD64_SEV);</span>
<span class="p_add">+		if (!(msr &amp; MSR_AMD64_SEV_ENABLED))</span>
<span class="p_add">+			return;</span>
<span class="p_add">+</span>
<span class="p_add">+		/* SEV state cannot be controlled by a command line option */</span>
<span class="p_add">+		sme_me_mask = me_mask;</span>
<span class="p_add">+		sev_enabled = true;</span>
 		return;
<span class="p_add">+	}</span>
 
 	/*
 	 * Fixups have not been applied to phys_base yet and we&#39;re running

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



