#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sat Oct 17 18:24:20 2020
# Process ID: 26628
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111
# Command line: vivado -jou /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/vivado.jou -log /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/vivado.log -mode batch -source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/gogogo.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/vivado.log
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/vivado.jou
#-----------------------------------------------------------
source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj -part xczu28dr-ffvg1517-2-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/top.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/raw_axi/raw_axi4lite_slave.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/sysgen/hdl_netlist/reg_test.srcs/sources_1/imports/sysgen
# import_files -force -fileset constrs_1 /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
WARNING: [Coretcl 2-176] No IPs found
# upgrade_ip -quiet [get_ips *]
# source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
## }
## variable design_name
## set design_name zcu111
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <zcu111> in project, so creating one...
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
INFO: [BD_TCL-4] Making design <zcu111> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:zynq_ultra_ps_e:3.2\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
##   set M_AXI_RFDC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_RFDC ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {99999001} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI_RFDC
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: axi_protocol_convert_1, and set properties
##   set axi_protocol_convert_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_1 ]
## 
##   # Create instance: axi_protocol_convert_2, and set properties
##   set axi_protocol_convert_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {40} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.MI_PROTOCOL {AXI4LITE} \
##    CONFIG.SI_PROTOCOL {AXI4} \
##    CONFIG.TRANSLATION_MODE {2} \
##  ] $axi_protocol_convert_2
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_SLEW {slow} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_SLEW {slow} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_SLEW {slow} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DIRECTION {out} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_DIRECTION {out} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_DIRECTION {out} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_DIRECTION {out} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_DIRECTION {out} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_DIRECTION {out} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_SLEW {slow} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_SLEW {slow} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_SLEW {slow} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_SLEW {slow} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_SLEW {slow} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_SLEW {slow} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_SLEW {slow} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_SLEW {slow} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_SLEW {slow} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_SLEW {slow} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {1} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {115200} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.SUBPRESET1 {Custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_protocol_convert_1/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_protocol_convert_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_1_M_AXI [get_bd_intf_ports M_AXI_RFDC] [get_bd_intf_pins axi_protocol_convert_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_2_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_2/M_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_convert_1/aresetn] [get_bd_pins axi_protocol_convert_2/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports axil_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_protocol_convert_1/aclk] [get_bd_pins axi_protocol_convert_2/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00040000 -offset 0xA0800000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI_RFDC/Reg] SEG_M_AXI_RFDC_Reg
##   create_bd_addr_seg -range 0x00800000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <zcu111> may result in errors during validation.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/sim/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu111_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
Exporting to file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111.hwh
Generated Block Design Tcl file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111_bd.tcl
Generated Hardware Definition File /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1780.859 ; gain = 127.168 ; free physical = 6276 ; free virtual = 29403
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
# update_compile_order -fileset sources_1
# import_files {/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
# update_compile_order -fileset sources_1
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/axi4lite_ic_wrapper.vhdl
# import_files /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/xml2vhdl_hdl_output/
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
[Sat Oct 17 18:25:00 2020] Launched zcu111_axi_protocol_convert_2_0_synth_1, zcu111_auto_ds_0_synth_1, zcu111_proc_sys_reset_0_0_synth_1, zcu111_axi_protocol_convert_1_0_synth_1, zcu111_xbar_0_synth_1, zcu111_zynq_ultra_ps_e_0_0_synth_1, zcu111_auto_ds_1_synth_1...
Run output will be captured here:
zcu111_axi_protocol_convert_2_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/zcu111_axi_protocol_convert_2_0_synth_1/runme.log
zcu111_auto_ds_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/zcu111_auto_ds_0_synth_1/runme.log
zcu111_proc_sys_reset_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/zcu111_proc_sys_reset_0_0_synth_1/runme.log
zcu111_axi_protocol_convert_1_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/zcu111_axi_protocol_convert_1_0_synth_1/runme.log
zcu111_xbar_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/zcu111_xbar_0_synth_1/runme.log
zcu111_zynq_ultra_ps_e_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/zcu111_zynq_ultra_ps_e_0_0_synth_1/runme.log
zcu111_auto_ds_1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/zcu111_auto_ds_1_synth_1/runme.log
[Sat Oct 17 18:25:00 2020] Launched synth_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Oct 17 18:25:00 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28326 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1516.598 ; gain = 83.000 ; free physical = 5780 ; free virtual = 28935
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:7]
INFO: [Synth 8-638] synthesizing module 'raw_axi4lite_slave' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:224]
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'raw_axi4lite_slave' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:86]
WARNING: [Synth 8-689] width (32) of port connection 's_axi4lite_araddr' does not match port width (4) of module 'raw_axi4lite_slave' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:126]
WARNING: [Synth 8-689] width (32) of port connection 's_axi4lite_awaddr' does not match port width (4) of module 'raw_axi4lite_slave' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:129]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'reg_test_software_register' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:149]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:65]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '6' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (3#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (4#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:71]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:72]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:65]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_araddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:190]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_awaddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:193]
INFO: [Synth 8-638] synthesizing module 'reg_test' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:199]
INFO: [Synth 8-638] synthesizing module 'reg_test_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'reg_test_default_clock_driver' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:172]
INFO: [Synth 8-638] synthesizing module 'reg_test_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:134]
INFO: [Synth 8-638] synthesizing module 'reg_test_raw_from_processor' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_bf09a3e757' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_bf09a3e757' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:51]
INFO: [Synth 8-638] synthesizing module 'reg_test_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:90]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_test_xlslice' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_71dc691ed0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_71dc691ed0' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'reg_test_raw_from_processor' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg_test_software_register' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:61]
INFO: [Synth 8-638] synthesizing module 'reg_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:205]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_reg_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:149' bound to instance 'convert' of component 'convert_func_call_reg_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:257]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_reg_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:164]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_reg_test_xlconvert' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:164]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:273]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'reg_test_xlconvert' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:205]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:332]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'reg_test_software_register' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'reg_test_struct' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'reg_test' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:199]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (26#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (27#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (28#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.120000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE__parameterized0' (28#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:234]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:238]
WARNING: [Synth 8-3848] Net reg_test_software_register_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:51]
WARNING: [Synth 8-3848] Net reg_test_sys_board_id_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:52]
WARNING: [Synth 8-3848] Net reg_test_sys_board_id_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:53]
WARNING: [Synth 8-3848] Net reg_test_sys_clkcounter_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:54]
WARNING: [Synth 8-3848] Net reg_test_sys_clkcounter_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:55]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:56]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:57]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_rcs_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:58]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_rcs_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:59]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_arready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:70]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_awready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:74]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:77]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:78]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rdata in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:79]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:81]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:82]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_wready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:84]
INFO: [Synth 8-6155] done synthesizing module 'top' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:7]
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design sysgen_reinterpret_71dc691ed0 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_reinterpret_71dc691ed0 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_reinterpret_71dc691ed0 has unconnected port clr
WARNING: [Synth 8-3331] design synth_reg has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_delay_bf09a3e757 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_delay_bf09a3e757 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_delay_bf09a3e757 has unconnected port clr
WARNING: [Synth 8-3331] design axi4lite_sw_reg_muxdemux has unconnected port axi4lite_aclk
WARNING: [Synth 8-3331] design axi4lite_sw_reg_muxdemux has unconnected port axi4lite_aresetn
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][3]
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][2]
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][1]
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][0]
WARNING: [Synth 8-3331] design axi4lite_sw_reg has unconnected port axi4lite_sw_reg_in_we[software_register]
WARNING: [Synth 8-3331] design axi4lite_sys_block_muxdemux has unconnected port axi4lite_aclk
WARNING: [Synth 8-3331] design axi4lite_sys_block_muxdemux has unconnected port axi4lite_aresetn
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_board_id]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_rev]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_rev_rcs]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_scratchpad]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_clkcounter]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][31]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][30]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][29]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][28]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][27]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][26]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][25]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][24]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][23]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][22]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][21]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][20]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][19]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][18]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][17]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][16]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][15]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][14]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][13]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][12]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][11]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][10]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][9]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][8]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][7]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][6]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][5]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][4]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][3]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][2]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][1]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][0]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][31]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][30]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][29]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][28]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][27]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][26]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][25]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][24]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][23]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][22]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][21]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][20]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][19]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][18]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][17]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][16]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.348 ; gain = 135.750 ; free physical = 5785 ; free virtual = 28941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin reg_test_software_register:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:149]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.348 ; gain = 135.750 ; free physical = 5787 ; free virtual = 28942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.348 ; gain = 135.750 ; free physical = 5787 ; free virtual = 28942
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:5]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4930 ; free virtual = 28086
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4931 ; free virtual = 28087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4931 ; free virtual = 28087
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4931 ; free virtual = 28087
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5021 ; free virtual = 28177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5021 ; free virtual = 28177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5021 ; free virtual = 28177
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5015 ; free virtual = 28172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module raw_axi4lite_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '5' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
WARNING: [Synth 8-3332] Sequential element (reg_test_inst/reg_test_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 4995 ; free virtual = 28155
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2789.918 ; gain = 1356.320 ; free physical = 4547 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2791.918 ; gain = 1358.320 ; free physical = 4545 ; free virtual = 27705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |zcu111_xbar_0                   |         1|
|2     |zcu111_auto_ds_0                |         1|
|3     |zcu111_auto_ds_1                |         1|
|4     |zcu111_axi_protocol_convert_1_0 |         1|
|5     |zcu111_axi_protocol_convert_2_0 |         1|
|6     |zcu111_proc_sys_reset_0_0       |         1|
|7     |zcu111_zynq_ultra_ps_e_0_0      |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |zcu111_auto_ds_0_bbox_0                |     1|
|2     |zcu111_auto_ds_1_bbox_1                |     1|
|3     |zcu111_axi_protocol_convert_1_0_bbox_3 |     1|
|4     |zcu111_axi_protocol_convert_2_0_bbox_4 |     1|
|5     |zcu111_proc_sys_reset_0_0_bbox_5       |     1|
|6     |zcu111_xbar_0_bbox_2                   |     1|
|7     |zcu111_zynq_ultra_ps_e_0_0_bbox_6      |     1|
|8     |BUFG                                   |     5|
|9     |LUT1                                   |     1|
|10    |LUT2                                   |     7|
|11    |LUT3                                   |    46|
|12    |LUT4                                   |    11|
|13    |LUT5                                   |    45|
|14    |LUT6                                   |    99|
|15    |MMCM_BASE                              |     2|
|16    |FDCE                                   |   151|
|17    |FDE                                    |    32|
|18    |FDRE                                   |   202|
|19    |FDSE                                   |     3|
|20    |IBUFDS                                 |     1|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------+----------------------------+------+
|      |Instance                               |Module                      |Cells |
+------+---------------------------------------+----------------------------+------+
|1     |top                                    |                            |  2837|
|2     |  zcu111_inst                          |zcu111                      |  2232|
|3     |    axi_interconnect_0                 |zcu111_axi_interconnect_0_0 |  1558|
|4     |      m00_couplers                     |m00_couplers_imp_1CG92RI    |   334|
|5     |      m01_couplers                     |m01_couplers_imp_9O4VJ      |   350|
|6     |  axi4lite_interconnect                |axi4lite_ic_wrapper         |   304|
|7     |    axi4lite_axi4lite_ic_inst          |axi4lite_axi4lite_top_ic    |    55|
|8     |    axi4lite_sw_reg_inst               |axi4lite_sw_reg             |   120|
|9     |      axi4lite_slave_logic_inst        |axi4lite_slave_logic_0      |    88|
|10    |    axi4lite_sys_block_inst            |axi4lite_sys_block          |   129|
|11    |      axi4lite_slave_logic_inst        |axi4lite_slave_logic        |    97|
|12    |  reg_test_inst                        |reg_test                    |    32|
|13    |    reg_test_struct                    |reg_test_struct             |    32|
|14    |      software_register                |reg_test_software_register  |    32|
|15    |        cast_gw                        |reg_test_xlconvert          |    32|
|16    |          \latency_test.reg            |synth_reg                   |    32|
|17    |            \partial_one.last_srlc33e  |srlc33e                     |    32|
|18    |  reg_test_raw_from_processor          |raw_axi4lite_slave          |   226|
|19    |  reg_test_software_register           |cdc_synchroniser            |    35|
|20    |  zcu111_infr_inst                     |zcu111_infrastructure       |     8|
+------+---------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2811.941 ; gain = 428.094 ; free physical = 4579 ; free virtual = 27739
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.949 ; gain = 1378.344 ; free physical = 4579 ; free virtual = 27739
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_200m_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.590 ; gain = 0.000 ; free physical = 4504 ; free virtual = 27664
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2874.590 ; gain = 1460.449 ; free physical = 4561 ; free virtual = 27721
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.590 ; gain = 0.000 ; free physical = 4561 ; free virtual = 27721
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 18:30:03 2020...
[Sat Oct 17 18:30:03 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:09:58 ; elapsed = 00:05:03 . Memory (MB): peak = 1956.941 ; gain = 0.000 ; free physical = 6209 ; free virtual = 29365
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.dcp' for cell 'zcu111_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.dcp' for cell 'zcu111_inst/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1.dcp' for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:4]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2982.039 ; gain = 402.891 ; free physical = 5109 ; free virtual = 28268
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.125 ; gain = 0.000 ; free physical = 5110 ; free virtual = 28269
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3159.125 ; gain = 1202.184 ; free physical = 5110 ; free virtual = 28269
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.125 ; gain = 0.000 ; free physical = 5110 ; free virtual = 28269
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3159.125 ; gain = 0.000 ; free physical = 5099 ; free virtual = 28261
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.125 ; gain = 0.000 ; free physical = 5099 ; free virtual = 28261
[Sat Oct 17 18:30:31 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Oct 17 18:30:31 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1394.926 ; gain = 0.000 ; free physical = 4928 ; free virtual = 28091
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2495.934 ; gain = 4.000 ; free physical = 3691 ; free virtual = 26854
Restored from archive | CPU: 0.120000 secs | Memory: 0.991875 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2495.934 ; gain = 4.000 ; free physical = 3691 ; free virtual = 26854
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.934 ; gain = 0.000 ; free physical = 3693 ; free virtual = 26856
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2495.934 ; gain = 1101.008 ; free physical = 3692 ; free virtual = 26855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2584.969 ; gain = 79.031 ; free physical = 3679 ; free virtual = 26842

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 138e1b6d0

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2680.969 ; gain = 96.000 ; free physical = 3659 ; free virtual = 26822

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 15 inverter(s) to 1696 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: db35d118

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3600 ; free virtual = 26763
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 332 cells
INFO: [Opt 31-1021] In phase Retarget, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 14fdbc47d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26759
INFO: [Opt 31-389] Phase Constant propagation created 193 cells and removed 1115 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7fd9b729

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3596 ; free virtual = 26759
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2027 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: ca352748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3596 ; free virtual = 26759
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dc65429b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26759
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 134eb3ba4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26758
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             332  |                                             32  |
|  Constant propagation         |             193  |            1115  |                                             30  |
|  Sweep                        |               0  |            2027  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
Ending Logic Optimization Task | Checksum: 1312197c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26758

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1312197c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1312197c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
Ending Netlist Obfuscation Task | Checksum: 1312197c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2803.996 ; gain = 308.062 ; free physical = 3595 ; free virtual = 26758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.012 ; gain = 0.000 ; free physical = 3591 ; free virtual = 26757
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.012 ; gain = 0.000 ; free physical = 3590 ; free virtual = 26757
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.031 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26711
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 96578dc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2876.031 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.031 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26711

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cac99bb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 3948.402 ; gain = 1072.371 ; free physical = 2513 ; free virtual = 25822

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18545ebb8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2451 ; free virtual = 25760

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18545ebb8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2451 ; free virtual = 25761
Phase 1 Placer Initialization | Checksum: 18545ebb8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2451 ; free virtual = 25761

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 235d9c824

Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2341 ; free virtual = 25651

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3987.445 ; gain = 0.000 ; free physical = 2327 ; free virtual = 25638

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2106e92e7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2326 ; free virtual = 25638
Phase 2 Global Placement | Checksum: 20c852a6e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2327 ; free virtual = 25639

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c852a6e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2327 ; free virtual = 25639

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149535697

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2321 ; free virtual = 25633

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d2397b4a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2320 ; free virtual = 25632

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 135c505c6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2310 ; free virtual = 25622

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 726a600e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2310 ; free virtual = 25622

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1519dcf81

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2283 ; free virtual = 25595

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1a5e6dded

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2310 ; free virtual = 25622

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16efc92f9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2309 ; free virtual = 25621

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ec10b369

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2309 ; free virtual = 25622
Phase 3 Detail Placement | Checksum: 1ec10b369

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2309 ; free virtual = 25622

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2565eac45

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2565eac45

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2312 ; free virtual = 25624
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.656. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e25a7e6b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2313 ; free virtual = 25625
Phase 4.1 Post Commit Optimization | Checksum: 1e25a7e6b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2313 ; free virtual = 25625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e25a7e6b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2331 ; free virtual = 25643
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.840 ; gain = 0.000 ; free physical = 2280 ; free virtual = 25592

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2741d0f9f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2279 ; free virtual = 25592

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.840 ; gain = 0.000 ; free physical = 2279 ; free virtual = 25592
Phase 4.4 Final Placement Cleanup | Checksum: 1e94b19a9

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2279 ; free virtual = 25592
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e94b19a9

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2279 ; free virtual = 25592
Ending Placer Task | Checksum: 1916012c8

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2390 ; free virtual = 25703
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2390 ; free virtual = 25703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.840 ; gain = 0.000 ; free physical = 2391 ; free virtual = 25703
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4037.855 ; gain = 0.000 ; free physical = 2389 ; free virtual = 25704
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4037.855 ; gain = 0.000 ; free physical = 2380 ; free virtual = 25702
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4037.855 ; gain = 0.000 ; free physical = 2352 ; free virtual = 25668
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2383 ; free virtual = 25699
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2358 ; free virtual = 25675
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2355 ; free virtual = 25674
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2346 ; free virtual = 25673
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c71be430 ConstDB: 0 ShapeSum: 38819d64 RouteDB: 91c29134

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e06c2890

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4585.891 ; gain = 516.020 ; free physical = 1968 ; free virtual = 25297
Post Restoration Checksum: NetGraph: 4b119fc7 NumContArr: 67bddfa8 Constraints: c62df2c3 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 178fd7232

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4585.891 ; gain = 516.020 ; free physical = 1969 ; free virtual = 25298

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 178fd7232

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4620.762 ; gain = 550.891 ; free physical = 1892 ; free virtual = 25221

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 178fd7232

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4620.762 ; gain = 550.891 ; free physical = 1892 ; free virtual = 25221

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 15ec85e58

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 4683.004 ; gain = 613.133 ; free physical = 1878 ; free virtual = 25208

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1e24610e9

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4683.004 ; gain = 613.133 ; free physical = 1882 ; free virtual = 25212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.858  | TNS=0.000  | WHS=-0.091 | THS=-6.572 |

Phase 2 Router Initialization | Checksum: 1a073ee89

Time (s): cpu = 00:01:23 ; elapsed = 00:01:04 . Memory (MB): peak = 4683.004 ; gain = 613.133 ; free physical = 1880 ; free virtual = 25210

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 252c3b11c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1856 ; free virtual = 25186

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1064
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.726  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 11ead6748

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1857 ; free virtual = 25186

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1a19e6197

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1856 ; free virtual = 25186
Phase 4 Rip-up And Reroute | Checksum: 1a19e6197

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1856 ; free virtual = 25186

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 237aafc32

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1863 ; free virtual = 25192

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 237aafc32

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1863 ; free virtual = 25192
Phase 5 Delay and Skew Optimization | Checksum: 237aafc32

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1863 ; free virtual = 25192

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 227d36437

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.726  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 250bc4804

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195
Phase 6 Post Hold Fix | Checksum: 250bc4804

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.110376 %
  Global Horizontal Routing Utilization  = 0.11385 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22125e0c5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1860 ; free virtual = 25190

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22125e0c5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1860 ; free virtual = 25190

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22125e0c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1861 ; free virtual = 25190

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.726  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22125e0c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1968 ; free virtual = 25298

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:12 . Memory (MB): peak = 4685.152 ; gain = 623.285 ; free physical = 1968 ; free virtual = 25298
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4685.152 ; gain = 0.000 ; free physical = 1968 ; free virtual = 25298
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4685.152 ; gain = 0.000 ; free physical = 1965 ; free virtual = 25297
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4685.152 ; gain = 0.000 ; free physical = 1954 ; free virtual = 25296
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4773.195 ; gain = 0.000 ; free physical = 1921 ; free virtual = 25260
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4773.195 ; gain = 0.000 ; free physical = 1917 ; free virtual = 25259
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4773.195 ; gain = 0.000 ; free physical = 1907 ; free virtual = 25258
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 18:33:49 2020...
[Sat Oct 17 18:33:50 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:04:05 ; elapsed = 00:03:19 . Memory (MB): peak = 3159.125 ; gain = 0.000 ; free physical = 4891 ; free virtual = 28234
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3256.461 ; gain = 9.000 ; free physical = 4636 ; free virtual = 27979
Restored from archive | CPU: 0.840000 secs | Memory: 5.670898 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3256.461 ; gain = 9.000 ; free physical = 4636 ; free virtual = 27979
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.461 ; gain = 0.000 ; free physical = 4638 ; free virtual = 27981
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3256.461 ; gain = 97.336 ; free physical = 4638 ; free virtual = 27981
# launch_runs impl_1 -to_step write_bitstream
[Sat Oct 17 18:33:57 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Oct 17 18:33:57 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1394.926 ; gain = 0.000 ; free physical = 4928 ; free virtual = 28091
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2495.934 ; gain = 4.000 ; free physical = 3691 ; free virtual = 26854
Restored from archive | CPU: 0.120000 secs | Memory: 0.991875 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2495.934 ; gain = 4.000 ; free physical = 3691 ; free virtual = 26854
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.934 ; gain = 0.000 ; free physical = 3693 ; free virtual = 26856
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2495.934 ; gain = 1101.008 ; free physical = 3692 ; free virtual = 26855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2584.969 ; gain = 79.031 ; free physical = 3679 ; free virtual = 26842

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 138e1b6d0

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2680.969 ; gain = 96.000 ; free physical = 3659 ; free virtual = 26822

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 15 inverter(s) to 1696 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: db35d118

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3600 ; free virtual = 26763
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 332 cells
INFO: [Opt 31-1021] In phase Retarget, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 14fdbc47d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26759
INFO: [Opt 31-389] Phase Constant propagation created 193 cells and removed 1115 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7fd9b729

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3596 ; free virtual = 26759
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2027 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: ca352748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3596 ; free virtual = 26759
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dc65429b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26759
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 134eb3ba4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26758
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             332  |                                             32  |
|  Constant propagation         |             193  |            1115  |                                             30  |
|  Sweep                        |               0  |            2027  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
Ending Logic Optimization Task | Checksum: 1312197c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.996 ; gain = 56.027 ; free physical = 3595 ; free virtual = 26758

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1312197c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1312197c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
Ending Netlist Obfuscation Task | Checksum: 1312197c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2803.996 ; gain = 308.062 ; free physical = 3595 ; free virtual = 26758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.996 ; gain = 0.000 ; free physical = 3595 ; free virtual = 26758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2836.012 ; gain = 0.000 ; free physical = 3591 ; free virtual = 26757
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2836.012 ; gain = 0.000 ; free physical = 3590 ; free virtual = 26757
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.031 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26711
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 96578dc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2876.031 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.031 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26711

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cac99bb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 3948.402 ; gain = 1072.371 ; free physical = 2513 ; free virtual = 25822

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18545ebb8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2451 ; free virtual = 25760

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18545ebb8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2451 ; free virtual = 25761
Phase 1 Placer Initialization | Checksum: 18545ebb8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2451 ; free virtual = 25761

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 235d9c824

Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2341 ; free virtual = 25651

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3987.445 ; gain = 0.000 ; free physical = 2327 ; free virtual = 25638

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2106e92e7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2326 ; free virtual = 25638
Phase 2 Global Placement | Checksum: 20c852a6e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2327 ; free virtual = 25639

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c852a6e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2327 ; free virtual = 25639

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149535697

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2321 ; free virtual = 25633

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d2397b4a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2320 ; free virtual = 25632

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 135c505c6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2310 ; free virtual = 25622

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 726a600e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2310 ; free virtual = 25622

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1519dcf81

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2283 ; free virtual = 25595

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1a5e6dded

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2310 ; free virtual = 25622

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16efc92f9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2309 ; free virtual = 25621

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ec10b369

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2309 ; free virtual = 25622
Phase 3 Detail Placement | Checksum: 1ec10b369

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2309 ; free virtual = 25622

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2565eac45

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2565eac45

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2312 ; free virtual = 25624
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.656. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e25a7e6b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2313 ; free virtual = 25625
Phase 4.1 Post Commit Optimization | Checksum: 1e25a7e6b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2313 ; free virtual = 25625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e25a7e6b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 3987.445 ; gain = 1111.414 ; free physical = 2331 ; free virtual = 25643
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.840 ; gain = 0.000 ; free physical = 2280 ; free virtual = 25592

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2741d0f9f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2279 ; free virtual = 25592

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.840 ; gain = 0.000 ; free physical = 2279 ; free virtual = 25592
Phase 4.4 Final Placement Cleanup | Checksum: 1e94b19a9

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2279 ; free virtual = 25592
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e94b19a9

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2279 ; free virtual = 25592
Ending Placer Task | Checksum: 1916012c8

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2390 ; free virtual = 25703
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4005.840 ; gain = 1129.809 ; free physical = 2390 ; free virtual = 25703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.840 ; gain = 0.000 ; free physical = 2391 ; free virtual = 25703
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4037.855 ; gain = 0.000 ; free physical = 2389 ; free virtual = 25704
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4037.855 ; gain = 0.000 ; free physical = 2380 ; free virtual = 25702
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4037.855 ; gain = 0.000 ; free physical = 2352 ; free virtual = 25668
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2383 ; free virtual = 25699
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2358 ; free virtual = 25675
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2355 ; free virtual = 25674
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4061.867 ; gain = 0.000 ; free physical = 2346 ; free virtual = 25673
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c71be430 ConstDB: 0 ShapeSum: 38819d64 RouteDB: 91c29134

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e06c2890

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4585.891 ; gain = 516.020 ; free physical = 1968 ; free virtual = 25297
Post Restoration Checksum: NetGraph: 4b119fc7 NumContArr: 67bddfa8 Constraints: c62df2c3 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 178fd7232

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4585.891 ; gain = 516.020 ; free physical = 1969 ; free virtual = 25298

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 178fd7232

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4620.762 ; gain = 550.891 ; free physical = 1892 ; free virtual = 25221

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 178fd7232

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4620.762 ; gain = 550.891 ; free physical = 1892 ; free virtual = 25221

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 15ec85e58

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 4683.004 ; gain = 613.133 ; free physical = 1878 ; free virtual = 25208

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1e24610e9

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4683.004 ; gain = 613.133 ; free physical = 1882 ; free virtual = 25212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.858  | TNS=0.000  | WHS=-0.091 | THS=-6.572 |

Phase 2 Router Initialization | Checksum: 1a073ee89

Time (s): cpu = 00:01:23 ; elapsed = 00:01:04 . Memory (MB): peak = 4683.004 ; gain = 613.133 ; free physical = 1880 ; free virtual = 25210

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 252c3b11c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1856 ; free virtual = 25186

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1064
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.726  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 11ead6748

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1857 ; free virtual = 25186

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1a19e6197

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1856 ; free virtual = 25186
Phase 4 Rip-up And Reroute | Checksum: 1a19e6197

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1856 ; free virtual = 25186

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 237aafc32

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1863 ; free virtual = 25192

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 237aafc32

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1863 ; free virtual = 25192
Phase 5 Delay and Skew Optimization | Checksum: 237aafc32

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1863 ; free virtual = 25192

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 227d36437

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.726  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 250bc4804

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195
Phase 6 Post Hold Fix | Checksum: 250bc4804

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.110376 %
  Global Horizontal Routing Utilization  = 0.11385 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22125e0c5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1860 ; free virtual = 25190

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22125e0c5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1860 ; free virtual = 25190

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22125e0c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1861 ; free virtual = 25190

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.726  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22125e0c5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1866 ; free virtual = 25195
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 4685.152 ; gain = 615.281 ; free physical = 1968 ; free virtual = 25298

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:12 . Memory (MB): peak = 4685.152 ; gain = 623.285 ; free physical = 1968 ; free virtual = 25298
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4685.152 ; gain = 0.000 ; free physical = 1968 ; free virtual = 25298
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4685.152 ; gain = 0.000 ; free physical = 1965 ; free virtual = 25297
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4685.152 ; gain = 0.000 ; free physical = 1954 ; free virtual = 25296
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4773.195 ; gain = 0.000 ; free physical = 1921 ; free virtual = 25260
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4773.195 ; gain = 0.000 ; free physical = 1917 ; free virtual = 25259
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4773.195 ; gain = 0.000 ; free physical = 1907 ; free virtual = 25258
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 18:33:49 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 4465 ; free virtual = 27808
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2650.352 ; gain = 12.000 ; free physical = 3160 ; free virtual = 26503
Restored from archive | CPU: 0.940000 secs | Memory: 6.655907 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2650.352 ; gain = 12.000 ; free physical = 3160 ; free virtual = 26503
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2650.352 ; gain = 0.000 ; free physical = 3162 ; free virtual = 26505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2650.352 ; gain = 1255.430 ; free physical = 3161 ; free virtual = 26504
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 31 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3505.125 ; gain = 854.773 ; free physical = 2747 ; free virtual = 26161
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 18:35:14 2020...
[Sat Oct 17 18:35:14 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 3260.461 ; gain = 0.000 ; free physical = 4554 ; free virtual = 27970
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 5.747779 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.011550 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 18:35:14 2020...
