1
 
****************************************
Report : area
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           18
Number of nets:                           525
Number of cells:                          472
Number of combinational cells:            336
Number of sequential cells:               136
Number of macros/black boxes:               0
Number of buf/inv:                         39
Number of references:                      69

Combinational area:               5231.519938
Buf/Inv area:                      234.720006
Noncombinational area:            4482.719946
Macro/Black Box area:                0.000000
Net Interconnect area:           46993.576355

Total cell area:                  9714.239883
Total area:                      56707.816238
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
mult_block             ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
mult_block                                2.166    6.756 4.22e+05    8.922 100.0
1
 
****************************************
Report : design
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
R_3_clk_r_REG38_S3        DFFHQX1TR       typical         28.799999 n
R_10_clk_r_REG31_S1       DFFHQX4TR       typical         41.759998 n
R_11_clk_r_REG38_S3       DFFHQX4TR       typical         41.759998 n
R_12_clk_r_REG32_S2       DFFQX4TR        typical         27.360001 n
U90                       NAND2X1TR       typical         5.760000  
U91                       NAND2X1TR       typical         5.760000  
U92                       AND2X6TR        typical         14.400000 
U93                       OAI2BB1X2TR     typical         11.520000 
U94                       OAI2BB1X2TR     typical         11.520000 
U95                       NAND2X1TR       typical         5.760000  
U96                       NOR2X2TR        typical         7.200000  
U97                       OAI2BB1X1TR     typical         8.640000  
U98                       NAND2X2TR       typical         7.200000  
U99                       NOR2X2TR        typical         7.200000  
U100                      XOR2X2TR        typical         18.719999 
U101                      ADDFHX1TR       typical         36.000000 r
U102                      XOR2X2TR        typical         18.719999 
U103                      ADDFHX1TR       typical         36.000000 r
U104                      ADDFHX1TR       typical         36.000000 r
U105                      XOR2X2TR        typical         18.719999 
U106                      XOR2X2TR        typical         18.719999 
U107                      XOR2X2TR        typical         18.719999 
U108                      XOR2X2TR        typical         18.719999 
U109                      XOR2X2TR        typical         18.719999 
U110                      NOR2X1TR        typical         5.760000  
U111                      NOR2X1TR        typical         5.760000  
U112                      NOR2X1TR        typical         5.760000  
U113                      NOR2X1TR        typical         5.760000  
U114                      OAI21X2TR       typical         12.960000 
U115                      CLKAND2X4TR     typical         10.080000 
U116                      INVX2TR         typical         4.320000  
U117                      NOR2BX1TR       typical         7.200000  
U118                      AND2X1TR        typical         7.200000  
U119                      NOR2X1TR        typical         5.760000  
U120                      AND2X2TR        typical         7.200000  
U121                      OAI21X2TR       typical         12.960000 
U122                      NAND3X1TR       typical         7.200000  
U123                      NAND2BX1TR      typical         7.200000  
U124                      XOR2X2TR        typical         18.719999 
U125                      XOR2X2TR        typical         18.719999 
U126                      XOR2X2TR        typical         18.719999 
U127                      NOR2X1TR        typical         5.760000  
U128                      AND2X4TR        typical         10.080000 
U129                      NOR2X4TR        typical         11.520000 
U130                      NOR2X4TR        typical         11.520000 
U131                      NOR2X4TR        typical         11.520000 
U132                      OAI2BB1X2TR     typical         11.520000 
U133                      NOR2X2TR        typical         7.200000  
U134                      NOR2X2TR        typical         7.200000  
U135                      NOR2X2TR        typical         7.200000  
U136                      NOR2X2TR        typical         7.200000  
U137                      NOR2X6TR        typical         14.400000 
U138                      NOR2X2TR        typical         7.200000  
U139                      INVX4TR         typical         5.760000  
U140                      NOR2X4TR        typical         11.520000 
U141                      NOR2X4TR        typical         11.520000 
U142                      INVX2TR         typical         4.320000  
U143                      NAND2X6TR       typical         14.400000 
U144                      NOR2X2TR        typical         7.200000  
U145                      INVX1TR         typical         4.320000  
U146                      NOR2X2TR        typical         7.200000  
U147                      XNOR2X1TR       typical         11.520000 
U148                      AND2X4TR        typical         10.080000 
U149                      XNOR2X1TR       typical         11.520000 
U150                      NAND2X4TR       typical         11.520000 
U151                      OR2X6TR         typical         14.400000 
U152                      NOR2X4TR        typical         11.520000 
U153                      INVX2TR         typical         4.320000  
U154                      NOR2X6TR        typical         14.400000 
U155                      NOR2X6TR        typical         14.400000 
U156                      OAI21X2TR       typical         12.960000 
U157                      BUFX16TR        typical         21.600000 
U158                      NOR2X4TR        typical         11.520000 
U159                      NOR2X2TR        typical         7.200000  
U160                      CLKINVX2TR      typical         4.320000  
U161                      XOR2X2TR        typical         18.719999 
U162                      NOR2X2TR        typical         7.200000  
U163                      NAND2X2TR       typical         7.200000  
U164                      NAND2X6TR       typical         14.400000 
U165                      CLKINVX3TR      typical         5.760000  
U166                      NOR2X2TR        typical         7.200000  
U167                      INVX2TR         typical         4.320000  
U168                      INVX6TR         typical         8.640000  
U169                      INVX2TR         typical         4.320000  
U170                      INVX2TR         typical         4.320000  
U171                      INVX6TR         typical         8.640000  
U172                      NAND2X6TR       typical         14.400000 
U173                      INVX2TR         typical         4.320000  
U174                      INVX2TR         typical         4.320000  
U175                      NOR2X4TR        typical         11.520000 
U176                      NOR2X6TR        typical         14.400000 
U177                      NOR2X1TR        typical         5.760000  
U178                      NOR2X4TR        typical         11.520000 
U179                      CMPR22X2TR      typical         30.240000 r
U180                      INVX2TR         typical         4.320000  
U181                      CMPR32X2TR      typical         31.680000 r
U182                      AND2X2TR        typical         7.200000  
U183                      AND2X4TR        typical         10.080000 
U184                      NAND2X4TR       typical         11.520000 
U185                      NOR2X4TR        typical         11.520000 
U186                      INVX2TR         typical         4.320000  
U187                      INVX4TR         typical         5.760000  
U188                      AND2X4TR        typical         10.080000 
U189                      NAND2X2TR       typical         7.200000  
U190                      NAND2X2TR       typical         7.200000  
U191                      NAND2X2TR       typical         7.200000  
U192                      XOR2X2TR        typical         18.719999 
U193                      NAND2X2TR       typical         7.200000  
U194                      INVX3TR         typical         5.760000  
U195                      CMPR22X2TR      typical         30.240000 r
U196                      INVX2TR         typical         4.320000  
U197                      INVX2TR         typical         4.320000  
U198                      CLKINVX2TR      typical         4.320000  
U199                      NAND2X2TR       typical         7.200000  
U200                      INVX4TR         typical         5.760000  
U201                      INVX2TR         typical         4.320000  
U202                      AND2X2TR        typical         7.200000  
U203                      AND2X2TR        typical         7.200000  
U204                      INVX2TR         typical         4.320000  
U205                      NOR2X1TR        typical         5.760000  
U206                      INVX6TR         typical         8.640000  
U207                      NOR2X4TR        typical         11.520000 
U208                      XOR2X1TR        typical         11.520000 
U209                      AND2X2TR        typical         7.200000  
U210                      AND2X2TR        typical         7.200000  
U211                      CLKINVX6TR      typical         7.200000  
U212                      NOR2X2TR        typical         7.200000  
U213                      NOR2X4TR        typical         11.520000 
U214                      XOR2X4TR        typical         28.799999 
U215                      XOR2X4TR        typical         28.799999 
U216                      XOR2X4TR        typical         28.799999 
U217                      NAND2X1TR       typical         5.760000  
U218                      AOI21X4TR       typical         17.280001 
U219                      AOI21X4TR       typical         17.280001 
U220                      XOR2X4TR        typical         28.799999 
U221                      CLKINVX2TR      typical         4.320000  
U222                      OAI2BB1X2TR     typical         11.520000 
U223                      NAND2X6TR       typical         14.400000 
U224                      NOR2X6TR        typical         14.400000 
U225                      OAI21X4TR       typical         17.280001 
U226                      XOR2X4TR        typical         28.799999 
U227                      XOR2X4TR        typical         28.799999 
U228                      NAND2BX4TR      typical         14.400000 
U230                      OAI21X4TR       typical         17.280001 
U231                      AOI21X4TR       typical         17.280001 
U232                      NOR2X8TR        typical         18.719999 
U233                      NOR2BX4TR       typical         12.960000 
U234                      NOR2X8TR        typical         18.719999 
U235                      AND2X8TR        typical         15.840000 
U236                      XOR2X4TR        typical         28.799999 
U237                      CLKINVX6TR      typical         7.200000  
U238                      INVX8TR         typical         10.080000 
U239                      OR2X4TR         typical         10.080000 
U240                      XNOR2X2TR       typical         18.719999 
U241                      NOR2X2TR        typical         7.200000  
U242                      NOR2X2TR        typical         7.200000  
U243                      NOR2BX4TR       typical         12.960000 
U245                      NAND2BX1TR      typical         7.200000  
U246                      NOR2X4TR        typical         11.520000 
U247                      XOR2X1TR        typical         11.520000 
U248                      NOR2X2TR        typical         7.200000  
U250                      CMPR22X4TR      typical         47.520000 r
U251                      AND2X2TR        typical         7.200000  
U252                      NAND2BX4TR      typical         14.400000 
U253                      AND2X2TR        typical         7.200000  
U254                      AND2X2TR        typical         7.200000  
U255                      AND2X2TR        typical         7.200000  
U256                      CMPR32X2TR      typical         31.680000 r
U257                      NOR2X2TR        typical         7.200000  
U258                      AOI21X2TR       typical         12.960000 
U259                      NOR2X2TR        typical         7.200000  
U260                      ADDFHX4TR       typical         83.519997 r
U261                      OR2X2TR         typical         7.200000  
U262                      AND2X4TR        typical         10.080000 
U263                      NOR2X1TR        typical         5.760000  
U264                      AND2X2TR        typical         7.200000  
U265                      ADDFHX2TR       typical         53.279999 r
U266                      NAND2X2TR       typical         7.200000  
U267                      CLKINVX1TR      typical         4.320000  
U268                      ADDFHX2TR       typical         53.279999 r
U269                      ADDFHX2TR       typical         53.279999 r
U270                      NOR2X1TR        typical         5.760000  
U271                      NOR2X1TR        typical         5.760000  
U272                      AND2X4TR        typical         10.080000 
U273                      AND2X4TR        typical         10.080000 
U274                      AND2X2TR        typical         7.200000  
U275                      AND2X2TR        typical         7.200000  
U276                      AND2X1TR        typical         7.200000  
U277                      NOR2X1TR        typical         5.760000  
U278                      CLKBUFX3TR      typical         7.200000  
U279                      XOR2X1TR        typical         11.520000 
U280                      BUFX12TR        typical         15.840000 
U281                      NOR2BX4TR       typical         12.960000 
U282                      AOI21X2TR       typical         12.960000 
U283                      NOR2X4TR        typical         11.520000 
U284                      NOR2X4TR        typical         11.520000 
U285                      NOR2X2TR        typical         7.200000  
U286                      CLKBUFX3TR      typical         7.200000  
U287                      NAND2BX1TR      typical         7.200000  
U288                      XNOR2X4TR       typical         27.360001 
U289                      ADDFHX2TR       typical         53.279999 r
U290                      CMPR22X4TR      typical         47.520000 r
U291                      INVX2TR         typical         4.320000  
U292                      NAND2X2TR       typical         7.200000  
U293                      OAI21X4TR       typical         17.280001 
U295                      ADDFHX4TR       typical         83.519997 r
U296                      NAND2X2TR       typical         7.200000  
U297                      AO21X4TR        typical         12.960000 
U298                      CLKINVX2TR      typical         4.320000  
U299                      AND2X2TR        typical         7.200000  
U300                      AND2X2TR        typical         7.200000  
U301                      AND2X2TR        typical         7.200000  
U302                      AND2X2TR        typical         7.200000  
U303                      AND2X2TR        typical         7.200000  
U304                      AND2X2TR        typical         7.200000  
U305                      AND2X2TR        typical         7.200000  
U306                      AND2X2TR        typical         7.200000  
U307                      AND2X2TR        typical         7.200000  
U308                      AND2X2TR        typical         7.200000  
U309                      AND2X2TR        typical         7.200000  
U310                      NOR2X8TR        typical         18.719999 
U311                      NAND2X6TR       typical         14.400000 
U312                      OAI21X4TR       typical         17.280001 
U313                      AOI21X4TR       typical         17.280001 
U314                      NOR2X2TR        typical         7.200000  
U315                      OAI21X2TR       typical         12.960000 
U316                      NAND2X1TR       typical         5.760000  
U317                      XOR2X1TR        typical         11.520000 
U318                      XOR2X4TR        typical         28.799999 
U319                      XOR2X1TR        typical         11.520000 
U320                      XOR2X4TR        typical         28.799999 
U321                      NOR2X4TR        typical         11.520000 
U322                      NOR2X4TR        typical         11.520000 
U323                      NOR2X2TR        typical         7.200000  
U324                      ADDFHX4TR       typical         83.519997 r
U325                      ADDFHX4TR       typical         83.519997 r
U326                      INVX2TR         typical         4.320000  
U327                      NAND2X1TR       typical         5.760000  
U328                      NOR2X2TR        typical         7.200000  
U329                      ADDFHX4TR       typical         83.519997 r
U330                      AND2X2TR        typical         7.200000  
U331                      NOR2X4TR        typical         11.520000 
U332                      NAND2X4TR       typical         11.520000 
U333                      NAND2X4TR       typical         11.520000 
U334                      NOR2X4TR        typical         11.520000 
U335                      AND2X8TR        typical         15.840000 
U336                      ADDFHX4TR       typical         83.519997 r
U337                      NOR2X2TR        typical         7.200000  
U338                      AND2X6TR        typical         14.400000 
U339                      AND2X2TR        typical         7.200000  
U340                      XOR2X4TR        typical         28.799999 
U341                      CLKXOR2X2TR     typical         12.960000 
U342                      XOR2X4TR        typical         28.799999 
U343                      AND2X2TR        typical         7.200000  
U344                      AND2X6TR        typical         14.400000 
U345                      XOR2X4TR        typical         28.799999 
U346                      AND2X2TR        typical         7.200000  
U347                      AND2X6TR        typical         14.400000 
U348                      XOR2X4TR        typical         28.799999 
U349                      AND2X2TR        typical         7.200000  
U350                      AND2X2TR        typical         7.200000  
U351                      XOR2X4TR        typical         28.799999 
U352                      ADDFHX1TR       typical         36.000000 r
U353                      CMPR32X2TR      typical         31.680000 r
U354                      NAND2X1TR       typical         5.760000  
U355                      ADDFHX2TR       typical         53.279999 r
U356                      ADDFHX2TR       typical         53.279999 r
U357                      ADDFHX2TR       typical         53.279999 r
U358                      XOR2X4TR        typical         28.799999 
U359                      XOR2X4TR        typical         28.799999 
U360                      NOR2X2TR        typical         7.200000  
U361                      NAND2X2TR       typical         7.200000  
U362                      OAI21X2TR       typical         12.960000 
U363                      NAND2X1TR       typical         5.760000  
U364                      NOR2X4TR        typical         11.520000 
U365                      NOR2X2TR        typical         7.200000  
U366                      NOR2X4TR        typical         11.520000 
U367                      NOR2X2TR        typical         7.200000  
U368                      ADDFHX2TR       typical         53.279999 r
U369                      ADDFHX4TR       typical         83.519997 r
U370                      ADDFHX2TR       typical         53.279999 r
U371                      NOR2X4TR        typical         11.520000 
U372                      NOR2X4TR        typical         11.520000 
U373                      NOR2X2TR        typical         7.200000  
U374                      ADDFHX4TR       typical         83.519997 r
U375                      ADDFHX4TR       typical         83.519997 r
U376                      ADDFHX4TR       typical         83.519997 r
U377                      CMPR22X4TR      typical         47.520000 r
U378                      ADDFHX4TR       typical         83.519997 r
U379                      ADDFHX2TR       typical         53.279999 r
U380                      CMPR22X4TR      typical         47.520000 r
U381                      NOR2X2TR        typical         7.200000  
U382                      ADDFHX4TR       typical         83.519997 r
U383                      ADDHX1TR        typical         18.719999 r
U384                      NOR2X2TR        typical         7.200000  
U385                      ADDFHX2TR       typical         53.279999 r
U386                      NAND2X1TR       typical         5.760000  
U387                      NAND2X1TR       typical         5.760000  
U388                      NAND2X1TR       typical         5.760000  
U389                      NOR2X1TR        typical         5.760000  
U390                      AND2X2TR        typical         7.200000  
U391                      AND2X2TR        typical         7.200000  
U392                      AND2X2TR        typical         7.200000  
U393                      AND2X2TR        typical         7.200000  
U394                      AND2X2TR        typical         7.200000  
U395                      AND2X2TR        typical         7.200000  
U396                      AND2X2TR        typical         7.200000  
U397                      AND2X2TR        typical         7.200000  
U398                      AND2X2TR        typical         7.200000  
U399                      AND2X2TR        typical         7.200000  
U400                      AND2X2TR        typical         7.200000  
U401                      AND2X2TR        typical         7.200000  
U402                      AND2X2TR        typical         7.200000  
U403                      AND2X2TR        typical         7.200000  
U404                      AND2X2TR        typical         7.200000  
U405                      XOR2X1TR        typical         11.520000 
U406                      XOR2X1TR        typical         11.520000 
U407                      XOR2X1TR        typical         11.520000 
U408                      XOR2X1TR        typical         11.520000 
U409                      XOR2X1TR        typical         11.520000 
U410                      XOR2X1TR        typical         11.520000 
U411                      AND2X2TR        typical         7.200000  
U412                      INVX1TR         typical         4.320000  
U413                      AOI21X1TR       typical         7.200000  
U414                      AND2X4TR        typical         10.080000 
U415                      NAND2X1TR       typical         5.760000  
U416                      AND2X4TR        typical         10.080000 
U417                      NAND2X1TR       typical         5.760000  
U418                      CLKINVX2TR      typical         4.320000  
U419                      NAND2X1TR       typical         5.760000  
U420                      XOR2X1TR        typical         11.520000 
U421                      AND2X2TR        typical         7.200000  
U422                      OR2X2TR         typical         7.200000  
U423                      AND2X2TR        typical         7.200000  
U424                      AND2X2TR        typical         7.200000  
U425                      AND2X2TR        typical         7.200000  
U426                      AND2X2TR        typical         7.200000  
U427                      NAND2X2TR       typical         7.200000  
U428                      AND2X2TR        typical         7.200000  
U429                      AND2X2TR        typical         7.200000  
clk_r_REG3_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG4_S3             DFFQX1TR        typical         24.480000 n
clk_r_REG5_S4             DFFQX1TR        typical         24.480000 n
clk_r_REG6_S5             DFFSX2TR        typical         30.240000 n
clk_r_REG7_S6             DFFSX2TR        typical         30.240000 n
clk_r_REG8_S7             DFFSX2TR        typical         30.240000 n
clk_r_REG9_S8             DFFSX2TR        typical         30.240000 n
clk_r_REG10_S9            DFFSX2TR        typical         30.240000 n
clk_r_REG11_S10           DFFSX2TR        typical         30.240000 n
clk_r_REG12_S11           DFFSX2TR        typical         30.240000 n
clk_r_REG13_S12           DFFSX2TR        typical         30.240000 n
clk_r_REG14_S13           DFFSX2TR        typical         30.240000 n
clk_r_REG15_S14           DFFSX2TR        typical         30.240000 n
clk_r_REG16_S15           DFFSX1TR        typical         30.240000 n
clk_r_REG17_S15           DFFSX2TR        typical         30.240000 n
clk_r_REG18_S16           DFFSX2TR        typical         30.240000 n
clk_r_REG19_S17           DFFSX4TR        typical         34.560001 n
clk_r_REG20_S18           DFFSX2TR        typical         30.240000 n
clk_r_REG21_S19           DFFSX4TR        typical         34.560001 n
clk_r_REG22_S20           DFFRX1TR        typical         33.119999 n
clk_r_REG23_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG24_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG25_S4            DFFQX1TR        typical         24.480000 n
clk_r_REG26_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG27_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG28_S4            DFFQX1TR        typical         24.480000 n
clk_r_REG29_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG30_S4            DFFQX1TR        typical         24.480000 n
clk_r_REG34_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG35_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG36_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG37_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG39_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG40_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG41_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG42_S3            DFFQX4TR        typical         27.360001 n
clk_r_REG43_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG44_S4            DFFQX4TR        typical         27.360001 n
clk_r_REG45_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG46_S4            DFFQX4TR        typical         27.360001 n
clk_r_REG47_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG48_S4            DFFHQX1TR       typical         28.799999 n
clk_r_REG49_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG50_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG51_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG52_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG53_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG54_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG55_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG56_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG57_S1            DFFRX1TR        typical         33.119999 n
clk_r_REG58_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG59_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG60_S1            DFFRX1TR        typical         33.119999 n
clk_r_REG61_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG62_S1            DFFSX1TR        typical         30.240000 n
clk_r_REG63_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG64_S1            DFFSX2TR        typical         30.240000 n
clk_r_REG67_S1            DFFHQX2TR       typical         31.680000 n
mult_x_1_R_0_clk_r_REG112_S1
                          DFFHQX2TR       typical         31.680000 n
mult_x_1_R_1_clk_r_REG112_S1
                          DFFHQX2TR       typical         31.680000 n
mult_x_1_R_2_clk_r_REG112_S1
                          DFFHQX1TR       typical         28.799999 n
mult_x_1_R_5_clk_r_REG118_S1
                          DFFHQX2TR       typical         31.680000 n
mult_x_1_R_6_clk_r_REG118_S1
                          DFFHQX4TR       typical         41.759998 n
mult_x_1_R_7_clk_r_REG118_S1
                          DFFHQX4TR       typical         41.759998 n
mult_x_1_R_8_clk_r_REG89_S1
                          DFFHQX2TR       typical         31.680000 n
mult_x_1_R_9_clk_r_REG89_S1
                          DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG65_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG66_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG68_S1   DFFQX2TR        typical         25.920000 n
mult_x_1_clk_r_REG69_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG70_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG71_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG72_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG73_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG74_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG75_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG76_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG77_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG78_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG79_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG80_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG81_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG82_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG83_S1   DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG84_S1   DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG85_S1   DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG86_S1   DFFQX2TR        typical         25.920000 n
mult_x_1_clk_r_REG87_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG88_S1   DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG90_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG91_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG92_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG93_S1   DFFHQX8TR       typical         47.520000 n
mult_x_1_clk_r_REG94_S1   DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG95_S1   DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG96_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG97_S1   DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG98_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG99_S1   DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG100_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG101_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG102_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG103_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG104_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG105_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG106_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG107_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG108_S1  DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG109_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG110_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG111_S1  DFFQX4TR        typical         27.360001 n
mult_x_1_clk_r_REG114_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG115_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG116_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG117_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG120_S1  DFFHQX1TR       typical         28.799999 n
mult_x_1_clk_r_REG121_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG122_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG123_S1  DFFQX1TR        typical         24.480000 n
mult_x_1_clk_r_REG124_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG125_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG126_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG127_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG128_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG129_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG130_S1  DFFHQX2TR       typical         31.680000 n
mult_x_1_clk_r_REG131_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG132_S1  DFFQX2TR        typical         25.920000 n
mult_x_1_clk_r_REG133_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG134_S1  DFFHQX4TR       typical         41.759998 n
mult_x_1_clk_r_REG135_S1  DFFHQX4TR       typical         41.759998 n
--------------------------------------------------------------------------------
Total 472 cells                                           9714.239883
1
 
****************************************
Report : port
        -verbose
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.17   --         d
reset          in      0.0000   0.0000    1.02    0.17   --         
signature[0]   out     0.0100   0.0000   --      --      --         
signature[1]   out     0.0100   0.0000   --      --      --         
signature[2]   out     0.0100   0.0000   --      --      --         
signature[3]   out     0.0100   0.0000   --      --      --         
signature[4]   out     0.0100   0.0000   --      --      --         
signature[5]   out     0.0100   0.0000   --      --      --         
signature[6]   out     0.0100   0.0000   --      --      --         
signature[7]   out     0.0100   0.0000   --      --      --         
signature[8]   out     0.0100   0.0000   --      --      --         
signature[9]   out     0.0100   0.0000   --      --      --         
signature[10]  out     0.0100   0.0000   --      --      --         
signature[11]  out     0.0100   0.0000   --      --      --         
signature[12]  out     0.0100   0.0000   --      --      --         
signature[13]  out     0.0100   0.0000   --      --      --         
signature[14]  out     0.0100   0.0000   --      --      --         
signature[15]  out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
reset              1      --              --              --        -- 
signature[0]       1      --              --              --        -- 
signature[1]       1      --              --              --        -- 
signature[2]       1      --              --              --        -- 
signature[3]       1      --              --              --        -- 
signature[4]       1      --              --              --        -- 
signature[5]       1      --              --              --        -- 
signature[6]       1      --              --              --        -- 
signature[7]       1      --              --              --        -- 
signature[8]       1      --              --              --        -- 
signature[9]       1      --              --              --        -- 
signature[10]      1      --              --              --        -- 
signature[11]      1      --              --              --        -- 
signature[12]      1      --              --              --        -- 
signature[13]      1      --              --              --        -- 
signature[14]      1      --              --              --        -- 
signature[15]      1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      -- 
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
signature[0]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[1]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[2]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[3]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[4]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[5]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[6]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[7]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[8]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[9]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[10]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[11]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[12]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[13]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[14]
              0.10    0.10    0.10    0.10  clk       0.00  
signature[15]
              0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
mult_block                               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : mult_block
Version: S-2021.06-SP1
Date   : Fri Mar 18 23:33:01 2022
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: mult_x_1_clk_r_REG81_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG84_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG81_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG81_S1/Q (DFFHQX8TR)                   0.20       0.20 r
  U238/Y (INVX8TR)                                        0.04       0.24 f
  U233/Y (NOR2BX4TR)                                      0.08       0.32 f
  U265/CO (ADDFHX2TR)                                     0.15       0.47 f
  U329/CO (ADDFHX4TR)                                     0.14       0.61 f
  U259/Y (NOR2X2TR)                                       0.09       0.69 r
  mult_x_1_clk_r_REG84_S1/D (DFFQX1TR)                    0.00       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG84_S1/CK (DFFQX1TR)                   0.00       0.80 r
  library setup time                                     -0.11       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG132_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG105_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG132_S1/CK (DFFQX2TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG132_S1/Q (DFFQX2TR)                   0.37       0.37 r
  U232/Y (NOR2X8TR)                                       0.06       0.43 f
  U151/Y (OR2X6TR)                                        0.10       0.53 f
  U143/Y (NAND2X6TR)                                      0.07       0.60 r
  U184/Y (NAND2X4TR)                                      0.04       0.64 f
  U189/Y (NAND2X2TR)                                      0.06       0.69 r
  mult_x_1_clk_r_REG105_S1/D (DFFQX1TR)                   0.00       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG105_S1/CK (DFFQX1TR)                  0.00       0.80 r
  library setup time                                     -0.11       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG103_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG44_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG103_S1/CK (DFFHQX4TR)                 0.00       0.00 r
  mult_x_1_clk_r_REG103_S1/Q (DFFHQX4TR)                  0.18       0.18 r
  U312/Y (OAI21X4TR)                                      0.07       0.25 f
  U169/Y (INVX2TR)                                        0.12       0.37 r
  U230/Y (OAI21X4TR)                                      0.05       0.42 f
  U144/Y (NOR2X2TR)                                       0.11       0.53 r
  U227/Y (XOR2X4TR)                                       0.09       0.62 r
  U188/Y (AND2X4TR)                                       0.09       0.70 r
  clk_r_REG44_S4/D (DFFQX4TR)                             0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  clk_r_REG44_S4/CK (DFFQX4TR)                            0.00       0.80 r
  library setup time                                     -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG72_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG26_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG72_S1/CK (DFFHQX4TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG72_S1/Q (DFFHQX4TR)                   0.27       0.27 r
  U331/Y (NOR2X4TR)                                       0.06       0.33 f
  U250/S (CMPR22X4TR)                                     0.08       0.41 f
  U171/Y (INVX6TR)                                        0.05       0.46 r
  U164/Y (NAND2X6TR)                                      0.04       0.50 f
  U333/Y (NAND2X4TR)                                      0.05       0.56 r
  U288/Y (XNOR2X4TR)                                      0.07       0.63 r
  U335/Y (AND2X8TR)                                       0.07       0.70 r
  clk_r_REG26_S2/D (DFFQX1TR)                             0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  clk_r_REG26_S2/CK (DFFQX1TR)                            0.00       0.80 r
  library setup time                                     -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG93_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG45_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG93_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG93_S1/Q (DFFHQX8TR)                   0.16       0.16 f
  U234/Y (NOR2X8TR)                                       0.10       0.26 r
  U311/Y (NAND2X6TR)                                      0.04       0.30 f
  U237/Y (CLKINVX6TR)                                     0.04       0.34 r
  U172/Y (NAND2X6TR)                                      0.03       0.37 f
  U223/Y (NAND2X6TR)                                      0.09       0.46 r
  U221/Y (CLKINVX2TR)                                     0.09       0.55 f
  U220/Y (XOR2X4TR)                                       0.10       0.65 f
  U416/Y (AND2X4TR)                                       0.08       0.73 f
  clk_r_REG45_S4/D (DFFHQX8TR)                            0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  clk_r_REG45_S4/CK (DFFHQX8TR)                           0.00       0.80 r
  library setup time                                     -0.07       0.73
  data required time                                                 0.73
  --------------------------------------------------------------------------
  data required time                                                 0.73
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: clk_r_REG41_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG17_S15
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG41_S2/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG41_S2/Q (DFFHQX4TR)             0.27       0.27 r
  U157/Y (BUFX16TR)                        0.12       0.39 r
  U344/Y (AND2X6TR)                        0.08       0.46 r
  U254/Y (AND2X2TR)                        0.11       0.57 r
  U345/Y (XOR2X4TR)                        0.10       0.67 r
  clk_r_REG17_S15/D (DFFSX2TR)             0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.90       0.90
  clock network delay (ideal)              0.00       0.90
  clock uncertainty                       -0.10       0.80
  clk_r_REG17_S15/CK (DFFSX2TR)            0.00       0.80 r
  library setup time                      -0.13       0.67
  data required time                                  0.67
  -----------------------------------------------------------
  data required time                                  0.67
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG41_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG18_S16
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG41_S2/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG41_S2/Q (DFFHQX4TR)             0.27       0.27 r
  U157/Y (BUFX16TR)                        0.12       0.39 r
  U347/Y (AND2X6TR)                        0.08       0.46 r
  U255/Y (AND2X2TR)                        0.11       0.57 r
  U348/Y (XOR2X4TR)                        0.10       0.67 r
  clk_r_REG18_S16/D (DFFSX2TR)             0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.90       0.90
  clock network delay (ideal)              0.00       0.90
  clock uncertainty                       -0.10       0.80
  clk_r_REG18_S16/CK (DFFSX2TR)            0.00       0.80 r
  library setup time                      -0.13       0.67
  data required time                                  0.67
  -----------------------------------------------------------
  data required time                                  0.67
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG41_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG20_S18
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG41_S2/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG41_S2/Q (DFFHQX4TR)             0.27       0.27 r
  U157/Y (BUFX16TR)                        0.12       0.39 r
  U338/Y (AND2X6TR)                        0.08       0.46 r
  U339/Y (AND2X2TR)                        0.11       0.57 r
  U340/Y (XOR2X4TR)                        0.10       0.67 r
  clk_r_REG20_S18/D (DFFSX2TR)             0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.90       0.90
  clock network delay (ideal)              0.00       0.90
  clock uncertainty                       -0.10       0.80
  clk_r_REG20_S18/CK (DFFSX2TR)            0.00       0.80 r
  library setup time                      -0.13       0.67
  data required time                                  0.67
  -----------------------------------------------------------
  data required time                                  0.67
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mult_x_1_clk_r_REG73_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG116_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG73_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG73_S1/Q (DFFHQX8TR)                   0.20       0.20 f
  U239/Y (OR2X4TR)                                        0.12       0.32 f
  U211/Y (CLKINVX6TR)                                     0.04       0.35 r
  U374/S (ADDFHX4TR)                                      0.17       0.53 r
  U215/Y (XOR2X4TR)                                       0.08       0.60 r
  U214/Y (XOR2X4TR)                                       0.08       0.69 r
  mult_x_1_clk_r_REG116_S1/D (DFFQX1TR)                   0.00       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG116_S1/CK (DFFQX1TR)                  0.00       0.80 r
  library setup time                                     -0.11       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG65_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG130_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG65_S1/CK (DFFHQX4TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG65_S1/Q (DFFHQX4TR)                   0.16       0.16 r
  U206/Y (INVX6TR)                                        0.07       0.23 f
  U112/Y (NOR2X1TR)                                       0.17       0.40 r
  U104/S (ADDFHX1TR)                                      0.30       0.70 f
  mult_x_1_clk_r_REG130_S1/D (DFFHQX2TR)                  0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG130_S1/CK (DFFHQX2TR)                 0.00       0.80 r
  library setup time                                     -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG72_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG133_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG72_S1/CK (DFFHQX4TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG72_S1/Q (DFFHQX4TR)                   0.21       0.21 f
  U381/Y (NOR2X2TR)                                       0.22       0.42 r
  U124/Y (XOR2X2TR)                                       0.16       0.58 r
  U100/Y (XOR2X2TR)                                       0.13       0.71 f
  mult_x_1_clk_r_REG133_S1/D (DFFHQX4TR)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG133_S1/CK (DFFHQX4TR)                 0.00       0.80 r
  library setup time                                     -0.08       0.72
  data required time                                                 0.72
  --------------------------------------------------------------------------
  data required time                                                 0.72
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG114_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG91_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG114_S1/CK (DFFQX1TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG114_S1/Q (DFFQX1TR)                   0.31       0.31 r
  U256/S (CMPR32X2TR)                                     0.31       0.62 f
  U248/Y (NOR2X2TR)                                       0.11       0.74 r
  mult_x_1_clk_r_REG91_S1/D (DFFHQX4TR)                   0.00       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG91_S1/CK (DFFHQX4TR)                  0.00       0.80 r
  library setup time                                     -0.06       0.74
  data required time                                                 0.74
  --------------------------------------------------------------------------
  data required time                                                 0.74
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG78_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_R_7_clk_r_REG118_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG78_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG78_S1/Q (DFFHQX8TR)                   0.19       0.19 f
  U146/Y (NOR2X2TR)                                       0.13       0.33 r
  U195/S (CMPR22X2TR)                                     0.11       0.44 r
  U352/S (ADDFHX1TR)                                      0.27       0.72 f
  mult_x_1_R_7_clk_r_REG118_S1/D (DFFHQX4TR)              0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_R_7_clk_r_REG118_S1/CK (DFFHQX4TR)             0.00       0.80 r
  library setup time                                     -0.08       0.72
  data required time                                                 0.72
  --------------------------------------------------------------------------
  data required time                                                 0.72
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG70_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG127_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG70_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG70_S1/Q (DFFHQX8TR)                   0.19       0.19 f
  U160/Y (CLKINVX2TR)                                     0.07       0.26 r
  U183/Y (AND2X4TR)                                       0.09       0.35 r
  U379/CO (ADDFHX2TR)                                     0.18       0.54 r
  U289/S (ADDFHX2TR)                                      0.19       0.72 f
  mult_x_1_clk_r_REG127_S1/D (DFFHQX4TR)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG127_S1/CK (DFFHQX4TR)                 0.00       0.80 r
  library setup time                                     -0.07       0.73
  data required time                                                 0.73
  --------------------------------------------------------------------------
  data required time                                                 0.73
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG88_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG48_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG88_S1/CK (DFFHQX1TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG88_S1/Q (DFFHQX1TR)                   0.26       0.26 r
  U315/Y (OAI21X2TR)                                      0.11       0.38 f
  U413/Y (AOI21X1TR)                                      0.19       0.57 r
  U222/Y (OAI2BB1X2TR)                                    0.07       0.63 f
  U414/Y (AND2X4TR)                                       0.09       0.72 f
  clk_r_REG48_S4/D (DFFHQX1TR)                            0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  clk_r_REG48_S4/CK (DFFHQX1TR)                           0.00       0.80 r
  library setup time                                     -0.08       0.72
  data required time                                                 0.72
  --------------------------------------------------------------------------
  data required time                                                 0.72
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG70_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG127_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG70_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG70_S1/Q (DFFHQX8TR)                   0.19       0.19 f
  U160/Y (CLKINVX2TR)                                     0.07       0.26 r
  U183/Y (AND2X4TR)                                       0.09       0.35 r
  U379/CO (ADDFHX2TR)                                     0.18       0.54 r
  U289/S (ADDFHX2TR)                                      0.19       0.72 f
  mult_x_1_clk_r_REG127_S1/D (DFFHQX4TR)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG127_S1/CK (DFFHQX4TR)                 0.00       0.80 r
  library setup time                                     -0.07       0.73
  data required time                                                 0.73
  --------------------------------------------------------------------------
  data required time                                                 0.73
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG78_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG123_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG78_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG78_S1/Q (DFFHQX8TR)                   0.19       0.19 f
  U153/Y (INVX2TR)                                        0.08       0.27 r
  U128/Y (AND2X4TR)                                       0.11       0.38 r
  U378/CO (ADDFHX4TR)                                     0.14       0.52 r
  U325/CO (ADDFHX4TR)                                     0.17       0.70 r
  mult_x_1_clk_r_REG123_S1/D (DFFQX1TR)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG123_S1/CK (DFFQX1TR)                  0.00       0.80 r
  library setup time                                     -0.10       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG111_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG87_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG111_S1/CK (DFFQX4TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG111_S1/Q (DFFQX4TR)                   0.29       0.29 f
  U353/CO (CMPR32X2TR)                                    0.27       0.56 f
  U205/Y (NOR2X1TR)                                       0.15       0.71 r
  mult_x_1_clk_r_REG87_S1/D (DFFHQX2TR)                   0.00       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG87_S1/CK (DFFHQX2TR)                  0.00       0.80 r
  library setup time                                     -0.09       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG70_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG127_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG70_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG70_S1/Q (DFFHQX8TR)                   0.19       0.19 f
  U160/Y (CLKINVX2TR)                                     0.07       0.26 r
  U183/Y (AND2X4TR)                                       0.09       0.35 r
  U379/CO (ADDFHX2TR)                                     0.18       0.54 r
  U289/S (ADDFHX2TR)                                      0.19       0.72 f
  mult_x_1_clk_r_REG127_S1/D (DFFHQX4TR)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG127_S1/CK (DFFHQX4TR)                 0.00       0.80 r
  library setup time                                     -0.07       0.73
  data required time                                                 0.73
  --------------------------------------------------------------------------
  data required time                                                 0.73
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mult_x_1_clk_r_REG77_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mult_x_1_clk_r_REG127_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_block         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mult_x_1_clk_r_REG77_S1/CK (DFFHQX8TR)                  0.00       0.00 r
  mult_x_1_clk_r_REG77_S1/Q (DFFHQX8TR)                   0.20       0.20 f
  U322/Y (NOR2X4TR)                                       0.10       0.29 r
  U179/S (CMPR22X2TR)                                     0.10       0.40 r
  U378/S (ADDFHX4TR)                                      0.18       0.57 r
  U289/S (ADDFHX2TR)                                      0.17       0.74 r
  mult_x_1_clk_r_REG127_S1/D (DFFHQX4TR)                  0.00       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  clock uncertainty                                      -0.10       0.80
  mult_x_1_clk_r_REG127_S1/CK (DFFHQX4TR)                 0.00       0.80 r
  library setup time                                     -0.06       0.74
  data required time                                                 0.74
  --------------------------------------------------------------------------
  data required time                                                 0.74
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
