$version Generated by VerilatedVcd $end
$date Thu Oct 10 14:14:23 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  8 % cacheLine_access_map_i [7:0] $end
  $var wire  1 # clk_i $end
  $var wire  1 $ rstn_i $end
  $scope module plru_impl $end
   $var wire  8 % cacheLine_access_map_i [7:0] $end
   $var wire  1 # clk_i $end
   $var wire  1 ( plru_node0_old_cacheLine_access $end
   $var wire  1 ) plru_node1_old_cacheLine_access $end
   $var wire  1 * plru_node2_old_cacheLine_access $end
   $var wire  1 + plru_node3_old_cacheLine_access $end
   $var wire  1 , plru_node4_old_cacheLine_access $end
   $var wire  1 - plru_node5_old_cacheLine_access $end
   $var wire  1 . plru_node6_old_cacheLine_access $end
   $var wire  1 / plru_node7_old_cacheLine_access $end
   $var wire  7 & plru_node_state_In [6:0] $end
   $var wire  7 ' plru_node_state_Q [6:0] $end
   $var wire  1 $ rstn_i $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000 %
b0000000 &
b0000000 '
0(
0)
0*
0+
0,
0-
0.
0/
#1
1#
#2
0#
1$
#3
1#
b00000001 %
b1010001 &
1(
1,
1.
#4
0#
b00000000 %
b0000000 &
0(
0,
0.
#5
1#
b00000010 %
b1010000 &
1,
1.
#6
0#
b00000000 %
b0000000 &
0,
0.
#7
1#
b00000100 %
b1000010 &
1)
1.
#8
0#
b00000000 %
b0000000 &
0)
0.
#9
1#
b00001000 %
b1000000 &
1.
#10
0#
b00000000 %
b0000000 &
0.
#11
1#
b00010000 %
b0100100 &
1*
1-
#12
0#
b00000000 %
b0000000 &
0*
0-
#13
1#
b00100000 %
b0100000 &
1-
#14
0#
b00000000 %
b0000000 &
0-
#15
1#
b01000000 %
b0001000 &
1+
#16
0#
b00000000 %
b0000000 &
0+
#17
1#
b10000000 %
#18
0#
b00000000 %
#19
1#
#20
0#
#21
1#
