# VHDL-Projects

This work was made for the exam of Architecture of Computer Systems (University of Naples Federico II).

It contains the following projects : 

- Multiplexer 2:1, 4:1, 8:1
- Seven Segment Display
- Flip Flop D Edge Triggered (both rising and falling edge) and Master Slave
- Ripple Carry Adder, Full Adder, Half Adder
- Circular Shift Register
- Serial and parallel counters with Flip Flop T
- Arbiter 2/3
- Digital Clock HH/MM/SS
- Carry Save Adder
- Robertson Multiplier
- UART
- MIC1
- Omega Network

Some of them have been synthesized on the Nexys2 Spartan 3E FPGA.

Please rate this repo if you find it useful.

Post Scriptum:

For the implementation of the Bin2Bcd converter refer to:
https://stackoverflow.com/questions/39548841/16bit-to-bcd-conversion



