 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:07:27 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32lvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)
    saed32hvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          1775
Number of cells:                         1592
Number of combinational cells:           1391
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        198
Number of references:                      79

Combinational area:               3029.904786
Buf/Inv area:                      285.403713
Noncombinational area:            1293.084713
Macro/Black Box area:                0.000000
Net Interconnect area:            1063.039216

Total cell area:                  4322.989499
Total area:                       5386.028715
1
