{
  "module_name": "exynos5420.h",
  "hash_id": "827282858af479a881f0505053dbbd03ffb9b7bf24db7063334f0aef5d64f81b",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos5420.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5420_H\n#define _DT_BINDINGS_CLOCK_EXYNOS_5420_H\n\n \n#define CLK_FIN_PLL\t\t1\n#define CLK_FOUT_APLL\t\t2\n#define CLK_FOUT_CPLL\t\t3\n#define CLK_FOUT_DPLL\t\t4\n#define CLK_FOUT_EPLL\t\t5\n#define CLK_FOUT_RPLL\t\t6\n#define CLK_FOUT_IPLL\t\t7\n#define CLK_FOUT_SPLL\t\t8\n#define CLK_FOUT_VPLL\t\t9\n#define CLK_FOUT_MPLL\t\t10\n#define CLK_FOUT_BPLL\t\t11\n#define CLK_FOUT_KPLL\t\t12\n#define CLK_ARM_CLK\t\t13\n#define CLK_KFC_CLK\t\t14\n\n \n#define CLK_SCLK_UART0\t\t128\n#define CLK_SCLK_UART1\t\t129\n#define CLK_SCLK_UART2\t\t130\n#define CLK_SCLK_UART3\t\t131\n#define CLK_SCLK_MMC0\t\t132\n#define CLK_SCLK_MMC1\t\t133\n#define CLK_SCLK_MMC2\t\t134\n#define CLK_SCLK_SPI0\t\t135\n#define CLK_SCLK_SPI1\t\t136\n#define CLK_SCLK_SPI2\t\t137\n#define CLK_SCLK_I2S1\t\t138\n#define CLK_SCLK_I2S2\t\t139\n#define CLK_SCLK_PCM1\t\t140\n#define CLK_SCLK_PCM2\t\t141\n#define CLK_SCLK_SPDIF\t\t142\n#define CLK_SCLK_HDMI\t\t143\n#define CLK_SCLK_PIXEL\t\t144\n#define CLK_SCLK_DP1\t\t145\n#define CLK_SCLK_MIPI1\t\t146\n#define CLK_SCLK_FIMD1\t\t147\n#define CLK_SCLK_MAUDIO0\t148\n#define CLK_SCLK_MAUPCM0\t149\n#define CLK_SCLK_USBD300\t150\n#define CLK_SCLK_USBD301\t151\n#define CLK_SCLK_USBPHY300\t152\n#define CLK_SCLK_USBPHY301\t153\n#define CLK_SCLK_UNIPRO\t\t154\n#define CLK_SCLK_PWM\t\t155\n#define CLK_SCLK_GSCL_WA\t156\n#define CLK_SCLK_GSCL_WB\t157\n#define CLK_SCLK_HDMIPHY\t158\n#define CLK_MAU_EPLL\t\t159\n#define CLK_SCLK_HSIC_12M\t160\n#define CLK_SCLK_MPHY_IXTAL24\t161\n#define CLK_SCLK_BPLL\t\t162\n\n \n#define CLK_UART0\t\t257\n#define CLK_UART1\t\t258\n#define CLK_UART2\t\t259\n#define CLK_UART3\t\t260\n#define CLK_I2C0\t\t261\n#define CLK_I2C1\t\t262\n#define CLK_I2C2\t\t263\n#define CLK_I2C3\t\t264\n#define CLK_USI0\t\t265\n#define CLK_USI1\t\t266\n#define CLK_USI2\t\t267\n#define CLK_USI3\t\t268\n#define CLK_I2C_HDMI\t\t269\n#define CLK_TSADC\t\t270\n#define CLK_SPI0\t\t271\n#define CLK_SPI1\t\t272\n#define CLK_SPI2\t\t273\n#define CLK_KEYIF\t\t274\n#define CLK_I2S1\t\t275\n#define CLK_I2S2\t\t276\n#define CLK_PCM1\t\t277\n#define CLK_PCM2\t\t278\n#define CLK_PWM\t\t\t279\n#define CLK_SPDIF\t\t280\n#define CLK_USI4\t\t281\n#define CLK_USI5\t\t282\n#define CLK_USI6\t\t283\n#define CLK_ACLK66_PSGEN\t300\n#define CLK_CHIPID\t\t301\n#define CLK_SYSREG\t\t302\n#define CLK_TZPC0\t\t303\n#define CLK_TZPC1\t\t304\n#define CLK_TZPC2\t\t305\n#define CLK_TZPC3\t\t306\n#define CLK_TZPC4\t\t307\n#define CLK_TZPC5\t\t308\n#define CLK_TZPC6\t\t309\n#define CLK_TZPC7\t\t310\n#define CLK_TZPC8\t\t311\n#define CLK_TZPC9\t\t312\n#define CLK_HDMI_CEC\t\t313\n#define CLK_SECKEY\t\t314\n#define CLK_MCT\t\t\t315\n#define CLK_WDT\t\t\t316\n#define CLK_RTC\t\t\t317\n#define CLK_TMU\t\t\t318\n#define CLK_TMU_GPU\t\t319\n#define CLK_PCLK66_GPIO\t\t330\n#define CLK_ACLK200_FSYS2\t350\n#define CLK_MMC0\t\t351\n#define CLK_MMC1\t\t352\n#define CLK_MMC2\t\t353\n#define CLK_SROMC\t\t354\n#define CLK_UFS\t\t\t355\n#define CLK_ACLK200_FSYS\t360\n#define CLK_TSI\t\t\t361\n#define CLK_PDMA0\t\t362\n#define CLK_PDMA1\t\t363\n#define CLK_RTIC\t\t364\n#define CLK_USBH20\t\t365\n#define CLK_USBD300\t\t366\n#define CLK_USBD301\t\t367\n#define CLK_ACLK400_MSCL\t380\n#define CLK_MSCL0\t\t381\n#define CLK_MSCL1\t\t382\n#define CLK_MSCL2\t\t383\n#define CLK_SMMU_MSCL0\t\t384\n#define CLK_SMMU_MSCL1\t\t385\n#define CLK_SMMU_MSCL2\t\t386\n#define CLK_ACLK333\t\t400\n#define CLK_MFC\t\t\t401\n#define CLK_SMMU_MFCL\t\t402\n#define CLK_SMMU_MFCR\t\t403\n#define CLK_ACLK200_DISP1\t410\n#define CLK_DSIM1\t\t411\n#define CLK_DP1\t\t\t412\n#define CLK_HDMI\t\t413\n#define CLK_ACLK300_DISP1\t420\n#define CLK_FIMD1\t\t421\n#define CLK_SMMU_FIMD1M0\t422\n#define CLK_SMMU_FIMD1M1\t423\n#define CLK_ACLK166\t\t430\n#define CLK_MIXER\t\t431\n#define CLK_ACLK266\t\t440\n#define CLK_ROTATOR\t\t441\n#define CLK_MDMA1\t\t442\n#define CLK_SMMU_ROTATOR\t443\n#define CLK_SMMU_MDMA1\t\t444\n#define CLK_ACLK300_JPEG\t450\n#define CLK_JPEG\t\t451\n#define CLK_JPEG2\t\t452\n#define CLK_SMMU_JPEG\t\t453\n#define CLK_SMMU_JPEG2\t\t454\n#define CLK_ACLK300_GSCL\t460\n#define CLK_SMMU_GSCL0\t\t461\n#define CLK_SMMU_GSCL1\t\t462\n#define CLK_GSCL_WA\t\t463\n#define CLK_GSCL_WB\t\t464\n#define CLK_GSCL0\t\t465\n#define CLK_GSCL1\t\t466\n#define CLK_FIMC_3AA\t\t467\n#define CLK_ACLK266_G2D\t\t470\n#define CLK_SSS\t\t\t471\n#define CLK_SLIM_SSS\t\t472\n#define CLK_MDMA0\t\t473\n#define CLK_ACLK333_G2D\t\t480\n#define CLK_G2D\t\t\t481\n#define CLK_ACLK333_432_GSCL\t490\n#define CLK_SMMU_3AA\t\t491\n#define CLK_SMMU_FIMCL0\t\t492\n#define CLK_SMMU_FIMCL1\t\t493\n#define CLK_SMMU_FIMCL3\t\t494\n#define CLK_FIMC_LITE3\t\t495\n#define CLK_FIMC_LITE0\t\t496\n#define CLK_FIMC_LITE1\t\t497\n#define CLK_ACLK_G3D\t\t500\n#define CLK_G3D\t\t\t501\n#define CLK_SMMU_MIXER\t\t502\n#define CLK_SMMU_G2D\t\t503\n#define CLK_SMMU_MDMA0\t\t504\n#define CLK_MC\t\t\t505\n#define CLK_TOP_RTC\t\t506\n#define CLK_SCLK_UART_ISP\t510\n#define CLK_SCLK_SPI0_ISP\t511\n#define CLK_SCLK_SPI1_ISP\t512\n#define CLK_SCLK_PWM_ISP\t513\n#define CLK_SCLK_ISP_SENSOR0\t514\n#define CLK_SCLK_ISP_SENSOR1\t515\n#define CLK_SCLK_ISP_SENSOR2\t516\n#define CLK_ACLK432_SCALER\t517\n#define CLK_ACLK432_CAM\t\t518\n#define CLK_ACLK_FL1550_CAM\t519\n#define CLK_ACLK550_CAM\t\t520\n#define CLK_CLKM_PHY0\t\t521\n#define CLK_CLKM_PHY1\t\t522\n#define CLK_ACLK_PPMU_DREX0_0\t523\n#define CLK_ACLK_PPMU_DREX0_1\t524\n#define CLK_ACLK_PPMU_DREX1_0\t525\n#define CLK_ACLK_PPMU_DREX1_1\t526\n#define CLK_PCLK_PPMU_DREX0_0\t527\n#define CLK_PCLK_PPMU_DREX0_1\t528\n#define CLK_PCLK_PPMU_DREX1_0\t529\n#define CLK_PCLK_PPMU_DREX1_1\t530\n\n \n#define CLK_MOUT_HDMI\t\t640\n#define CLK_MOUT_G3D\t\t641\n#define CLK_MOUT_VPLL\t\t642\n#define CLK_MOUT_MAUDIO0\t643\n#define CLK_MOUT_USER_ACLK333\t644\n#define CLK_MOUT_SW_ACLK333\t645\n#define CLK_MOUT_USER_ACLK200_DISP1\t646\n#define CLK_MOUT_SW_ACLK200\t647\n#define CLK_MOUT_USER_ACLK300_DISP1     648\n#define CLK_MOUT_SW_ACLK300     649\n#define CLK_MOUT_USER_ACLK400_DISP1     650\n#define CLK_MOUT_SW_ACLK400     651\n#define CLK_MOUT_USER_ACLK300_GSCL\t652\n#define CLK_MOUT_SW_ACLK300_GSCL\t653\n#define CLK_MOUT_MCLK_CDREX\t654\n#define CLK_MOUT_BPLL\t\t655\n#define CLK_MOUT_MX_MSPLL_CCORE\t656\n#define CLK_MOUT_EPLL\t\t657\n#define CLK_MOUT_MAU_EPLL\t658\n#define CLK_MOUT_USER_MAU_EPLL\t659\n#define CLK_MOUT_SCLK_SPLL\t660\n#define CLK_MOUT_MX_MSPLL_CCORE_PHY\t661\n#define CLK_MOUT_SW_ACLK_G3D\t662\n#define CLK_MOUT_APLL\t\t663\n#define CLK_MOUT_MSPLL_CPU\t664\n#define CLK_MOUT_KPLL\t\t665\n#define CLK_MOUT_MSPLL_KFC\t666\n\n\n \n#define CLK_DOUT_PIXEL\t\t768\n#define CLK_DOUT_ACLK400_WCORE\t769\n#define CLK_DOUT_ACLK400_ISP\t770\n#define CLK_DOUT_ACLK400_MSCL\t771\n#define CLK_DOUT_ACLK200\t772\n#define CLK_DOUT_ACLK200_FSYS2\t773\n#define CLK_DOUT_ACLK100_NOC\t774\n#define CLK_DOUT_PCLK200_FSYS\t775\n#define CLK_DOUT_ACLK200_FSYS\t776\n#define CLK_DOUT_ACLK333_432_GSCL\t777\n#define CLK_DOUT_ACLK333_432_ISP\t778\n#define CLK_DOUT_ACLK66\t\t779\n#define CLK_DOUT_ACLK333_432_ISP0\t780\n#define CLK_DOUT_ACLK266\t781\n#define CLK_DOUT_ACLK166\t782\n#define CLK_DOUT_ACLK333\t783\n#define CLK_DOUT_ACLK333_G2D\t784\n#define CLK_DOUT_ACLK266_G2D\t785\n#define CLK_DOUT_ACLK_G3D\t786\n#define CLK_DOUT_ACLK300_JPEG\t787\n#define CLK_DOUT_ACLK300_DISP1\t788\n#define CLK_DOUT_ACLK300_GSCL\t789\n#define CLK_DOUT_ACLK400_DISP1\t790\n#define CLK_DOUT_PCLK_CDREX\t791\n#define CLK_DOUT_SCLK_CDREX\t792\n#define CLK_DOUT_ACLK_CDREX1\t793\n#define CLK_DOUT_CCLK_DREX0\t794\n#define CLK_DOUT_CLK2X_PHY0\t795\n#define CLK_DOUT_PCLK_CORE_MEM\t796\n#define CLK_FF_DOUT_SPLL2\t797\n#define CLK_DOUT_PCLK_DREX0\t798\n#define CLK_DOUT_PCLK_DREX1\t799\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}