<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock interconnect - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-interconnect"><a class="header" href="#clock-interconnect">Clock interconnect</a></h1>
<h2 id="tile-clk_s_v"><a class="header" href="#tile-clk_s_v">Tile CLK_S_V</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-gclk_int"><a class="header" href="#switchbox-gclk_int">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H1[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H1[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H1[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H1[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H6[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H6[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H6[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes HEX_H6[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes LH[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes LH[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes LH[6]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[6]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes LH[9]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[9]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes IMUX_BUFGCE_CE[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V switchbox GCLK_INT muxes IMUX_BUFGCE_CE[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io0"><a class="header" href="#bel-gclk_io0">Bel GCLK_IO[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V bel GCLK_IO[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io1"><a class="header" href="#bel-gclk_io1">Bel GCLK_IO[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V bel GCLK_IO[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg0"><a class="header" href="#bel-bufg0">Bel BUFG[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V bel BUFG[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg1"><a class="header" href="#bel-bufg1">Bel BUFG[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V bel BUFG[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td><td>BUFG[0].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td><td>BUFG[1].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[0]</td><td>BUFG[0].CE</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[1]</td><td>BUFG[1].CE</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[0]</td><td>BUFG[0].OUT</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[1]</td><td>BUFG[1].OUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[0]</td><td>GCLK_IO[0].GCLKOUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[1]</td><td>GCLK_IO[1].GCLKOUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V rect CLK[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V rect CLK[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][1]</a>
</td>
<td title="R0.F1.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][0]</a>
</td>
<td title="R0.F2.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][2]</a>
</td>
<td title="R0.F3.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][3]</a>
</td>
<td title="R0.F4.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][4]</a>
</td>
<td title="R0.F5.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][6]</a>
</td>
<td title="R0.F6.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][5]</a>
</td>
<td title="R0.F7.B17">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[0]">~GCLK_INT:DRIVE.0.HEX_H1[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][1]</a>
</td>
<td title="R0.F1.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][0]</a>
</td>
<td title="R0.F2.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][2]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][3]</a>
</td>
<td title="R0.F4.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][4]</a>
</td>
<td title="R0.F5.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][6]</a>
</td>
<td title="R0.F6.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][5]</a>
</td>
<td title="R0.F7.B16">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[1]">~GCLK_INT:DRIVE.0.HEX_H1[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][1]</a>
</td>
<td title="R0.F1.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][0]</a>
</td>
<td title="R0.F2.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][2]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][3]</a>
</td>
<td title="R0.F4.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][4]</a>
</td>
<td title="R0.F5.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][6]</a>
</td>
<td title="R0.F6.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][5]</a>
</td>
<td title="R0.F7.B15">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[2]">~GCLK_INT:DRIVE.0.HEX_H1[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][1]</a>
</td>
<td title="R0.F1.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][0]</a>
</td>
<td title="R0.F2.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][2]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][3]</a>
</td>
<td title="R0.F4.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][4]</a>
</td>
<td title="R0.F5.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][6]</a>
</td>
<td title="R0.F6.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][5]</a>
</td>
<td title="R0.F7.B14">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[3]">~GCLK_INT:DRIVE.0.HEX_H1[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][1]</a>
</td>
<td title="R0.F1.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][0]</a>
</td>
<td title="R0.F2.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][2]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][3]</a>
</td>
<td title="R0.F4.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][4]</a>
</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][6]</a>
</td>
<td title="R0.F6.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][5]</a>
</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[0]">~GCLK_INT:DRIVE.0.HEX_H6[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][1]</a>
</td>
<td title="R0.F1.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][0]</a>
</td>
<td title="R0.F2.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][2]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][3]</a>
</td>
<td title="R0.F4.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][4]</a>
</td>
<td title="R0.F5.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][6]</a>
</td>
<td title="R0.F6.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][5]</a>
</td>
<td title="R0.F7.B12">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[1]">~GCLK_INT:DRIVE.0.HEX_H6[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][1]</a>
</td>
<td title="R0.F1.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][0]</a>
</td>
<td title="R0.F2.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][2]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][3]</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][4]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][6]</a>
</td>
<td title="R0.F6.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][5]</a>
</td>
<td title="R0.F7.B11">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[2]">~GCLK_INT:DRIVE.0.HEX_H6[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][1]</a>
</td>
<td title="R0.F1.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][0]</a>
</td>
<td title="R0.F2.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][2]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][3]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][4]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][6]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][5]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[3]">~GCLK_INT:DRIVE.0.HEX_H6[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][0]</a>
</td>
<td title="R0.F1.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][4]</a>
</td>
<td title="R0.F2.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][3]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][2]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][1]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][6]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][5]</a>
</td>
<td title="R0.F7.B9">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][0]</a>
</td>
<td title="R0.F1.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][4]</a>
</td>
<td title="R0.F2.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][3]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][2]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][6]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][5]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][0]</a>
</td>
<td title="R0.F1.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][1]</a>
</td>
<td title="R0.F2.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][2]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][3]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][4]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][5]</a>
</td>
<td title="R0.F6.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][0]</a>
</td>
<td title="R0.F7.B7">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][1]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[1]</a>
</td>
<td title="R0.F1.B6">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[2]</a>
</td>
<td title="R0.F2.B6">
<a href="#tile-virtex-CLK_S_V-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex-CLK_S_V-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][0]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[4]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][0]</a>
</td>
<td title="R0.F1.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][4]</a>
</td>
<td title="R0.F2.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][3]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][2]</a>
</td>
<td title="R0.F4.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][1]</a>
</td>
<td title="R0.F5.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][6]</a>
</td>
<td title="R0.F6.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][5]</a>
</td>
<td title="R0.F7.B5">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][2]</a>
</td>
<td title="R0.F1.B4">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][3]</a>
</td>
<td title="R0.F2.B4">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][4]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][5]</a>
</td>
<td title="R0.F4.B4">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][6]</a>
</td>
<td title="R0.F5.B4">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][6]</a>
</td>
<td title="R0.F6.B4">
<a href="#tile-virtex-CLK_S_V-BUFG[0]:INV.CE">BUFG[0]:INV.CE</a>
</td>
<td title="R0.F7.B4">
<a href="#tile-virtex-CLK_S_V-BUFG[1]:INV.CE">BUFG[1]:INV.CE</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[0]</a>
</td>
<td title="R0.F1.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[1]</a>
</td>
<td title="R0.F2.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[2]</a>
</td>
<td title="R0.F3.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[3]</a>
</td>
<td title="R0.F4.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[4]</a>
</td>
<td title="R0.F5.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[0]</a>
</td>
<td title="R0.F6.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][1]</a>
</td>
<td title="R0.F7.B3">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][1]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][2]</a>
</td>
<td title="R0.F1.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][9]</a>
</td>
<td title="R0.F2.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][4]</a>
</td>
<td title="R0.F3.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][5]</a>
</td>
<td title="R0.F4.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][8]</a>
</td>
<td title="R0.F5.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][7]</a>
</td>
<td title="R0.F6.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][6]</a>
</td>
<td title="R0.F7.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][2]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][0]</a>
</td>
<td title="R0.F1.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][4]</a>
</td>
<td title="R0.F2.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][3]</a>
</td>
<td title="R0.F3.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][2]</a>
</td>
<td title="R0.F4.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][1]</a>
</td>
<td title="R0.F5.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][6]</a>
</td>
<td title="R0.F6.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][5]</a>
</td>
<td title="R0.F7.B1">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R0.F0.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][9]</a>
</td>
<td title="R0.F1.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][4]</a>
</td>
<td title="R0.F2.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][5]</a>
</td>
<td title="R0.F3.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][8]</a>
</td>
<td title="R0.F4.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][7]</a>
</td>
<td title="R0.F5.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][6]</a>
</td>
<td title="R0.F6.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][3]</a>
</td>
<td title="R0.F7.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][3]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_V rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="2">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
</tr>

</thead>

<tbody>
<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[0]</a>
</td>
<td title="R1.F1.B2">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[1]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R1.F0.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[0]</a>
</td>
<td title="R1.F1.B0">
<a href="#tile-virtex-CLK_S_V-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[1]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</th>
<th>0.F2.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-BUFG[0]:INV.CE">BUFG[0]:INV.CE</th>
<th>0.F6.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-BUFG[1]:INV.CE">BUFG[1]:INV.CE</th>
<th>0.F7.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</th>
<th>0.F7.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</th>
<th>0.F7.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</th>
<th>0.F7.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[0]">GCLK_INT:DRIVE.0.HEX_H1[0]</th>
<th>0.F7.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[1]">GCLK_INT:DRIVE.0.HEX_H1[1]</th>
<th>0.F7.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[2]">GCLK_INT:DRIVE.0.HEX_H1[2]</th>
<th>0.F7.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H1[3]">GCLK_INT:DRIVE.0.HEX_H1[3]</th>
<th>0.F7.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[0]">GCLK_INT:DRIVE.0.HEX_H6[0]</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[1]">GCLK_INT:DRIVE.0.HEX_H6[1]</th>
<th>0.F7.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[2]">GCLK_INT:DRIVE.0.HEX_H6[2]</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:DRIVE.0.HEX_H6[3]">GCLK_INT:DRIVE.0.HEX_H6[3]</th>
<th>0.F7.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0]</th>
<th>0.F5.B17</th>
<th>0.F6.B17</th>
<th>0.F4.B17</th>
<th>0.F3.B17</th>
<th>0.F2.B17</th>
<th>0.F0.B17</th>
<th>0.F1.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1]</th>
<th>0.F5.B16</th>
<th>0.F6.B16</th>
<th>0.F4.B16</th>
<th>0.F3.B16</th>
<th>0.F2.B16</th>
<th>0.F0.B16</th>
<th>0.F1.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2]</th>
<th>0.F5.B15</th>
<th>0.F6.B15</th>
<th>0.F4.B15</th>
<th>0.F3.B15</th>
<th>0.F2.B15</th>
<th>0.F0.B15</th>
<th>0.F1.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3]</th>
<th>0.F5.B14</th>
<th>0.F6.B14</th>
<th>0.F4.B14</th>
<th>0.F3.B14</th>
<th>0.F2.B14</th>
<th>0.F0.B14</th>
<th>0.F1.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0]</th>
<th>0.F5.B13</th>
<th>0.F6.B13</th>
<th>0.F4.B13</th>
<th>0.F3.B13</th>
<th>0.F2.B13</th>
<th>0.F0.B13</th>
<th>0.F1.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1]</th>
<th>0.F5.B12</th>
<th>0.F6.B12</th>
<th>0.F4.B12</th>
<th>0.F3.B12</th>
<th>0.F2.B12</th>
<th>0.F0.B12</th>
<th>0.F1.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2]</th>
<th>0.F5.B11</th>
<th>0.F6.B11</th>
<th>0.F4.B11</th>
<th>0.F3.B11</th>
<th>0.F2.B11</th>
<th>0.F0.B11</th>
<th>0.F1.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3]</th>
<th>0.F5.B10</th>
<th>0.F6.B10</th>
<th>0.F4.B10</th>
<th>0.F3.B10</th>
<th>0.F2.B10</th>
<th>0.F0.B10</th>
<th>0.F1.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]</th>
<th>0.F5.B4</th>
<th>0.F3.B4</th>
<th>0.F2.B4</th>
<th>0.F1.B4</th>
<th>0.F0.B4</th>
<th>0.F7.B7</th>
<th>0.F6.B7</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]</th>
<th>0.F4.B4</th>
<th>0.F5.B7</th>
<th>0.F4.B7</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
<th>0.F1.B7</th>
<th>0.F0.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[2]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[2]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[3]</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[3]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]</th>
<th>0.F1.B2</th>
<th>0.F4.B2</th>
<th>0.F5.B2</th>
<th>0.F6.B2</th>
<th>0.F3.B2</th>
<th>0.F2.B2</th>
<th>0.F6.B0</th>
<th>0.F0.B2</th>
<th>0.F6.B3</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]</th>
<th>0.F0.B0</th>
<th>0.F3.B0</th>
<th>0.F4.B0</th>
<th>0.F5.B0</th>
<th>0.F2.B0</th>
<th>0.F1.B0</th>
<th>0.F7.B0</th>
<th>0.F7.B2</th>
<th>0.F7.B3</th>
<th>0.F5.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0]</th>
<th>0.F5.B5</th>
<th>0.F6.B5</th>
<th>0.F1.B5</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
<th>0.F4.B5</th>
<th>0.F0.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3]</th>
<th>0.F5.B1</th>
<th>0.F6.B1</th>
<th>0.F1.B1</th>
<th>0.F2.B1</th>
<th>0.F3.B1</th>
<th>0.F4.B1</th>
<th>0.F0.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6]</th>
<th>0.F5.B8</th>
<th>0.F6.B8</th>
<th>0.F1.B8</th>
<th>0.F2.B8</th>
<th>0.F3.B8</th>
<th>0.F4.B8</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9]</th>
<th>0.F5.B9</th>
<th>0.F6.B9</th>
<th>0.F1.B9</th>
<th>0.F2.B9</th>
<th>0.F3.B9</th>
<th>0.F4.B9</th>
<th>0.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_LOCKED</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_LOCKED</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY</th>
<th>0.F4.B3</th>
<th>0.F3.B3</th>
<th>0.F2.B3</th>
<th>0.F1.B3</th>
<th>0.F0.B3</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY</th>
<th>0.F6.B6</th>
<th>0.F7.B6</th>
<th>0.F1.B6</th>
<th>0.F0.B6</th>
<th>0.F5.B3</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_V-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF</th>
<th>1.F1.B0</th>
<th>1.F0.B0</th>
</tr>

<tr><th id="tile-virtex-CLK_S_V-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF</th>
<th>1.F1.B2</th>
<th>1.F0.B2</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VREF_HV</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_s_ve_4dll"><a class="header" href="#tile-clk_s_ve_4dll">Tile CLK_S_VE_4DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-1"><a class="header" href="#switchbox-gclk_int-1">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H1[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H1[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H1[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H1[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H6[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H6[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H6[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes HEX_H6[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes LH[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes LH[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes LH[6]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[6]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes LH[9]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[9]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io0-1"><a class="header" href="#bel-gclk_io0-1">Bel GCLK_IO[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL bel GCLK_IO[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io1-1"><a class="header" href="#bel-gclk_io1-1">Bel GCLK_IO[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL bel GCLK_IO[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg0-1"><a class="header" href="#bel-bufg0-1">Bel BUFG[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL bel BUFG[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg1-1"><a class="header" href="#bel-bufg1-1">Bel BUFG[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL bel BUFG[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb0"><a class="header" href="#bel-iofb0">Bel IOFB[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL bel IOFB[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb1"><a class="header" href="#bel-iofb1">Bel IOFB[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL bel IOFB[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td><td>BUFG[0].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td><td>BUFG[1].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[0]</td><td>BUFG[0].CE</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[1]</td><td>BUFG[1].CE</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[0]</td><td>BUFG[0].OUT</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[1]</td><td>BUFG[1].OUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[0]</td><td>GCLK_IO[0].GCLKOUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[1]</td><td>GCLK_IO[1].GCLKOUT</td></tr>

<tr><td>CELL.OUT_IOFB[0]</td><td>IOFB[0].O</td></tr>

<tr><td>CELL.OUT_IOFB[1]</td><td>IOFB[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL rect CLK[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL rect CLK[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][2]</a>
</td>
<td title="R0.F1.B17">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][3]</a>
</td>
<td title="R0.F2.B17">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][1]</a>
</td>
<td title="R0.F3.B17">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][0]</a>
</td>
<td title="R0.F4.B17">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][5]</a>
</td>
<td title="R0.F5.B17">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B17">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">~GCLK_INT:DRIVE.0.HEX_H1[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][2]</a>
</td>
<td title="R0.F1.B16">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][3]</a>
</td>
<td title="R0.F2.B16">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][1]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][0]</a>
</td>
<td title="R0.F4.B16">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][5]</a>
</td>
<td title="R0.F5.B16">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B16">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">~GCLK_INT:DRIVE.0.HEX_H1[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][2]</a>
</td>
<td title="R0.F1.B15">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][3]</a>
</td>
<td title="R0.F2.B15">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][0]</a>
</td>
<td title="R0.F4.B15">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][5]</a>
</td>
<td title="R0.F5.B15">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B15">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">~GCLK_INT:DRIVE.0.HEX_H1[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][2]</a>
</td>
<td title="R0.F1.B14">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][3]</a>
</td>
<td title="R0.F2.B14">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][0]</a>
</td>
<td title="R0.F4.B14">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][5]</a>
</td>
<td title="R0.F5.B14">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B14">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">~GCLK_INT:DRIVE.0.HEX_H1[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][2]</a>
</td>
<td title="R0.F1.B13">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][3]</a>
</td>
<td title="R0.F2.B13">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][1]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][0]</a>
</td>
<td title="R0.F4.B13">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][5]</a>
</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">~GCLK_INT:DRIVE.0.HEX_H6[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][2]</a>
</td>
<td title="R0.F1.B12">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][3]</a>
</td>
<td title="R0.F2.B12">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][1]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][0]</a>
</td>
<td title="R0.F4.B12">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][5]</a>
</td>
<td title="R0.F5.B12">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B12">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">~GCLK_INT:DRIVE.0.HEX_H6[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][2]</a>
</td>
<td title="R0.F1.B11">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][3]</a>
</td>
<td title="R0.F2.B11">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][1]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][0]</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][5]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">~GCLK_INT:DRIVE.0.HEX_H6[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][2]</a>
</td>
<td title="R0.F1.B10">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][3]</a>
</td>
<td title="R0.F2.B10">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][1]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][5]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B10">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">~GCLK_INT:DRIVE.0.HEX_H6[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][2]</a>
</td>
<td title="R0.F1.B9">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][3]</a>
</td>
<td title="R0.F2.B9">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][0]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][5]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B9">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][2]</a>
</td>
<td title="R0.F1.B8">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][3]</a>
</td>
<td title="R0.F2.B8">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][1]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][0]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][5]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B8">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][0]</a>
</td>
<td title="R0.F1.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][1]</a>
</td>
<td title="R0.F2.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][2]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][3]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][4]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][5]</a>
</td>
<td title="R0.F6.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][0]</a>
</td>
<td title="R0.F7.B7">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][1]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[1]</a>
</td>
<td title="R0.F1.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[2]</a>
</td>
<td title="R0.F2.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][0]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[4]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][2]</a>
</td>
<td title="R0.F1.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][3]</a>
</td>
<td title="R0.F2.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][0]</a>
</td>
<td title="R0.F4.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][5]</a>
</td>
<td title="R0.F5.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][4]</a>
</td>
<td title="R0.F6.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][2]</a>
</td>
<td title="R0.F7.B5">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][2]</a>
</td>
<td title="R0.F1.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][3]</a>
</td>
<td title="R0.F2.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][4]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][5]</a>
</td>
<td title="R0.F4.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][6]</a>
</td>
<td title="R0.F5.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][6]</a>
</td>
<td title="R0.F6.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</a>
</td>
<td title="R0.F7.B4">
<a href="#tile-virtex-CLK_S_VE_4DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[0]</a>
</td>
<td title="R0.F1.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[1]</a>
</td>
<td title="R0.F2.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[2]</a>
</td>
<td title="R0.F3.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[3]</a>
</td>
<td title="R0.F4.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[4]</a>
</td>
<td title="R0.F5.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[0]</a>
</td>
<td title="R0.F6.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][1]</a>
</td>
<td title="R0.F7.B3">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][1]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][3]</a>
</td>
<td title="R0.F1.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][9]</a>
</td>
<td title="R0.F2.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][4]</a>
</td>
<td title="R0.F3.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][5]</a>
</td>
<td title="R0.F4.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][8]</a>
</td>
<td title="R0.F5.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][7]</a>
</td>
<td title="R0.F6.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][6]</a>
</td>
<td title="R0.F7.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][3]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][2]</a>
</td>
<td title="R0.F1.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][3]</a>
</td>
<td title="R0.F2.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][1]</a>
</td>
<td title="R0.F3.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][0]</a>
</td>
<td title="R0.F4.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][5]</a>
</td>
<td title="R0.F5.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][4]</a>
</td>
<td title="R0.F6.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][10]</a>
</td>
<td title="R0.F7.B1">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R0.F0.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][9]</a>
</td>
<td title="R0.F1.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][4]</a>
</td>
<td title="R0.F2.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][5]</a>
</td>
<td title="R0.F3.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][8]</a>
</td>
<td title="R0.F4.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][7]</a>
</td>
<td title="R0.F5.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][6]</a>
</td>
<td title="R0.F6.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][2]</a>
</td>
<td title="R0.F7.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_4DLL rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[0]</a>
</td>
<td title="R1.F1.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[1]</a>
</td>
<td title="R1.F2.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[1]</a>
</td>
<td title="R1.F3.B2">
<a href="#tile-virtex-CLK_S_VE_4DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R1.F0.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[0]</a>
</td>
<td title="R1.F1.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[1]</a>
</td>
<td title="R1.F2.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[1]</a>
</td>
<td title="R1.F3.B0">
<a href="#tile-virtex-CLK_S_VE_4DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</th>
<th>0.F2.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</th>
<th>0.F6.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</th>
<th>0.F7.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</th>
<th>0.F7.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</th>
<th>0.F7.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</th>
<th>0.F7.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">GCLK_INT:DRIVE.0.HEX_H1[0]</th>
<th>0.F7.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">GCLK_INT:DRIVE.0.HEX_H1[1]</th>
<th>0.F7.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">GCLK_INT:DRIVE.0.HEX_H1[2]</th>
<th>0.F7.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">GCLK_INT:DRIVE.0.HEX_H1[3]</th>
<th>0.F7.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">GCLK_INT:DRIVE.0.HEX_H6[0]</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">GCLK_INT:DRIVE.0.HEX_H6[1]</th>
<th>0.F7.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">GCLK_INT:DRIVE.0.HEX_H6[2]</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">GCLK_INT:DRIVE.0.HEX_H6[3]</th>
<th>0.F7.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0]</th>
<th>0.F4.B17</th>
<th>0.F5.B17</th>
<th>0.F1.B17</th>
<th>0.F0.B17</th>
<th>0.F2.B17</th>
<th>0.F3.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1]</th>
<th>0.F4.B16</th>
<th>0.F5.B16</th>
<th>0.F1.B16</th>
<th>0.F0.B16</th>
<th>0.F2.B16</th>
<th>0.F3.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2]</th>
<th>0.F4.B15</th>
<th>0.F5.B15</th>
<th>0.F1.B15</th>
<th>0.F0.B15</th>
<th>0.F2.B15</th>
<th>0.F3.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3]</th>
<th>0.F4.B14</th>
<th>0.F5.B14</th>
<th>0.F1.B14</th>
<th>0.F0.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0]</th>
<th>0.F4.B13</th>
<th>0.F5.B13</th>
<th>0.F1.B13</th>
<th>0.F0.B13</th>
<th>0.F2.B13</th>
<th>0.F3.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1]</th>
<th>0.F4.B12</th>
<th>0.F5.B12</th>
<th>0.F1.B12</th>
<th>0.F0.B12</th>
<th>0.F2.B12</th>
<th>0.F3.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2]</th>
<th>0.F4.B11</th>
<th>0.F5.B11</th>
<th>0.F1.B11</th>
<th>0.F0.B11</th>
<th>0.F2.B11</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3]</th>
<th>0.F4.B10</th>
<th>0.F5.B10</th>
<th>0.F1.B10</th>
<th>0.F0.B10</th>
<th>0.F2.B10</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0]</th>
<th>0.F4.B5</th>
<th>0.F5.B5</th>
<th>0.F1.B5</th>
<th>0.F0.B5</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3]</th>
<th>0.F4.B1</th>
<th>0.F5.B1</th>
<th>0.F1.B1</th>
<th>0.F0.B1</th>
<th>0.F2.B1</th>
<th>0.F3.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6]</th>
<th>0.F4.B8</th>
<th>0.F5.B8</th>
<th>0.F1.B8</th>
<th>0.F0.B8</th>
<th>0.F2.B8</th>
<th>0.F3.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9]</th>
<th>0.F4.B9</th>
<th>0.F5.B9</th>
<th>0.F1.B9</th>
<th>0.F0.B9</th>
<th>0.F2.B9</th>
<th>0.F3.B9</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]</th>
<th>0.F5.B4</th>
<th>0.F3.B4</th>
<th>0.F2.B4</th>
<th>0.F1.B4</th>
<th>0.F0.B4</th>
<th>0.F7.B7</th>
<th>0.F6.B7</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]</th>
<th>0.F4.B4</th>
<th>0.F5.B7</th>
<th>0.F4.B7</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
<th>0.F1.B7</th>
<th>0.F0.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[2]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[2]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[3]</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[3]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]</th>
<th>0.F7.B0</th>
<th>0.F1.B2</th>
<th>0.F4.B2</th>
<th>0.F5.B2</th>
<th>0.F6.B2</th>
<th>0.F3.B2</th>
<th>0.F2.B2</th>
<th>0.F0.B2</th>
<th>0.F6.B0</th>
<th>0.F6.B3</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]</th>
<th>0.F6.B1</th>
<th>0.F0.B0</th>
<th>0.F3.B0</th>
<th>0.F4.B0</th>
<th>0.F5.B0</th>
<th>0.F2.B0</th>
<th>0.F1.B0</th>
<th>0.F7.B2</th>
<th>0.F6.B5</th>
<th>0.F7.B3</th>
<th>0.F5.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY</th>
<th>0.F4.B3</th>
<th>0.F3.B3</th>
<th>0.F2.B3</th>
<th>0.F1.B3</th>
<th>0.F0.B3</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY</th>
<th>0.F6.B6</th>
<th>0.F7.B6</th>
<th>0.F1.B6</th>
<th>0.F0.B6</th>
<th>0.F5.B3</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF</th>
<th>1.F1.B0</th>
<th>1.F0.B0</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF</th>
<th>1.F1.B2</th>
<th>1.F0.B2</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_4DLL-IOFB[0]:IBUF">IOFB[0]:IBUF</th>
<th>1.F2.B0</th>
<th>1.F3.B0</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_4DLL-IOFB[1]:IBUF">IOFB[1]:IBUF</th>
<th>1.F2.B2</th>
<th>1.F3.B2</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_s_ve_2dll"><a class="header" href="#tile-clk_s_ve_2dll">Tile CLK_S_VE_2DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-2"><a class="header" href="#switchbox-gclk_int-2">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H1[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H1[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H1[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H1[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H6[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H6[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H6[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes HEX_H6[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes LH[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes LH[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes LH[6]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[6]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes LH[9]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[9]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io0-2"><a class="header" href="#bel-gclk_io0-2">Bel GCLK_IO[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL bel GCLK_IO[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io1-2"><a class="header" href="#bel-gclk_io1-2">Bel GCLK_IO[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL bel GCLK_IO[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg0-2"><a class="header" href="#bel-bufg0-2">Bel BUFG[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL bel BUFG[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg1-2"><a class="header" href="#bel-bufg1-2">Bel BUFG[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL bel BUFG[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb0-1"><a class="header" href="#bel-iofb0-1">Bel IOFB[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL bel IOFB[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb1-1"><a class="header" href="#bel-iofb1-1">Bel IOFB[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL bel IOFB[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td><td>BUFG[0].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td><td>BUFG[1].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[0]</td><td>BUFG[0].CE</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[1]</td><td>BUFG[1].CE</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[0]</td><td>BUFG[0].OUT</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[1]</td><td>BUFG[1].OUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[0]</td><td>GCLK_IO[0].GCLKOUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[1]</td><td>GCLK_IO[1].GCLKOUT</td></tr>

<tr><td>CELL.OUT_IOFB[0]</td><td>IOFB[0].O</td></tr>

<tr><td>CELL.OUT_IOFB[1]</td><td>IOFB[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL rect CLK[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL rect CLK[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][2]</a>
</td>
<td title="R0.F1.B17">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][3]</a>
</td>
<td title="R0.F2.B17">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][1]</a>
</td>
<td title="R0.F3.B17">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][0]</a>
</td>
<td title="R0.F4.B17">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][5]</a>
</td>
<td title="R0.F5.B17">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B17">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">~GCLK_INT:DRIVE.0.HEX_H1[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][2]</a>
</td>
<td title="R0.F1.B16">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][3]</a>
</td>
<td title="R0.F2.B16">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][1]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][0]</a>
</td>
<td title="R0.F4.B16">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][5]</a>
</td>
<td title="R0.F5.B16">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B16">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">~GCLK_INT:DRIVE.0.HEX_H1[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][2]</a>
</td>
<td title="R0.F1.B15">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][3]</a>
</td>
<td title="R0.F2.B15">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][0]</a>
</td>
<td title="R0.F4.B15">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][5]</a>
</td>
<td title="R0.F5.B15">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B15">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">~GCLK_INT:DRIVE.0.HEX_H1[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][2]</a>
</td>
<td title="R0.F1.B14">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][3]</a>
</td>
<td title="R0.F2.B14">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][0]</a>
</td>
<td title="R0.F4.B14">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][5]</a>
</td>
<td title="R0.F5.B14">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B14">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">~GCLK_INT:DRIVE.0.HEX_H1[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][2]</a>
</td>
<td title="R0.F1.B13">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][3]</a>
</td>
<td title="R0.F2.B13">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][1]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][0]</a>
</td>
<td title="R0.F4.B13">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][5]</a>
</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">~GCLK_INT:DRIVE.0.HEX_H6[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][2]</a>
</td>
<td title="R0.F1.B12">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][3]</a>
</td>
<td title="R0.F2.B12">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][1]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][0]</a>
</td>
<td title="R0.F4.B12">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][5]</a>
</td>
<td title="R0.F5.B12">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B12">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">~GCLK_INT:DRIVE.0.HEX_H6[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][2]</a>
</td>
<td title="R0.F1.B11">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][3]</a>
</td>
<td title="R0.F2.B11">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][1]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][0]</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][5]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">~GCLK_INT:DRIVE.0.HEX_H6[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][2]</a>
</td>
<td title="R0.F1.B10">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][3]</a>
</td>
<td title="R0.F2.B10">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][1]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][5]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B10">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">~GCLK_INT:DRIVE.0.HEX_H6[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][2]</a>
</td>
<td title="R0.F1.B9">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][3]</a>
</td>
<td title="R0.F2.B9">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][0]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][5]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B9">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][2]</a>
</td>
<td title="R0.F1.B8">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][3]</a>
</td>
<td title="R0.F2.B8">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][1]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][0]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][5]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B8">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][0]</a>
</td>
<td title="R0.F1.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][1]</a>
</td>
<td title="R0.F2.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][2]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][3]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][4]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][5]</a>
</td>
<td title="R0.F6.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][0]</a>
</td>
<td title="R0.F7.B7">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][1]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[1]</a>
</td>
<td title="R0.F1.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[2]</a>
</td>
<td title="R0.F2.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][0]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[4]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][2]</a>
</td>
<td title="R0.F1.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][3]</a>
</td>
<td title="R0.F2.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][0]</a>
</td>
<td title="R0.F4.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][5]</a>
</td>
<td title="R0.F5.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][4]</a>
</td>
<td title="R0.F6.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][2]</a>
</td>
<td title="R0.F7.B5">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][2]</a>
</td>
<td title="R0.F1.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][3]</a>
</td>
<td title="R0.F2.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][4]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][5]</a>
</td>
<td title="R0.F4.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][6]</a>
</td>
<td title="R0.F5.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][6]</a>
</td>
<td title="R0.F6.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</a>
</td>
<td title="R0.F7.B4">
<a href="#tile-virtex-CLK_S_VE_2DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[0]</a>
</td>
<td title="R0.F1.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[1]</a>
</td>
<td title="R0.F2.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[2]</a>
</td>
<td title="R0.F3.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[3]</a>
</td>
<td title="R0.F4.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[4]</a>
</td>
<td title="R0.F5.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[0]</a>
</td>
<td title="R0.F6.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][1]</a>
</td>
<td title="R0.F7.B3">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][1]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][3]</a>
</td>
<td title="R0.F1.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][9]</a>
</td>
<td title="R0.F2.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][4]</a>
</td>
<td title="R0.F3.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][5]</a>
</td>
<td title="R0.F4.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][8]</a>
</td>
<td title="R0.F5.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][7]</a>
</td>
<td title="R0.F6.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][6]</a>
</td>
<td title="R0.F7.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][3]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][2]</a>
</td>
<td title="R0.F1.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][3]</a>
</td>
<td title="R0.F2.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][1]</a>
</td>
<td title="R0.F3.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][0]</a>
</td>
<td title="R0.F4.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][5]</a>
</td>
<td title="R0.F5.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][4]</a>
</td>
<td title="R0.F6.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][10]</a>
</td>
<td title="R0.F7.B1">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R0.F0.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][9]</a>
</td>
<td title="R0.F1.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][4]</a>
</td>
<td title="R0.F2.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][5]</a>
</td>
<td title="R0.F3.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][8]</a>
</td>
<td title="R0.F4.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][7]</a>
</td>
<td title="R0.F5.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][6]</a>
</td>
<td title="R0.F6.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][2]</a>
</td>
<td title="R0.F7.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_S_VE_2DLL rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[0]</a>
</td>
<td title="R1.F1.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[1]</a>
</td>
<td title="R1.F2.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[1]</a>
</td>
<td title="R1.F3.B2">
<a href="#tile-virtex-CLK_S_VE_2DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td title="R1.F0.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[0]</a>
</td>
<td title="R1.F1.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[1]</a>
</td>
<td title="R1.F2.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[1]</a>
</td>
<td title="R1.F3.B0">
<a href="#tile-virtex-CLK_S_VE_2DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</th>
<th>0.F2.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</th>
<th>0.F6.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</th>
<th>0.F7.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</th>
<th>0.F7.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</th>
<th>0.F7.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</th>
<th>0.F7.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">GCLK_INT:DRIVE.0.HEX_H1[0]</th>
<th>0.F7.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">GCLK_INT:DRIVE.0.HEX_H1[1]</th>
<th>0.F7.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">GCLK_INT:DRIVE.0.HEX_H1[2]</th>
<th>0.F7.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">GCLK_INT:DRIVE.0.HEX_H1[3]</th>
<th>0.F7.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">GCLK_INT:DRIVE.0.HEX_H6[0]</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">GCLK_INT:DRIVE.0.HEX_H6[1]</th>
<th>0.F7.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">GCLK_INT:DRIVE.0.HEX_H6[2]</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">GCLK_INT:DRIVE.0.HEX_H6[3]</th>
<th>0.F7.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0]</th>
<th>0.F4.B17</th>
<th>0.F5.B17</th>
<th>0.F1.B17</th>
<th>0.F0.B17</th>
<th>0.F2.B17</th>
<th>0.F3.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1]</th>
<th>0.F4.B16</th>
<th>0.F5.B16</th>
<th>0.F1.B16</th>
<th>0.F0.B16</th>
<th>0.F2.B16</th>
<th>0.F3.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2]</th>
<th>0.F4.B15</th>
<th>0.F5.B15</th>
<th>0.F1.B15</th>
<th>0.F0.B15</th>
<th>0.F2.B15</th>
<th>0.F3.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3]</th>
<th>0.F4.B14</th>
<th>0.F5.B14</th>
<th>0.F1.B14</th>
<th>0.F0.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0]</th>
<th>0.F4.B13</th>
<th>0.F5.B13</th>
<th>0.F1.B13</th>
<th>0.F0.B13</th>
<th>0.F2.B13</th>
<th>0.F3.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1]</th>
<th>0.F4.B12</th>
<th>0.F5.B12</th>
<th>0.F1.B12</th>
<th>0.F0.B12</th>
<th>0.F2.B12</th>
<th>0.F3.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2]</th>
<th>0.F4.B11</th>
<th>0.F5.B11</th>
<th>0.F1.B11</th>
<th>0.F0.B11</th>
<th>0.F2.B11</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3]</th>
<th>0.F4.B10</th>
<th>0.F5.B10</th>
<th>0.F1.B10</th>
<th>0.F0.B10</th>
<th>0.F2.B10</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0]</th>
<th>0.F4.B5</th>
<th>0.F5.B5</th>
<th>0.F1.B5</th>
<th>0.F0.B5</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3]</th>
<th>0.F4.B1</th>
<th>0.F5.B1</th>
<th>0.F1.B1</th>
<th>0.F0.B1</th>
<th>0.F2.B1</th>
<th>0.F3.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6]</th>
<th>0.F4.B8</th>
<th>0.F5.B8</th>
<th>0.F1.B8</th>
<th>0.F0.B8</th>
<th>0.F2.B8</th>
<th>0.F3.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9]</th>
<th>0.F4.B9</th>
<th>0.F5.B9</th>
<th>0.F1.B9</th>
<th>0.F0.B9</th>
<th>0.F2.B9</th>
<th>0.F3.B9</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]</th>
<th>0.F5.B4</th>
<th>0.F3.B4</th>
<th>0.F2.B4</th>
<th>0.F1.B4</th>
<th>0.F0.B4</th>
<th>0.F7.B7</th>
<th>0.F6.B7</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]</th>
<th>0.F4.B4</th>
<th>0.F5.B7</th>
<th>0.F4.B7</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
<th>0.F1.B7</th>
<th>0.F0.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[2]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[2]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[3]</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[3]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]</th>
<th>0.F7.B0</th>
<th>0.F1.B2</th>
<th>0.F4.B2</th>
<th>0.F5.B2</th>
<th>0.F6.B2</th>
<th>0.F3.B2</th>
<th>0.F2.B2</th>
<th>0.F0.B2</th>
<th>0.F6.B0</th>
<th>0.F6.B3</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]</th>
<th>0.F6.B1</th>
<th>0.F0.B0</th>
<th>0.F3.B0</th>
<th>0.F4.B0</th>
<th>0.F5.B0</th>
<th>0.F2.B0</th>
<th>0.F1.B0</th>
<th>0.F7.B2</th>
<th>0.F6.B5</th>
<th>0.F7.B3</th>
<th>0.F5.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY</th>
<th>0.F4.B3</th>
<th>0.F3.B3</th>
<th>0.F2.B3</th>
<th>0.F1.B3</th>
<th>0.F0.B3</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY</th>
<th>0.F6.B6</th>
<th>0.F7.B6</th>
<th>0.F1.B6</th>
<th>0.F0.B6</th>
<th>0.F5.B3</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF</th>
<th>1.F1.B0</th>
<th>1.F0.B0</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF</th>
<th>1.F1.B2</th>
<th>1.F0.B2</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_S_VE_2DLL-IOFB[0]:IBUF">IOFB[0]:IBUF</th>
<th>1.F2.B0</th>
<th>1.F3.B0</th>
</tr>

<tr><th id="tile-virtex-CLK_S_VE_2DLL-IOFB[1]:IBUF">IOFB[1]:IBUF</th>
<th>1.F2.B2</th>
<th>1.F3.B2</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_n_v"><a class="header" href="#tile-clk_n_v">Tile CLK_N_V</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-gclk_int-3"><a class="header" href="#switchbox-gclk_int-3">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H1[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H1[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H1[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H1[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H6[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H6[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H6[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes HEX_H6[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes LH[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes LH[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes LH[6]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[6]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes LH[9]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[9]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLL_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes IMUX_BUFGCE_CE[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V switchbox GCLK_INT muxes IMUX_BUFGCE_CE[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io0-3"><a class="header" href="#bel-gclk_io0-3">Bel GCLK_IO[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V bel GCLK_IO[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io1-3"><a class="header" href="#bel-gclk_io1-3">Bel GCLK_IO[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V bel GCLK_IO[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg0-3"><a class="header" href="#bel-bufg0-3">Bel BUFG[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V bel BUFG[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg1-3"><a class="header" href="#bel-bufg1-3">Bel BUFG[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V bel BUFG[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td><td>BUFG[0].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td><td>BUFG[1].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[0]</td><td>BUFG[0].CE</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[1]</td><td>BUFG[1].CE</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[0]</td><td>BUFG[0].OUT</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[1]</td><td>BUFG[1].OUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[0]</td><td>GCLK_IO[0].GCLKOUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[1]</td><td>GCLK_IO[1].GCLKOUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V rect CLK[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V rect CLK[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][1]</a>
</td>
<td title="R0.F1.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][0]</a>
</td>
<td title="R0.F2.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][2]</a>
</td>
<td title="R0.F3.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][3]</a>
</td>
<td title="R0.F4.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][4]</a>
</td>
<td title="R0.F5.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][6]</a>
</td>
<td title="R0.F6.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][5]</a>
</td>
<td title="R0.F7.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[0]">~GCLK_INT:DRIVE.0.HEX_H1[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][1]</a>
</td>
<td title="R0.F1.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][0]</a>
</td>
<td title="R0.F2.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][2]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][3]</a>
</td>
<td title="R0.F4.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][4]</a>
</td>
<td title="R0.F5.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][6]</a>
</td>
<td title="R0.F6.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][5]</a>
</td>
<td title="R0.F7.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[1]">~GCLK_INT:DRIVE.0.HEX_H1[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][1]</a>
</td>
<td title="R0.F1.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][0]</a>
</td>
<td title="R0.F2.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][2]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][3]</a>
</td>
<td title="R0.F4.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][4]</a>
</td>
<td title="R0.F5.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][6]</a>
</td>
<td title="R0.F6.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][5]</a>
</td>
<td title="R0.F7.B15">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[2]">~GCLK_INT:DRIVE.0.HEX_H1[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][1]</a>
</td>
<td title="R0.F1.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][0]</a>
</td>
<td title="R0.F2.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][2]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][3]</a>
</td>
<td title="R0.F4.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][4]</a>
</td>
<td title="R0.F5.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][6]</a>
</td>
<td title="R0.F6.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][5]</a>
</td>
<td title="R0.F7.B14">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[3]">~GCLK_INT:DRIVE.0.HEX_H1[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][1]</a>
</td>
<td title="R0.F1.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][0]</a>
</td>
<td title="R0.F2.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][2]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][3]</a>
</td>
<td title="R0.F4.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][4]</a>
</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][6]</a>
</td>
<td title="R0.F6.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][5]</a>
</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[0]">~GCLK_INT:DRIVE.0.HEX_H6[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][1]</a>
</td>
<td title="R0.F1.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][0]</a>
</td>
<td title="R0.F2.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][2]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][3]</a>
</td>
<td title="R0.F4.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][4]</a>
</td>
<td title="R0.F5.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][6]</a>
</td>
<td title="R0.F6.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][5]</a>
</td>
<td title="R0.F7.B12">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[1]">~GCLK_INT:DRIVE.0.HEX_H6[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][1]</a>
</td>
<td title="R0.F1.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][0]</a>
</td>
<td title="R0.F2.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][2]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][3]</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][4]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][6]</a>
</td>
<td title="R0.F6.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][5]</a>
</td>
<td title="R0.F7.B11">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[2]">~GCLK_INT:DRIVE.0.HEX_H6[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][1]</a>
</td>
<td title="R0.F1.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][0]</a>
</td>
<td title="R0.F2.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][2]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][3]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][4]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][6]</a>
</td>
<td title="R0.F6.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][5]</a>
</td>
<td title="R0.F7.B10">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[3]">~GCLK_INT:DRIVE.0.HEX_H6[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][0]</a>
</td>
<td title="R0.F1.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][4]</a>
</td>
<td title="R0.F2.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][3]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][2]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][1]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][6]</a>
</td>
<td title="R0.F6.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][5]</a>
</td>
<td title="R0.F7.B9">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][0]</a>
</td>
<td title="R0.F1.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][4]</a>
</td>
<td title="R0.F2.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][3]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][2]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][1]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][6]</a>
</td>
<td title="R0.F6.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][5]</a>
</td>
<td title="R0.F7.B8">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][0]</a>
</td>
<td title="R0.F1.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][1]</a>
</td>
<td title="R0.F2.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][2]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][3]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][4]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][5]</a>
</td>
<td title="R0.F6.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][0]</a>
</td>
<td title="R0.F7.B7">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][1]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[1]</a>
</td>
<td title="R0.F1.B6">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[2]</a>
</td>
<td title="R0.F2.B6">
<a href="#tile-virtex-CLK_N_V-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex-CLK_N_V-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][0]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[4]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][0]</a>
</td>
<td title="R0.F1.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][4]</a>
</td>
<td title="R0.F2.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][3]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][2]</a>
</td>
<td title="R0.F4.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][1]</a>
</td>
<td title="R0.F5.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][6]</a>
</td>
<td title="R0.F6.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][5]</a>
</td>
<td title="R0.F7.B5">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][2]</a>
</td>
<td title="R0.F1.B4">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][3]</a>
</td>
<td title="R0.F2.B4">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][4]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][5]</a>
</td>
<td title="R0.F4.B4">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][6]</a>
</td>
<td title="R0.F5.B4">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][6]</a>
</td>
<td title="R0.F6.B4">
<a href="#tile-virtex-CLK_N_V-BUFG[0]:INV.CE">BUFG[0]:INV.CE</a>
</td>
<td title="R0.F7.B4">
<a href="#tile-virtex-CLK_N_V-BUFG[1]:INV.CE">BUFG[1]:INV.CE</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[0]</a>
</td>
<td title="R0.F1.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[1]</a>
</td>
<td title="R0.F2.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[2]</a>
</td>
<td title="R0.F3.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[3]</a>
</td>
<td title="R0.F4.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[4]</a>
</td>
<td title="R0.F5.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[0]</a>
</td>
<td title="R0.F6.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][1]</a>
</td>
<td title="R0.F7.B3">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][1]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][2]</a>
</td>
<td title="R0.F1.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][9]</a>
</td>
<td title="R0.F2.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][4]</a>
</td>
<td title="R0.F3.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][5]</a>
</td>
<td title="R0.F4.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][8]</a>
</td>
<td title="R0.F5.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][7]</a>
</td>
<td title="R0.F6.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][6]</a>
</td>
<td title="R0.F7.B2">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][2]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][0]</a>
</td>
<td title="R0.F1.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][4]</a>
</td>
<td title="R0.F2.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][3]</a>
</td>
<td title="R0.F3.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][2]</a>
</td>
<td title="R0.F4.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][1]</a>
</td>
<td title="R0.F5.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][6]</a>
</td>
<td title="R0.F6.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][5]</a>
</td>
<td title="R0.F7.B1">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R0.F0.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][9]</a>
</td>
<td title="R0.F1.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][4]</a>
</td>
<td title="R0.F2.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][5]</a>
</td>
<td title="R0.F3.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][8]</a>
</td>
<td title="R0.F4.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][7]</a>
</td>
<td title="R0.F5.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][6]</a>
</td>
<td title="R0.F6.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][3]</a>
</td>
<td title="R0.F7.B0">
<a href="#tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][3]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_V rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="2">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R1.F0.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[0]</a>
</td>
<td title="R1.F1.B17">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[1]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R1.F0.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[0]</a>
</td>
<td title="R1.F1.B16">
<a href="#tile-virtex-CLK_N_V-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</th>
<th>0.F2.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-BUFG[0]:INV.CE">BUFG[0]:INV.CE</th>
<th>0.F6.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-BUFG[1]:INV.CE">BUFG[1]:INV.CE</th>
<th>0.F7.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</th>
<th>0.F7.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</th>
<th>0.F7.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</th>
<th>0.F7.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[0]">GCLK_INT:DRIVE.0.HEX_H1[0]</th>
<th>0.F7.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[1]">GCLK_INT:DRIVE.0.HEX_H1[1]</th>
<th>0.F7.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[2]">GCLK_INT:DRIVE.0.HEX_H1[2]</th>
<th>0.F7.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H1[3]">GCLK_INT:DRIVE.0.HEX_H1[3]</th>
<th>0.F7.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[0]">GCLK_INT:DRIVE.0.HEX_H6[0]</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[1]">GCLK_INT:DRIVE.0.HEX_H6[1]</th>
<th>0.F7.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[2]">GCLK_INT:DRIVE.0.HEX_H6[2]</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:DRIVE.0.HEX_H6[3]">GCLK_INT:DRIVE.0.HEX_H6[3]</th>
<th>0.F7.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0]</th>
<th>0.F5.B17</th>
<th>0.F6.B17</th>
<th>0.F4.B17</th>
<th>0.F3.B17</th>
<th>0.F2.B17</th>
<th>0.F0.B17</th>
<th>0.F1.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1]</th>
<th>0.F5.B16</th>
<th>0.F6.B16</th>
<th>0.F4.B16</th>
<th>0.F3.B16</th>
<th>0.F2.B16</th>
<th>0.F0.B16</th>
<th>0.F1.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2]</th>
<th>0.F5.B15</th>
<th>0.F6.B15</th>
<th>0.F4.B15</th>
<th>0.F3.B15</th>
<th>0.F2.B15</th>
<th>0.F0.B15</th>
<th>0.F1.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3]</th>
<th>0.F5.B14</th>
<th>0.F6.B14</th>
<th>0.F4.B14</th>
<th>0.F3.B14</th>
<th>0.F2.B14</th>
<th>0.F0.B14</th>
<th>0.F1.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0]</th>
<th>0.F5.B13</th>
<th>0.F6.B13</th>
<th>0.F4.B13</th>
<th>0.F3.B13</th>
<th>0.F2.B13</th>
<th>0.F0.B13</th>
<th>0.F1.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1]</th>
<th>0.F5.B12</th>
<th>0.F6.B12</th>
<th>0.F4.B12</th>
<th>0.F3.B12</th>
<th>0.F2.B12</th>
<th>0.F0.B12</th>
<th>0.F1.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2]</th>
<th>0.F5.B11</th>
<th>0.F6.B11</th>
<th>0.F4.B11</th>
<th>0.F3.B11</th>
<th>0.F2.B11</th>
<th>0.F0.B11</th>
<th>0.F1.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3]</th>
<th>0.F5.B10</th>
<th>0.F6.B10</th>
<th>0.F4.B10</th>
<th>0.F3.B10</th>
<th>0.F2.B10</th>
<th>0.F0.B10</th>
<th>0.F1.B10</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_LOCKED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]</th>
<th>0.F5.B4</th>
<th>0.F3.B4</th>
<th>0.F2.B4</th>
<th>0.F1.B4</th>
<th>0.F0.B4</th>
<th>0.F7.B7</th>
<th>0.F6.B7</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]</th>
<th>0.F4.B4</th>
<th>0.F5.B7</th>
<th>0.F4.B7</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
<th>0.F1.B7</th>
<th>0.F0.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[2]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[2]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[3]</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[3]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]</th>
<th>0.F1.B2</th>
<th>0.F4.B2</th>
<th>0.F5.B2</th>
<th>0.F6.B2</th>
<th>0.F3.B2</th>
<th>0.F2.B2</th>
<th>0.F6.B0</th>
<th>0.F0.B2</th>
<th>0.F6.B3</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]</th>
<th>0.F0.B0</th>
<th>0.F3.B0</th>
<th>0.F4.B0</th>
<th>0.F5.B0</th>
<th>0.F2.B0</th>
<th>0.F1.B0</th>
<th>0.F7.B0</th>
<th>0.F7.B2</th>
<th>0.F7.B3</th>
<th>0.F5.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0]</th>
<th>0.F5.B5</th>
<th>0.F6.B5</th>
<th>0.F1.B5</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
<th>0.F4.B5</th>
<th>0.F0.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3]</th>
<th>0.F5.B1</th>
<th>0.F6.B1</th>
<th>0.F1.B1</th>
<th>0.F2.B1</th>
<th>0.F3.B1</th>
<th>0.F4.B1</th>
<th>0.F0.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6]</th>
<th>0.F5.B8</th>
<th>0.F6.B8</th>
<th>0.F1.B8</th>
<th>0.F2.B8</th>
<th>0.F3.B8</th>
<th>0.F4.B8</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9]</th>
<th>0.F5.B9</th>
<th>0.F6.B9</th>
<th>0.F1.B9</th>
<th>0.F2.B9</th>
<th>0.F3.B9</th>
<th>0.F4.B9</th>
<th>0.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_LOCKED</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_LOCKED</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY</th>
<th>0.F4.B3</th>
<th>0.F3.B3</th>
<th>0.F2.B3</th>
<th>0.F1.B3</th>
<th>0.F0.B3</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY</th>
<th>0.F6.B6</th>
<th>0.F7.B6</th>
<th>0.F1.B6</th>
<th>0.F0.B6</th>
<th>0.F5.B3</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_V-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF</th>
<th>1.F1.B16</th>
<th>1.F0.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_V-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF</th>
<th>1.F1.B17</th>
<th>1.F0.B17</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VREF_HV</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_n_ve_4dll"><a class="header" href="#tile-clk_n_ve_4dll">Tile CLK_N_VE_4DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-4"><a class="header" href="#switchbox-gclk_int-4">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H1[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H1[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H1[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H1[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H6[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H6[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H6[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes HEX_H6[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes LH[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes LH[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes LH[6]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[6]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes LH[9]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[9]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io0-4"><a class="header" href="#bel-gclk_io0-4">Bel GCLK_IO[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL bel GCLK_IO[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io1-4"><a class="header" href="#bel-gclk_io1-4">Bel GCLK_IO[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL bel GCLK_IO[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg0-4"><a class="header" href="#bel-bufg0-4">Bel BUFG[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL bel BUFG[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg1-4"><a class="header" href="#bel-bufg1-4">Bel BUFG[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL bel BUFG[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb0-2"><a class="header" href="#bel-iofb0-2">Bel IOFB[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL bel IOFB[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb1-2"><a class="header" href="#bel-iofb1-2">Bel IOFB[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL bel IOFB[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td><td>BUFG[0].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td><td>BUFG[1].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[0]</td><td>BUFG[0].CE</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[1]</td><td>BUFG[1].CE</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[0]</td><td>BUFG[0].OUT</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[1]</td><td>BUFG[1].OUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[0]</td><td>GCLK_IO[0].GCLKOUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[1]</td><td>GCLK_IO[1].GCLKOUT</td></tr>

<tr><td>CELL.OUT_IOFB[0]</td><td>IOFB[0].O</td></tr>

<tr><td>CELL.OUT_IOFB[1]</td><td>IOFB[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL rect CLK[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL rect CLK[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][2]</a>
</td>
<td title="R0.F1.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][3]</a>
</td>
<td title="R0.F2.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][1]</a>
</td>
<td title="R0.F3.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][0]</a>
</td>
<td title="R0.F4.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][5]</a>
</td>
<td title="R0.F5.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">~GCLK_INT:DRIVE.0.HEX_H1[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][2]</a>
</td>
<td title="R0.F1.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][3]</a>
</td>
<td title="R0.F2.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][1]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][0]</a>
</td>
<td title="R0.F4.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][5]</a>
</td>
<td title="R0.F5.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">~GCLK_INT:DRIVE.0.HEX_H1[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][2]</a>
</td>
<td title="R0.F1.B15">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][3]</a>
</td>
<td title="R0.F2.B15">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][0]</a>
</td>
<td title="R0.F4.B15">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][5]</a>
</td>
<td title="R0.F5.B15">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B15">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">~GCLK_INT:DRIVE.0.HEX_H1[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][2]</a>
</td>
<td title="R0.F1.B14">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][3]</a>
</td>
<td title="R0.F2.B14">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][0]</a>
</td>
<td title="R0.F4.B14">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][5]</a>
</td>
<td title="R0.F5.B14">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B14">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">~GCLK_INT:DRIVE.0.HEX_H1[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][2]</a>
</td>
<td title="R0.F1.B13">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][3]</a>
</td>
<td title="R0.F2.B13">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][1]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][0]</a>
</td>
<td title="R0.F4.B13">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][5]</a>
</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">~GCLK_INT:DRIVE.0.HEX_H6[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][2]</a>
</td>
<td title="R0.F1.B12">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][3]</a>
</td>
<td title="R0.F2.B12">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][1]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][0]</a>
</td>
<td title="R0.F4.B12">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][5]</a>
</td>
<td title="R0.F5.B12">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B12">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">~GCLK_INT:DRIVE.0.HEX_H6[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][2]</a>
</td>
<td title="R0.F1.B11">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][3]</a>
</td>
<td title="R0.F2.B11">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][1]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][0]</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][5]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">~GCLK_INT:DRIVE.0.HEX_H6[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][2]</a>
</td>
<td title="R0.F1.B10">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][3]</a>
</td>
<td title="R0.F2.B10">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][1]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][5]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B10">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">~GCLK_INT:DRIVE.0.HEX_H6[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][2]</a>
</td>
<td title="R0.F1.B9">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][3]</a>
</td>
<td title="R0.F2.B9">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][0]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][5]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B9">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][2]</a>
</td>
<td title="R0.F1.B8">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][3]</a>
</td>
<td title="R0.F2.B8">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][1]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][0]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][5]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B8">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][0]</a>
</td>
<td title="R0.F1.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][1]</a>
</td>
<td title="R0.F2.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][2]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][3]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][4]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][5]</a>
</td>
<td title="R0.F6.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][0]</a>
</td>
<td title="R0.F7.B7">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][1]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[1]</a>
</td>
<td title="R0.F1.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[2]</a>
</td>
<td title="R0.F2.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][0]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[4]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][2]</a>
</td>
<td title="R0.F1.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][3]</a>
</td>
<td title="R0.F2.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][0]</a>
</td>
<td title="R0.F4.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][5]</a>
</td>
<td title="R0.F5.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][4]</a>
</td>
<td title="R0.F6.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][2]</a>
</td>
<td title="R0.F7.B5">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][2]</a>
</td>
<td title="R0.F1.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][3]</a>
</td>
<td title="R0.F2.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][4]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][5]</a>
</td>
<td title="R0.F4.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][6]</a>
</td>
<td title="R0.F5.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][6]</a>
</td>
<td title="R0.F6.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</a>
</td>
<td title="R0.F7.B4">
<a href="#tile-virtex-CLK_N_VE_4DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[0]</a>
</td>
<td title="R0.F1.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[1]</a>
</td>
<td title="R0.F2.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[2]</a>
</td>
<td title="R0.F3.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[3]</a>
</td>
<td title="R0.F4.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[4]</a>
</td>
<td title="R0.F5.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[0]</a>
</td>
<td title="R0.F6.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][1]</a>
</td>
<td title="R0.F7.B3">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][1]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][3]</a>
</td>
<td title="R0.F1.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][9]</a>
</td>
<td title="R0.F2.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][4]</a>
</td>
<td title="R0.F3.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][5]</a>
</td>
<td title="R0.F4.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][8]</a>
</td>
<td title="R0.F5.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][7]</a>
</td>
<td title="R0.F6.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][6]</a>
</td>
<td title="R0.F7.B2">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][3]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][2]</a>
</td>
<td title="R0.F1.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][3]</a>
</td>
<td title="R0.F2.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][1]</a>
</td>
<td title="R0.F3.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][0]</a>
</td>
<td title="R0.F4.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][5]</a>
</td>
<td title="R0.F5.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][4]</a>
</td>
<td title="R0.F6.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][10]</a>
</td>
<td title="R0.F7.B1">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R0.F0.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][9]</a>
</td>
<td title="R0.F1.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][4]</a>
</td>
<td title="R0.F2.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][5]</a>
</td>
<td title="R0.F3.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][8]</a>
</td>
<td title="R0.F4.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][7]</a>
</td>
<td title="R0.F5.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][6]</a>
</td>
<td title="R0.F6.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][2]</a>
</td>
<td title="R0.F7.B0">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_4DLL rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R1.F0.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[0]</a>
</td>
<td title="R1.F1.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[1]</a>
</td>
<td title="R1.F2.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[1]</a>
</td>
<td title="R1.F3.B17">
<a href="#tile-virtex-CLK_N_VE_4DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R1.F0.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[0]</a>
</td>
<td title="R1.F1.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[1]</a>
</td>
<td title="R1.F2.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[1]</a>
</td>
<td title="R1.F3.B16">
<a href="#tile-virtex-CLK_N_VE_4DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[0]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</th>
<th>0.F2.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</th>
<th>0.F6.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</th>
<th>0.F7.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</th>
<th>0.F7.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</th>
<th>0.F7.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</th>
<th>0.F7.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">GCLK_INT:DRIVE.0.HEX_H1[0]</th>
<th>0.F7.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">GCLK_INT:DRIVE.0.HEX_H1[1]</th>
<th>0.F7.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">GCLK_INT:DRIVE.0.HEX_H1[2]</th>
<th>0.F7.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">GCLK_INT:DRIVE.0.HEX_H1[3]</th>
<th>0.F7.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">GCLK_INT:DRIVE.0.HEX_H6[0]</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">GCLK_INT:DRIVE.0.HEX_H6[1]</th>
<th>0.F7.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">GCLK_INT:DRIVE.0.HEX_H6[2]</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">GCLK_INT:DRIVE.0.HEX_H6[3]</th>
<th>0.F7.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0]</th>
<th>0.F4.B17</th>
<th>0.F5.B17</th>
<th>0.F1.B17</th>
<th>0.F0.B17</th>
<th>0.F2.B17</th>
<th>0.F3.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1]</th>
<th>0.F4.B16</th>
<th>0.F5.B16</th>
<th>0.F1.B16</th>
<th>0.F0.B16</th>
<th>0.F2.B16</th>
<th>0.F3.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2]</th>
<th>0.F4.B15</th>
<th>0.F5.B15</th>
<th>0.F1.B15</th>
<th>0.F0.B15</th>
<th>0.F2.B15</th>
<th>0.F3.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3]</th>
<th>0.F4.B14</th>
<th>0.F5.B14</th>
<th>0.F1.B14</th>
<th>0.F0.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0]</th>
<th>0.F4.B13</th>
<th>0.F5.B13</th>
<th>0.F1.B13</th>
<th>0.F0.B13</th>
<th>0.F2.B13</th>
<th>0.F3.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1]</th>
<th>0.F4.B12</th>
<th>0.F5.B12</th>
<th>0.F1.B12</th>
<th>0.F0.B12</th>
<th>0.F2.B12</th>
<th>0.F3.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2]</th>
<th>0.F4.B11</th>
<th>0.F5.B11</th>
<th>0.F1.B11</th>
<th>0.F0.B11</th>
<th>0.F2.B11</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3]</th>
<th>0.F4.B10</th>
<th>0.F5.B10</th>
<th>0.F1.B10</th>
<th>0.F0.B10</th>
<th>0.F2.B10</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0]</th>
<th>0.F4.B5</th>
<th>0.F5.B5</th>
<th>0.F1.B5</th>
<th>0.F0.B5</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3]</th>
<th>0.F4.B1</th>
<th>0.F5.B1</th>
<th>0.F1.B1</th>
<th>0.F0.B1</th>
<th>0.F2.B1</th>
<th>0.F3.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6]</th>
<th>0.F4.B8</th>
<th>0.F5.B8</th>
<th>0.F1.B8</th>
<th>0.F0.B8</th>
<th>0.F2.B8</th>
<th>0.F3.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9]</th>
<th>0.F4.B9</th>
<th>0.F5.B9</th>
<th>0.F1.B9</th>
<th>0.F0.B9</th>
<th>0.F2.B9</th>
<th>0.F3.B9</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_LOCKED</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]</th>
<th>0.F5.B4</th>
<th>0.F3.B4</th>
<th>0.F2.B4</th>
<th>0.F1.B4</th>
<th>0.F0.B4</th>
<th>0.F7.B7</th>
<th>0.F6.B7</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]</th>
<th>0.F4.B4</th>
<th>0.F5.B7</th>
<th>0.F4.B7</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
<th>0.F1.B7</th>
<th>0.F0.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[2]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[2]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[3]</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[3]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]</th>
<th>0.F7.B0</th>
<th>0.F1.B2</th>
<th>0.F4.B2</th>
<th>0.F5.B2</th>
<th>0.F6.B2</th>
<th>0.F3.B2</th>
<th>0.F2.B2</th>
<th>0.F0.B2</th>
<th>0.F6.B0</th>
<th>0.F6.B3</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]</th>
<th>0.F6.B1</th>
<th>0.F0.B0</th>
<th>0.F3.B0</th>
<th>0.F4.B0</th>
<th>0.F5.B0</th>
<th>0.F2.B0</th>
<th>0.F1.B0</th>
<th>0.F7.B2</th>
<th>0.F6.B5</th>
<th>0.F7.B3</th>
<th>0.F5.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>2.OUT_DLL_CLK270</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLKDV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK180</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK2X90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLK90</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>1.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>2.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY</th>
<th>0.F4.B3</th>
<th>0.F3.B3</th>
<th>0.F2.B3</th>
<th>0.F1.B3</th>
<th>0.F0.B3</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY</th>
<th>0.F6.B6</th>
<th>0.F7.B6</th>
<th>0.F1.B6</th>
<th>0.F0.B6</th>
<th>0.F5.B3</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF</th>
<th>1.F1.B16</th>
<th>1.F0.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF</th>
<th>1.F1.B17</th>
<th>1.F0.B17</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_4DLL-IOFB[0]:IBUF">IOFB[0]:IBUF</th>
<th>1.F2.B16</th>
<th>1.F3.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_4DLL-IOFB[1]:IBUF">IOFB[1]:IBUF</th>
<th>1.F2.B17</th>
<th>1.F3.B17</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_n_ve_2dll"><a class="header" href="#tile-clk_n_ve_2dll">Tile CLK_N_VE_2DLL</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-gclk_int-5"><a class="header" href="#switchbox-gclk_int-5">Switchbox GCLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H1[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H1[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H1[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H1[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H1[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H6[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H6[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H6[2]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[2]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes HEX_H6[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.HEX_H6[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes LH[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes LH[3]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[3]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes LH[6]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[6]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes LH[9]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.LH[9]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_LOCKED</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CLK[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>DLLS_E.OUT_DLL_CLKDV</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[0]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL switchbox GCLK_INT muxes IMUX_BUFGCE_CE[1]</caption>
<thead>
<tr><th colspan="0">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><th colspan="0"></th><th colspan="1">Source</th></tr>

<tr><td>CELL.HEX_H6[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io0-5"><a class="header" href="#bel-gclk_io0-5">Bel GCLK_IO[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL bel GCLK_IO[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_io1-5"><a class="header" href="#bel-gclk_io1-5">Bel GCLK_IO[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL bel GCLK_IO[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>GCLKOUT</td><td>output</td><td>CELL.OUT_CLKPAD[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg0-5"><a class="header" href="#bel-bufg0-5">Bel BUFG[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL bel BUFG[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[0]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[0]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg1-5"><a class="header" href="#bel-bufg1-5">Bel BUFG[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL bel BUFG[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL.IMUX_BUFGCE_CE[1]</td></tr>

<tr><td>IN</td><td>input</td><td>CELL.IMUX_BUFGCE_CLK[1]</td></tr>

<tr><td>OUT</td><td>output</td><td>CELL.OUT_BUFGCE_O[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb0-3"><a class="header" href="#bel-iofb0-3">Bel IOFB[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL bel IOFB[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iofb1-3"><a class="header" href="#bel-iofb1-3">Bel IOFB[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL bel IOFB[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>output</td><td>CELL.OUT_IOFB[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_BUFGCE_CLK[0]</td><td>BUFG[0].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CLK[1]</td><td>BUFG[1].IN</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[0]</td><td>BUFG[0].CE</td></tr>

<tr><td>CELL.IMUX_BUFGCE_CE[1]</td><td>BUFG[1].CE</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[0]</td><td>BUFG[0].OUT</td></tr>

<tr><td>CELL.OUT_BUFGCE_O[1]</td><td>BUFG[1].OUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[0]</td><td>GCLK_IO[0].GCLKOUT</td></tr>

<tr><td>CELL.OUT_CLKPAD[1]</td><td>GCLK_IO[1].GCLKOUT</td></tr>

<tr><td>CELL.OUT_IOFB[0]</td><td>IOFB[0].O</td></tr>

<tr><td>CELL.OUT_IOFB[1]</td><td>IOFB[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL rect CLK[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL rect CLK[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="8">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][2]</a>
</td>
<td title="R0.F1.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][3]</a>
</td>
<td title="R0.F2.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][1]</a>
</td>
<td title="R0.F3.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][0]</a>
</td>
<td title="R0.F4.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][5]</a>
</td>
<td title="R0.F5.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">~GCLK_INT:DRIVE.0.HEX_H1[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][2]</a>
</td>
<td title="R0.F1.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][3]</a>
</td>
<td title="R0.F2.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][1]</a>
</td>
<td title="R0.F3.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][0]</a>
</td>
<td title="R0.F4.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][5]</a>
</td>
<td title="R0.F5.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">~GCLK_INT:DRIVE.0.HEX_H1[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][2]</a>
</td>
<td title="R0.F1.B15">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][3]</a>
</td>
<td title="R0.F2.B15">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][1]</a>
</td>
<td title="R0.F3.B15">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][0]</a>
</td>
<td title="R0.F4.B15">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][5]</a>
</td>
<td title="R0.F5.B15">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B15">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">~GCLK_INT:DRIVE.0.HEX_H1[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][2]</a>
</td>
<td title="R0.F1.B14">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][3]</a>
</td>
<td title="R0.F2.B14">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][1]</a>
</td>
<td title="R0.F3.B14">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][0]</a>
</td>
<td title="R0.F4.B14">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][5]</a>
</td>
<td title="R0.F5.B14">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B14">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">~GCLK_INT:DRIVE.0.HEX_H1[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][2]</a>
</td>
<td title="R0.F1.B13">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][3]</a>
</td>
<td title="R0.F2.B13">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][1]</a>
</td>
<td title="R0.F3.B13">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][0]</a>
</td>
<td title="R0.F4.B13">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][5]</a>
</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">~GCLK_INT:DRIVE.0.HEX_H6[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][2]</a>
</td>
<td title="R0.F1.B12">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][3]</a>
</td>
<td title="R0.F2.B12">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][1]</a>
</td>
<td title="R0.F3.B12">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][0]</a>
</td>
<td title="R0.F4.B12">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][5]</a>
</td>
<td title="R0.F5.B12">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B12">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">~GCLK_INT:DRIVE.0.HEX_H6[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][2]</a>
</td>
<td title="R0.F1.B11">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][3]</a>
</td>
<td title="R0.F2.B11">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][1]</a>
</td>
<td title="R0.F3.B11">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][0]</a>
</td>
<td title="R0.F4.B11">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][5]</a>
</td>
<td title="R0.F5.B11">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B11">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">~GCLK_INT:DRIVE.0.HEX_H6[2]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][2]</a>
</td>
<td title="R0.F1.B10">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][3]</a>
</td>
<td title="R0.F2.B10">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][1]</a>
</td>
<td title="R0.F3.B10">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][0]</a>
</td>
<td title="R0.F4.B10">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][5]</a>
</td>
<td title="R0.F5.B10">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B10">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">~GCLK_INT:DRIVE.0.HEX_H6[3]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][2]</a>
</td>
<td title="R0.F1.B9">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][3]</a>
</td>
<td title="R0.F2.B9">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][1]</a>
</td>
<td title="R0.F3.B9">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][0]</a>
</td>
<td title="R0.F4.B9">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][5]</a>
</td>
<td title="R0.F5.B9">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B9">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][2]</a>
</td>
<td title="R0.F1.B8">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][3]</a>
</td>
<td title="R0.F2.B8">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][1]</a>
</td>
<td title="R0.F3.B8">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][0]</a>
</td>
<td title="R0.F4.B8">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][5]</a>
</td>
<td title="R0.F5.B8">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6][4]</a>
</td>
<td>-</td>
<td title="R0.F7.B8">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][0]</a>
</td>
<td title="R0.F1.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][1]</a>
</td>
<td title="R0.F2.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][2]</a>
</td>
<td title="R0.F3.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][3]</a>
</td>
<td title="R0.F4.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][4]</a>
</td>
<td title="R0.F5.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][5]</a>
</td>
<td title="R0.F6.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][0]</a>
</td>
<td title="R0.F7.B7">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][1]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[1]</a>
</td>
<td title="R0.F1.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[2]</a>
</td>
<td title="R0.F2.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</a>
</td>
<td title="R0.F3.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</a>
</td>
<td title="R0.F4.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][0]</a>
</td>
<td title="R0.F5.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][0]</a>
</td>
<td title="R0.F6.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[4]</a>
</td>
<td title="R0.F7.B6">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][2]</a>
</td>
<td title="R0.F1.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][3]</a>
</td>
<td title="R0.F2.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][1]</a>
</td>
<td title="R0.F3.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][0]</a>
</td>
<td title="R0.F4.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][5]</a>
</td>
<td title="R0.F5.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0][4]</a>
</td>
<td title="R0.F6.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][2]</a>
</td>
<td title="R0.F7.B5">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][2]</a>
</td>
<td title="R0.F1.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][3]</a>
</td>
<td title="R0.F2.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][4]</a>
</td>
<td title="R0.F3.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][5]</a>
</td>
<td title="R0.F4.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1][6]</a>
</td>
<td title="R0.F5.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0][6]</a>
</td>
<td title="R0.F6.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</a>
</td>
<td title="R0.F7.B4">
<a href="#tile-virtex-CLK_N_VE_2DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[0]</a>
</td>
<td title="R0.F1.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[1]</a>
</td>
<td title="R0.F2.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[2]</a>
</td>
<td title="R0.F3.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[3]</a>
</td>
<td title="R0.F4.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY[4]</a>
</td>
<td title="R0.F5.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY[0]</a>
</td>
<td title="R0.F6.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][1]</a>
</td>
<td title="R0.F7.B3">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][1]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][3]</a>
</td>
<td title="R0.F1.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][9]</a>
</td>
<td title="R0.F2.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][4]</a>
</td>
<td title="R0.F3.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][5]</a>
</td>
<td title="R0.F4.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][8]</a>
</td>
<td title="R0.F5.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][7]</a>
</td>
<td title="R0.F6.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][6]</a>
</td>
<td title="R0.F7.B2">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][3]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][2]</a>
</td>
<td title="R0.F1.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][3]</a>
</td>
<td title="R0.F2.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][1]</a>
</td>
<td title="R0.F3.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][0]</a>
</td>
<td title="R0.F4.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][5]</a>
</td>
<td title="R0.F5.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3][4]</a>
</td>
<td title="R0.F6.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][10]</a>
</td>
<td title="R0.F7.B1">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R0.F0.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][9]</a>
</td>
<td title="R0.F1.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][4]</a>
</td>
<td title="R0.F2.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][5]</a>
</td>
<td title="R0.F3.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][8]</a>
</td>
<td title="R0.F4.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][7]</a>
</td>
<td title="R0.F5.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1][6]</a>
</td>
<td title="R0.F6.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][2]</a>
</td>
<td title="R0.F7.B0">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0][10]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex CLK_N_VE_2DLL rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td title="R1.F0.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[0]</a>
</td>
<td title="R1.F1.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF[1]</a>
</td>
<td title="R1.F2.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[1]</a>
</td>
<td title="R1.F3.B17">
<a href="#tile-virtex-CLK_N_VE_2DLL-IOFB[1]:IBUF">IOFB[1]:IBUF[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R1.F0.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[0]</a>
</td>
<td title="R1.F1.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF[1]</a>
</td>
<td title="R1.F2.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[1]</a>
</td>
<td title="R1.F3.B16">
<a href="#tile-virtex-CLK_N_VE_2DLL-IOFB[0]:IBUF">IOFB[0]:IBUF[0]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-BUFG[0]:DISABLE_ATTR">BUFG[0]:DISABLE_ATTR</th>
<th>0.F2.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-BUFG[0]:INV.CE">BUFG[0]:INV.CE</th>
<th>0.F6.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-BUFG[1]:DISABLE_ATTR">BUFG[1]:DISABLE_ATTR</th>
<th>0.F3.B6</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-BUFG[1]:INV.CE">BUFG[1]:INV.CE</th>
<th>0.F7.B4</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[0]">GCLK_INT:DRIVE.0.LH[0]</th>
<th>0.F7.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[3]">GCLK_INT:DRIVE.0.LH[3]</th>
<th>0.F7.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[6]">GCLK_INT:DRIVE.0.LH[6]</th>
<th>0.F7.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.LH[9]">GCLK_INT:DRIVE.0.LH[9]</th>
<th>0.F7.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[0]">GCLK_INT:DRIVE.0.HEX_H1[0]</th>
<th>0.F7.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[1]">GCLK_INT:DRIVE.0.HEX_H1[1]</th>
<th>0.F7.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[2]">GCLK_INT:DRIVE.0.HEX_H1[2]</th>
<th>0.F7.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H1[3]">GCLK_INT:DRIVE.0.HEX_H1[3]</th>
<th>0.F7.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[0]">GCLK_INT:DRIVE.0.HEX_H6[0]</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[1]">GCLK_INT:DRIVE.0.HEX_H6[1]</th>
<th>0.F7.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[2]">GCLK_INT:DRIVE.0.HEX_H6[2]</th>
<th>0.F7.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:DRIVE.0.HEX_H6[3]">GCLK_INT:DRIVE.0.HEX_H6[3]</th>
<th>0.F7.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[0]">GCLK_INT:MUX.0.HEX_H1[0]</th>
<th>0.F4.B17</th>
<th>0.F5.B17</th>
<th>0.F1.B17</th>
<th>0.F0.B17</th>
<th>0.F2.B17</th>
<th>0.F3.B17</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[1]">GCLK_INT:MUX.0.HEX_H1[1]</th>
<th>0.F4.B16</th>
<th>0.F5.B16</th>
<th>0.F1.B16</th>
<th>0.F0.B16</th>
<th>0.F2.B16</th>
<th>0.F3.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[2]">GCLK_INT:MUX.0.HEX_H1[2]</th>
<th>0.F4.B15</th>
<th>0.F5.B15</th>
<th>0.F1.B15</th>
<th>0.F0.B15</th>
<th>0.F2.B15</th>
<th>0.F3.B15</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H1[3]">GCLK_INT:MUX.0.HEX_H1[3]</th>
<th>0.F4.B14</th>
<th>0.F5.B14</th>
<th>0.F1.B14</th>
<th>0.F0.B14</th>
<th>0.F2.B14</th>
<th>0.F3.B14</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[0]">GCLK_INT:MUX.0.HEX_H6[0]</th>
<th>0.F4.B13</th>
<th>0.F5.B13</th>
<th>0.F1.B13</th>
<th>0.F0.B13</th>
<th>0.F2.B13</th>
<th>0.F3.B13</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[1]">GCLK_INT:MUX.0.HEX_H6[1]</th>
<th>0.F4.B12</th>
<th>0.F5.B12</th>
<th>0.F1.B12</th>
<th>0.F0.B12</th>
<th>0.F2.B12</th>
<th>0.F3.B12</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[2]">GCLK_INT:MUX.0.HEX_H6[2]</th>
<th>0.F4.B11</th>
<th>0.F5.B11</th>
<th>0.F1.B11</th>
<th>0.F0.B11</th>
<th>0.F2.B11</th>
<th>0.F3.B11</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.HEX_H6[3]">GCLK_INT:MUX.0.HEX_H6[3]</th>
<th>0.F4.B10</th>
<th>0.F5.B10</th>
<th>0.F1.B10</th>
<th>0.F0.B10</th>
<th>0.F2.B10</th>
<th>0.F3.B10</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[0]">GCLK_INT:MUX.0.LH[0]</th>
<th>0.F4.B5</th>
<th>0.F5.B5</th>
<th>0.F1.B5</th>
<th>0.F0.B5</th>
<th>0.F2.B5</th>
<th>0.F3.B5</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[3]">GCLK_INT:MUX.0.LH[3]</th>
<th>0.F4.B1</th>
<th>0.F5.B1</th>
<th>0.F1.B1</th>
<th>0.F0.B1</th>
<th>0.F2.B1</th>
<th>0.F3.B1</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[6]">GCLK_INT:MUX.0.LH[6]</th>
<th>0.F4.B8</th>
<th>0.F5.B8</th>
<th>0.F1.B8</th>
<th>0.F0.B8</th>
<th>0.F2.B8</th>
<th>0.F3.B8</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.LH[9]">GCLK_INT:MUX.0.LH[9]</th>
<th>0.F4.B9</th>
<th>0.F5.B9</th>
<th>0.F1.B9</th>
<th>0.F0.B9</th>
<th>0.F2.B9</th>
<th>0.F3.B9</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.OUT_BUFGCE_O[1]</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3.OUT_DLL_LOCKED</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[0]</th>
<th>0.F5.B4</th>
<th>0.F3.B4</th>
<th>0.F2.B4</th>
<th>0.F1.B4</th>
<th>0.F0.B4</th>
<th>0.F7.B7</th>
<th>0.F6.B7</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CE[1]</th>
<th>0.F4.B4</th>
<th>0.F5.B7</th>
<th>0.F4.B7</th>
<th>0.F3.B7</th>
<th>0.F2.B7</th>
<th>0.F1.B7</th>
<th>0.F0.B7</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[2]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[2]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[2]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H1[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H3[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H4[3]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H5[3]</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.HEX_H6[3]</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[0]</th>
<th>0.F7.B0</th>
<th>0.F1.B2</th>
<th>0.F4.B2</th>
<th>0.F5.B2</th>
<th>0.F6.B2</th>
<th>0.F3.B2</th>
<th>0.F2.B2</th>
<th>0.F0.B2</th>
<th>0.F6.B0</th>
<th>0.F6.B3</th>
<th>0.F4.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]">GCLK_INT:MUX.0.IMUX_BUFGCE_CLK[1]</th>
<th>0.F6.B1</th>
<th>0.F0.B0</th>
<th>0.F3.B0</th>
<th>0.F4.B0</th>
<th>0.F5.B0</th>
<th>0.F2.B0</th>
<th>0.F1.B0</th>
<th>0.F7.B2</th>
<th>0.F6.B5</th>
<th>0.F7.B3</th>
<th>0.F5.B6</th>
</tr>

</thead>

<tbody>
<tr><td>0.OUT_CLKPAD[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0.OUT_CLKPAD[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H1[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H2[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H3[1]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[0]</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H4[1]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H5[0]</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>0.HEX_H6[1]</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK90</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK2X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3.OUT_DLL_CLK180</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4.OUT_DLL_CLK270</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:DELAY">GCLK_IO[0]:DELAY</th>
<th>0.F4.B3</th>
<th>0.F3.B3</th>
<th>0.F2.B3</th>
<th>0.F1.B3</th>
<th>0.F0.B3</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:DELAY">GCLK_IO[1]:DELAY</th>
<th>0.F6.B6</th>
<th>0.F7.B6</th>
<th>0.F1.B6</th>
<th>0.F0.B6</th>
<th>0.F5.B3</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_IO[0]:IBUF">GCLK_IO[0]:IBUF</th>
<th>1.F1.B16</th>
<th>1.F0.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-GCLK_IO[1]:IBUF">GCLK_IO[1]:IBUF</th>
<th>1.F1.B17</th>
<th>1.F0.B17</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLK_N_VE_2DLL-IOFB[0]:IBUF">IOFB[0]:IBUF</th>
<th>1.F2.B16</th>
<th>1.F3.B16</th>
</tr>

<tr><th id="tile-virtex-CLK_N_VE_2DLL-IOFB[1]:IBUF">IOFB[1]:IBUF</th>
<th>1.F2.B17</th>
<th>1.F3.B17</th>
</tr>

</thead>

<tbody>
<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VREF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clkv_clkv"><a class="header" href="#tile-clkv_clkv">Tile CLKV_CLKV</a></h2>
<p>Cells: 2</p>
<h3 id="bel-clkv"><a class="header" href="#bel-clkv">Bel CLKV</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_CLKV bel CLKV</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>OUT_L0</td><td>output</td><td>W.GCLK[0]</td></tr>

<tr><td>OUT_L1</td><td>output</td><td>W.GCLK[1]</td></tr>

<tr><td>OUT_L2</td><td>output</td><td>W.GCLK[2]</td></tr>

<tr><td>OUT_L3</td><td>output</td><td>W.GCLK[3]</td></tr>

<tr><td>OUT_R0</td><td>output</td><td>E.GCLK[0]</td></tr>

<tr><td>OUT_R1</td><td>output</td><td>E.GCLK[1]</td></tr>

<tr><td>OUT_R2</td><td>output</td><td>E.GCLK[2]</td></tr>

<tr><td>OUT_R3</td><td>output</td><td>E.GCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_CLKV bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>W.GCLK[0]</td><td>CLKV.OUT_L0</td></tr>

<tr><td>W.GCLK[1]</td><td>CLKV.OUT_L1</td></tr>

<tr><td>W.GCLK[2]</td><td>CLKV.OUT_L2</td></tr>

<tr><td>W.GCLK[3]</td><td>CLKV.OUT_L3</td></tr>

<tr><td>E.GCLK[0]</td><td>CLKV.OUT_R0</td></tr>

<tr><td>E.GCLK[1]</td><td>CLKV.OUT_R1</td></tr>

<tr><td>E.GCLK[2]</td><td>CLKV.OUT_R2</td></tr>

<tr><td>E.GCLK[3]</td><td>CLKV.OUT_R3</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_CLKV rect CLKV</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLKV_CLKV rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</th>
<th>0.F0.B5</th>
</tr>

<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</th>
<th>0.F0.B6</th>
</tr>

<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</th>
<th>0.F0.B7</th>
</tr>

<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</th>
<th>0.F0.B12</th>
</tr>

<tr><th id="tile-virtex-CLKV_CLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</th>
<th>0.F0.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clkv_gclkv"><a class="header" href="#tile-clkv_gclkv">Tile CLKV_GCLKV</a></h2>
<p>Cells: 2</p>
<h3 id="bel-clkv-1"><a class="header" href="#bel-clkv-1">Bel CLKV</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_GCLKV bel CLKV</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>OUT_L0</td><td>output</td><td>W.GCLK[0]</td></tr>

<tr><td>OUT_L1</td><td>output</td><td>W.GCLK[1]</td></tr>

<tr><td>OUT_L2</td><td>output</td><td>W.GCLK[2]</td></tr>

<tr><td>OUT_L3</td><td>output</td><td>W.GCLK[3]</td></tr>

<tr><td>OUT_R0</td><td>output</td><td>E.GCLK[0]</td></tr>

<tr><td>OUT_R1</td><td>output</td><td>E.GCLK[1]</td></tr>

<tr><td>OUT_R2</td><td>output</td><td>E.GCLK[2]</td></tr>

<tr><td>OUT_R3</td><td>output</td><td>E.GCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_GCLKV bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>W.GCLK[0]</td><td>CLKV.OUT_L0</td></tr>

<tr><td>W.GCLK[1]</td><td>CLKV.OUT_L1</td></tr>

<tr><td>W.GCLK[2]</td><td>CLKV.OUT_L2</td></tr>

<tr><td>W.GCLK[3]</td><td>CLKV.OUT_L3</td></tr>

<tr><td>E.GCLK[0]</td><td>CLKV.OUT_R0</td></tr>

<tr><td>E.GCLK[1]</td><td>CLKV.OUT_R1</td></tr>

<tr><td>E.GCLK[2]</td><td>CLKV.OUT_R2</td></tr>

<tr><td>E.GCLK[3]</td><td>CLKV.OUT_R3</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_GCLKV rect CLKV</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLKV_GCLKV rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L0">CLKV:BUF.GCLK_L0</th>
<th>0.F0.B5</th>
</tr>

<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L1">CLKV:BUF.GCLK_L1</th>
<th>0.F0.B7</th>
</tr>

<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L2">CLKV:BUF.GCLK_L2</th>
<th>0.F0.B9</th>
</tr>

<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_L3">CLKV:BUF.GCLK_L3</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R0">CLKV:BUF.GCLK_R0</th>
<th>0.F0.B6</th>
</tr>

<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R1">CLKV:BUF.GCLK_R1</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R2">CLKV:BUF.GCLK_R2</th>
<th>0.F0.B10</th>
</tr>

<tr><th id="tile-virtex-CLKV_GCLKV-CLKV:BUF.GCLK_R3">CLKV:BUF.GCLK_R3</th>
<th>0.F0.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clkv_bram_s"><a class="header" href="#tile-clkv_bram_s">Tile CLKV_BRAM_S</a></h2>
<p>Cells: 3</p>
<h3 id="bel-clkv_bram_s"><a class="header" href="#bel-clkv_bram_s">Bel CLKV_BRAM_S</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_S bel CLKV_BRAM_S</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>IN0</td><td>input</td><td>BRAM.GCLK[0]</td></tr>

<tr><td>IN1</td><td>input</td><td>BRAM.GCLK[1]</td></tr>

<tr><td>IN2</td><td>input</td><td>BRAM.GCLK[2]</td></tr>

<tr><td>IN3</td><td>input</td><td>BRAM.GCLK[3]</td></tr>

<tr><td>OUT_L0</td><td>output</td><td>W.GCLK[0]</td></tr>

<tr><td>OUT_L1</td><td>output</td><td>W.GCLK[1]</td></tr>

<tr><td>OUT_L2</td><td>output</td><td>W.GCLK[2]</td></tr>

<tr><td>OUT_L3</td><td>output</td><td>W.GCLK[3]</td></tr>

<tr><td>OUT_R0</td><td>output</td><td>CELL.GCLK[0]</td></tr>

<tr><td>OUT_R1</td><td>output</td><td>CELL.GCLK[1]</td></tr>

<tr><td>OUT_R2</td><td>output</td><td>CELL.GCLK[2]</td></tr>

<tr><td>OUT_R3</td><td>output</td><td>CELL.GCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK[0]</td><td>CLKV_BRAM_S.OUT_R0</td></tr>

<tr><td>CELL.GCLK[1]</td><td>CLKV_BRAM_S.OUT_R1</td></tr>

<tr><td>CELL.GCLK[2]</td><td>CLKV_BRAM_S.OUT_R2</td></tr>

<tr><td>CELL.GCLK[3]</td><td>CLKV_BRAM_S.OUT_R3</td></tr>

<tr><td>W.GCLK[0]</td><td>CLKV_BRAM_S.OUT_L0</td></tr>

<tr><td>W.GCLK[1]</td><td>CLKV_BRAM_S.OUT_L1</td></tr>

<tr><td>W.GCLK[2]</td><td>CLKV_BRAM_S.OUT_L2</td></tr>

<tr><td>W.GCLK[3]</td><td>CLKV_BRAM_S.OUT_L3</td></tr>

<tr><td>BRAM.GCLK[0]</td><td>CLKV_BRAM_S.IN0</td></tr>

<tr><td>BRAM.GCLK[1]</td><td>CLKV_BRAM_S.IN1</td></tr>

<tr><td>BRAM.GCLK[2]</td><td>CLKV_BRAM_S.IN2</td></tr>

<tr><td>BRAM.GCLK[3]</td><td>CLKV_BRAM_S.IN3</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-8"><a class="header" href="#bitstream-8">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="27">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_S rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="13">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
</tr>

</thead>

<tbody>
<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK0">~CLKV_BRAM_S:BUF.GCLK0[0]</a>
</td>
<td title="R0.F6.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK1">~CLKV_BRAM_S:BUF.GCLK1[0]</a>
</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK2">~CLKV_BRAM_S:BUF.GCLK2[0]</a>
</td>
<td title="R0.F8.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK3">~CLKV_BRAM_S:BUF.GCLK3[0]</a>
</td>
<td title="R0.F9.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK0">~CLKV_BRAM_S:BUF.GCLK0[1]</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK1">~CLKV_BRAM_S:BUF.GCLK1[1]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK2">~CLKV_BRAM_S:BUF.GCLK2[1]</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK3">~CLKV_BRAM_S:BUF.GCLK3[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK0">CLKV_BRAM_S:BUF.GCLK0</th>
<th>0.F9.B13</th>
<th>0.F5.B13</th>
</tr>

<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK1">CLKV_BRAM_S:BUF.GCLK1</th>
<th>0.F10.B13</th>
<th>0.F6.B13</th>
</tr>

<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK2">CLKV_BRAM_S:BUF.GCLK2</th>
<th>0.F11.B13</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLKV_BRAM_S-CLKV_BRAM_S:BUF.GCLK3">CLKV_BRAM_S:BUF.GCLK3</th>
<th>0.F12.B13</th>
<th>0.F8.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clkv_bram_n"><a class="header" href="#tile-clkv_bram_n">Tile CLKV_BRAM_N</a></h2>
<p>Cells: 3</p>
<h3 id="bel-clkv_bram_n"><a class="header" href="#bel-clkv_bram_n">Bel CLKV_BRAM_N</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_N bel CLKV_BRAM_N</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>IN0</td><td>input</td><td>BRAM.GCLK[0]</td></tr>

<tr><td>IN1</td><td>input</td><td>BRAM.GCLK[1]</td></tr>

<tr><td>IN2</td><td>input</td><td>BRAM.GCLK[2]</td></tr>

<tr><td>IN3</td><td>input</td><td>BRAM.GCLK[3]</td></tr>

<tr><td>OUT_L0</td><td>output</td><td>W.GCLK[0]</td></tr>

<tr><td>OUT_L1</td><td>output</td><td>W.GCLK[1]</td></tr>

<tr><td>OUT_L2</td><td>output</td><td>W.GCLK[2]</td></tr>

<tr><td>OUT_L3</td><td>output</td><td>W.GCLK[3]</td></tr>

<tr><td>OUT_R0</td><td>output</td><td>CELL.GCLK[0]</td></tr>

<tr><td>OUT_R1</td><td>output</td><td>CELL.GCLK[1]</td></tr>

<tr><td>OUT_R2</td><td>output</td><td>CELL.GCLK[2]</td></tr>

<tr><td>OUT_R3</td><td>output</td><td>CELL.GCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.GCLK[0]</td><td>CLKV_BRAM_N.OUT_R0</td></tr>

<tr><td>CELL.GCLK[1]</td><td>CLKV_BRAM_N.OUT_R1</td></tr>

<tr><td>CELL.GCLK[2]</td><td>CLKV_BRAM_N.OUT_R2</td></tr>

<tr><td>CELL.GCLK[3]</td><td>CLKV_BRAM_N.OUT_R3</td></tr>

<tr><td>W.GCLK[0]</td><td>CLKV_BRAM_N.OUT_L0</td></tr>

<tr><td>W.GCLK[1]</td><td>CLKV_BRAM_N.OUT_L1</td></tr>

<tr><td>W.GCLK[2]</td><td>CLKV_BRAM_N.OUT_L2</td></tr>

<tr><td>W.GCLK[3]</td><td>CLKV_BRAM_N.OUT_L3</td></tr>

<tr><td>BRAM.GCLK[0]</td><td>CLKV_BRAM_N.IN0</td></tr>

<tr><td>BRAM.GCLK[1]</td><td>CLKV_BRAM_N.IN1</td></tr>

<tr><td>BRAM.GCLK[2]</td><td>CLKV_BRAM_N.IN2</td></tr>

<tr><td>BRAM.GCLK[3]</td><td>CLKV_BRAM_N.IN3</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-9"><a class="header" href="#bitstream-9">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="27">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
</tr>

</thead>

<tbody>
<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>virtex CLKV_BRAM_N rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="13">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
</tr>

</thead>

<tbody>
<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F5.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK0">~CLKV_BRAM_N:BUF.GCLK0[0]</a>
</td>
<td title="R0.F6.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK1">~CLKV_BRAM_N:BUF.GCLK1[0]</a>
</td>
<td title="R0.F7.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK2">~CLKV_BRAM_N:BUF.GCLK2[0]</a>
</td>
<td title="R0.F8.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK3">~CLKV_BRAM_N:BUF.GCLK3[0]</a>
</td>
<td title="R0.F9.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK0">~CLKV_BRAM_N:BUF.GCLK0[1]</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK1">~CLKV_BRAM_N:BUF.GCLK1[1]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK2">~CLKV_BRAM_N:BUF.GCLK2[1]</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK3">~CLKV_BRAM_N:BUF.GCLK3[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK0">CLKV_BRAM_N:BUF.GCLK0</th>
<th>0.F9.B13</th>
<th>0.F5.B13</th>
</tr>

<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK1">CLKV_BRAM_N:BUF.GCLK1</th>
<th>0.F10.B13</th>
<th>0.F6.B13</th>
</tr>

<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK2">CLKV_BRAM_N:BUF.GCLK2</th>
<th>0.F11.B13</th>
<th>0.F7.B13</th>
</tr>

<tr><th id="tile-virtex-CLKV_BRAM_N-CLKV_BRAM_N:BUF.GCLK3">CLKV_BRAM_N:BUF.GCLK3</th>
<th>0.F12.B13</th>
<th>0.F8.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clkv_null"><a class="header" href="#tile-clkv_null">Tile CLKV_NULL</a></h2>
<p>Cells: 2</p>
<h3 id="bel-clkv-2"><a class="header" href="#bel-clkv-2">Bel CLKV</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_NULL bel CLKV</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>OUT_L0</td><td>output</td><td>W.GCLK[0]</td></tr>

<tr><td>OUT_L1</td><td>output</td><td>W.GCLK[1]</td></tr>

<tr><td>OUT_L2</td><td>output</td><td>W.GCLK[2]</td></tr>

<tr><td>OUT_L3</td><td>output</td><td>W.GCLK[3]</td></tr>

<tr><td>OUT_R0</td><td>output</td><td>E.GCLK[0]</td></tr>

<tr><td>OUT_R1</td><td>output</td><td>E.GCLK[1]</td></tr>

<tr><td>OUT_R2</td><td>output</td><td>E.GCLK[2]</td></tr>

<tr><td>OUT_R3</td><td>output</td><td>E.GCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKV_NULL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>W.GCLK[0]</td><td>CLKV.OUT_L0</td></tr>

<tr><td>W.GCLK[1]</td><td>CLKV.OUT_L1</td></tr>

<tr><td>W.GCLK[2]</td><td>CLKV.OUT_L2</td></tr>

<tr><td>W.GCLK[3]</td><td>CLKV.OUT_L3</td></tr>

<tr><td>E.GCLK[0]</td><td>CLKV.OUT_R0</td></tr>

<tr><td>E.GCLK[1]</td><td>CLKV.OUT_R1</td></tr>

<tr><td>E.GCLK[2]</td><td>CLKV.OUT_R2</td></tr>

<tr><td>E.GCLK[3]</td><td>CLKV.OUT_R3</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-clkc"><a class="header" href="#tile-clkc">Tile CLKC</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clkc"><a class="header" href="#bel-clkc">Bel CLKC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKC bel CLKC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclkc"><a class="header" href="#bel-gclkc">Bel GCLKC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex CLKC bel GCLKC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tile-gclkc"><a class="header" href="#tile-gclkc">Tile GCLKC</a></h2>
<p>Cells: 0</p>
<h3 id="bel-gclkc-1"><a class="header" href="#bel-gclkc-1">Bel GCLKC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex GCLKC bel GCLKC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tile-bram_clkh"><a class="header" href="#tile-bram_clkh">Tile BRAM_CLKH</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bram_clkh"><a class="header" href="#bel-bram_clkh">Bel BRAM_CLKH</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex BRAM_CLKH bel BRAM_CLKH</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>OUT0</td><td>output</td><td>GCLK[0]</td></tr>

<tr><td>OUT1</td><td>output</td><td>GCLK[1]</td></tr>

<tr><td>OUT2</td><td>output</td><td>GCLK[2]</td></tr>

<tr><td>OUT3</td><td>output</td><td>GCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex BRAM_CLKH bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>GCLK[0]</td><td>BRAM_CLKH.OUT0</td></tr>

<tr><td>GCLK[1]</td><td>BRAM_CLKH.OUT1</td></tr>

<tr><td>GCLK[2]</td><td>BRAM_CLKH.OUT2</td></tr>

<tr><td>GCLK[3]</td><td>BRAM_CLKH.OUT3</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex/bram.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex/io/index.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex/bram.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex/io/index.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
