// Seed: 2540140129
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
  logic id_3;
  assign module_1.id_1 = 0;
  wire id_4, id_5;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1,
    input wire id_2
);
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input wor id_4,
    input wire id_5,
    output tri id_6,
    input tri id_7,
    output uwire id_8,
    input wire id_9
);
  reg id_11;
  assign id_8 = 1;
  localparam id_12 = -1;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  wire id_14;
  always id_11 = id_11;
  xnor primCall (id_3, id_4, id_2, id_1);
endmodule
