Release 13.3 - xst O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Game.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Game.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Game"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Game
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/sasingh/COE758/Lab2/Game/Game.vhd" in Library work.
Entity <game> compiled.
WARNING:HDLParsers:1406 - "/home/student2/sasingh/COE758/Lab2/Game/Game.vhd" Line 156. No sensitivity list and no wait in the process
Entity <game> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Game> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Game> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/student2/sasingh/COE758/Lab2/Game/Game.vhd" line 156: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hcounter>, <vcounter>, <R>, <G>, <B>
WARNING:Xst:819 - "/home/student2/sasingh/COE758/Lab2/Game/Game.vhd" line 349: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ball_x1>, <ball_x2>, <ball_y1>, <ball_y2>, <score>, <top_border_x1>, <top_border_x2>, <top_border_y1>, <top_border_y2>, <top_border_x3>, <top_border_x4>, <top_border_y3>, <top_border_y4>, <top_border_x5>, <top_border_x6>, <top_border_y5>, <top_border_y6>, <b_border_x1>, <b_border_x2>, <b_border_y1>, <b_border_y2>, <b_border_x3>, <b_border_x4>, <b_border_y3>, <b_border_y4>, <b_border_x5>, <b_border_x6>, <b_border_y5>, <b_border_y6>, <m_line_x1>, <m_line_x2>, <m_line_y1>, <m_line_y2>, <r_paddle_x1>, <r_paddle_x2>, <r_paddle_y1>, <r_paddle_y2>, <b_paddle_x1>, <b_paddle_x2>, <b_paddle_y1>, <b_paddle_y2>
Entity <Game> analyzed. Unit <Game> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Game>.
    Related source file is "/home/student2/sasingh/COE758/Lab2/Game/Game.vhd".
WARNING:Xst:653 - Signal <top_border_y6> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010101010.
WARNING:Xst:653 - Signal <top_border_y5> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <top_border_y4> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011110.
WARNING:Xst:653 - Signal <top_border_y3> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <top_border_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010101010.
WARNING:Xst:653 - Signal <top_border_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <top_border_x6> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001110110.
WARNING:Xst:653 - Signal <top_border_x5> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001100010.
WARNING:Xst:653 - Signal <top_border_x4> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001110110.
WARNING:Xst:653 - Signal <top_border_x3> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <top_border_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011110.
WARNING:Xst:653 - Signal <top_border_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_paddle_y_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_paddle_x_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <r_paddle_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001011000.
WARNING:Xst:653 - Signal <r_paddle_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001000100.
WARNING:Xst:653 - Signal <r_goal_x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001101100.
WARNING:Xst:653 - Signal <m_line_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111000010.
WARNING:Xst:653 - Signal <m_line_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011110.
WARNING:Xst:653 - Signal <m_line_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000101000010.
WARNING:Xst:653 - Signal <m_line_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100111110.
WARNING:Xst:1780 - Signal <b_paddle_y_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b_paddle_x_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <b_paddle_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000111100.
WARNING:Xst:653 - Signal <b_paddle_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000101000.
WARNING:Xst:653 - Signal <b_goal_x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010100.
WARNING:Xst:653 - Signal <b_border_y6> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111010110.
WARNING:Xst:653 - Signal <b_border_y5> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100110110.
WARNING:Xst:653 - Signal <b_border_y4> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111010110.
WARNING:Xst:653 - Signal <b_border_y3> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111000010.
WARNING:Xst:653 - Signal <b_border_y2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111010110.
WARNING:Xst:653 - Signal <b_border_y1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100110110.
WARNING:Xst:653 - Signal <b_border_x6> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001110110.
WARNING:Xst:653 - Signal <b_border_x5> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001100010.
WARNING:Xst:653 - Signal <b_border_x4> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001110110.
WARNING:Xst:653 - Signal <b_border_x3> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <b_border_x2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000011110.
WARNING:Xst:653 - Signal <b_border_x1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
    Found 4x32-bit ROM for signal <r_paddle_y1$mux0003>.
    Found 4x32-bit ROM for signal <b_paddle_y1$mux0003>.
    Found 10-bit subtractor for signal <$sub0000> created at line 358.
    Found 9-bit subtractor for signal <$sub0001> created at line 359.
    Found 32-bit comparator greater for signal <B$cmp_gt0000> created at line 367.
    Found 32-bit comparator greater for signal <B$cmp_gt0001> created at line 367.
    Found 32-bit comparator greater for signal <B$cmp_gt0002> created at line 376.
    Found 32-bit comparator greater for signal <B$cmp_gt0003> created at line 376.
    Found 32-bit comparator greater for signal <B$cmp_gt0004> created at line 384.
    Found 32-bit comparator greater for signal <B$cmp_gt0005> created at line 384.
    Found 32-bit comparator greater for signal <B$cmp_gt0006> created at line 388.
    Found 32-bit comparator greater for signal <B$cmp_gt0007> created at line 388.
    Found 32-bit comparator greater for signal <B$cmp_gt0008> created at line 392.
    Found 32-bit comparator greater for signal <B$cmp_gt0009> created at line 392.
    Found 32-bit comparator greater for signal <B$cmp_gt0010> created at line 397.
    Found 32-bit comparator greater for signal <B$cmp_gt0011> created at line 397.
    Found 32-bit comparator greater for signal <B$cmp_gt0012> created at line 401.
    Found 32-bit comparator greater for signal <B$cmp_gt0013> created at line 401.
    Found 32-bit comparator greater for signal <B$cmp_gt0014> created at line 405.
    Found 32-bit comparator greater for signal <B$cmp_gt0015> created at line 405.
    Found 32-bit comparator greater for signal <B$cmp_gt0016> created at line 411.
    Found 32-bit comparator greater for signal <B$cmp_gt0017> created at line 411.
    Found 32-bit comparator greater for signal <B$cmp_gt0018> created at line 418.
    Found 32-bit comparator greater for signal <B$cmp_gt0019> created at line 418.
    Found 32-bit comparator less for signal <B$cmp_lt0000> created at line 367.
    Found 32-bit comparator less for signal <B$cmp_lt0001> created at line 367.
    Found 32-bit comparator less for signal <B$cmp_lt0002> created at line 376.
    Found 32-bit comparator less for signal <B$cmp_lt0003> created at line 376.
    Found 32-bit comparator less for signal <B$cmp_lt0004> created at line 384.
    Found 32-bit comparator less for signal <B$cmp_lt0005> created at line 384.
    Found 32-bit comparator less for signal <B$cmp_lt0006> created at line 388.
    Found 32-bit comparator less for signal <B$cmp_lt0007> created at line 388.
    Found 32-bit comparator less for signal <B$cmp_lt0008> created at line 392.
    Found 32-bit comparator less for signal <B$cmp_lt0009> created at line 392.
    Found 32-bit comparator less for signal <B$cmp_lt0010> created at line 397.
    Found 32-bit comparator less for signal <B$cmp_lt0011> created at line 397.
    Found 32-bit comparator less for signal <B$cmp_lt0012> created at line 401.
    Found 32-bit comparator less for signal <B$cmp_lt0013> created at line 401.
    Found 32-bit comparator less for signal <B$cmp_lt0014> created at line 405.
    Found 32-bit comparator less for signal <B$cmp_lt0015> created at line 405.
    Found 32-bit comparator less for signal <B$cmp_lt0016> created at line 411.
    Found 32-bit comparator less for signal <B$cmp_lt0017> created at line 411.
    Found 32-bit comparator less for signal <B$cmp_lt0018> created at line 418.
    Found 32-bit comparator less for signal <B$cmp_lt0019> created at line 418.
    Found 32-bit register for signal <b_paddle_y1>.
    Found 32-bit comparator greater for signal <b_paddle_y1$cmp_gt0000> created at line 336.
    Found 32-bit comparator greater for signal <b_paddle_y1$cmp_gt0001> created at line 336.
    Found 32-bit comparator less for signal <b_paddle_y1$cmp_lt0000> created at line 327.
    Found 32-bit comparator less for signal <b_paddle_y1$cmp_lt0001> created at line 327.
    Found 32-bit addsub for signal <b_paddle_y1$mux0002>.
    Found 32-bit register for signal <b_paddle_y2>.
    Found 32-bit addsub for signal <b_paddle_y2$mux0002>.
    Found 32-bit register for signal <ball_x1>.
    Found 32-bit addsub for signal <ball_x1$addsub0000>.
    Found 32-bit comparator greatequal for signal <ball_x1$cmp_ge0000> created at line 260.
    Found 32-bit register for signal <ball_x2>.
    Found 32-bit addsub for signal <ball_x2$addsub0000>.
    Found 1-bit register for signal <ball_x_inc>.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0000> created at line 218.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0001> created at line 218.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0002> created at line 213.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0003> created at line 210.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0004> created at line 208.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0005> created at line 227.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0006> created at line 227.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0007> created at line 225.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0008> created at line 227.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0009> created at line 208.
    Found 32-bit comparator greatequal for signal <ball_x_inc$cmp_ge0010> created at line 210.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0000> created at line 253.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0001> created at line 218.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0002> created at line 213.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0003> created at line 210.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0004> created at line 210.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0005> created at line 208.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0006> created at line 227.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0007> created at line 225.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0008> created at line 225.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0009> created at line 225.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0010> created at line 208.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0011> created at line 208.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0012> created at line 210.
    Found 32-bit comparator lessequal for signal <ball_x_inc$cmp_le0013> created at line 210.
    Found 32-bit register for signal <ball_y1>.
    Found 32-bit addsub for signal <ball_y1$addsub0000>.
    Found 32-bit register for signal <ball_y2>.
    Found 32-bit addsub for signal <ball_y2$addsub0000>.
    Found 1-bit register for signal <ball_y_inc>.
    Found 32-bit comparator greatequal for signal <ball_y_inc$cmp_ge0000> created at line 235.
    Found 32-bit comparator lessequal for signal <ball_y_inc$cmp_le0000> created at line 233.
    Found 32-bit comparator lessequal for signal <ball_y_inc$cmp_le0001> created at line 233.
    Found 10-bit comparator lessequal for signal <H$cmp_le0000> created at line 149.
    Found 10-bit up counter for signal <hcounter>.
    Found 1-bit register for signal <pixel_clk>.
    Found 32-bit register for signal <r_paddle_y1>.
    Found 32-bit comparator greater for signal <r_paddle_y1$cmp_gt0000> created at line 318.
    Found 32-bit comparator greater for signal <r_paddle_y1$cmp_gt0001> created at line 318.
    Found 32-bit comparator less for signal <r_paddle_y1$cmp_lt0000> created at line 309.
    Found 32-bit comparator less for signal <r_paddle_y1$cmp_lt0001> created at line 309.
    Found 32-bit addsub for signal <r_paddle_y1$mux0002>.
    Found 32-bit register for signal <r_paddle_y2>.
    Found 32-bit addsub for signal <r_paddle_y2$mux0002>.
    Found 1-bit register for signal <refresh_clk>.
    Found 32-bit up counter for signal <refresh_cntr>.
    Found 32-bit comparator greatequal for signal <refresh_cntr$cmp_ge0000> created at line 191.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0000> created at line 171.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0001> created at line 171.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0000> created at line 171.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0001> created at line 171.
    Found 1-bit register for signal <score>.
    Found 32-bit comparator greatequal for signal <score$cmp_ge0000> created at line 244.
    Found 32-bit comparator lessequal for signal <score$cmp_le0000> created at line 242.
    Found 10-bit comparator lessequal for signal <V$cmp_le0000> created at line 151.
    Found 10-bit up counter for signal <vcounter>.
    Summary:
	inferred   2 ROM(s).
	inferred   3 Counter(s).
	inferred 261 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred  86 Comparator(s).
Unit <Game> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x32-bit ROM                                          : 2
# Adders/Subtractors                                   : 10
 10-bit subtractor                                     : 1
 32-bit addsub                                         : 8
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 13
 1-bit register                                        : 5
 32-bit register                                       : 8
# Comparators                                          : 86
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 4
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 24
 32-bit comparator less                                : 24
 32-bit comparator lessequal                           : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Game>.
The following registers are absorbed into accumulator <r_paddle_y1>: 1 register on signal <r_paddle_y1>.
The following registers are absorbed into accumulator <r_paddle_y2>: 1 register on signal <r_paddle_y2>.
The following registers are absorbed into accumulator <b_paddle_y2>: 1 register on signal <b_paddle_y2>.
The following registers are absorbed into accumulator <b_paddle_y1>: 1 register on signal <b_paddle_y1>.
Unit <Game> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x32-bit ROM                                          : 2
# Adders/Subtractors                                   : 6
 10-bit subtractor                                     : 1
 32-bit addsub                                         : 4
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Accumulators                                         : 4
 32-bit updown accumulator                             : 4
# Registers                                            : 133
 Flip-Flops                                            : 133
# Comparators                                          : 86
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 4
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 24
 32-bit comparator less                                : 24
 32-bit comparator lessequal                           : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Game> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Game, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 313
 Flip-Flops                                            : 313

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Game.ngr
Top Level Output File Name         : Game
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 2120
#      GND                         : 1
#      INV                         : 78
#      LUT1                        : 81
#      LUT2                        : 368
#      LUT2_L                      : 2
#      LUT3                        : 52
#      LUT3_D                      : 3
#      LUT4                        : 383
#      LUT4_L                      : 2
#      MUXCY                       : 821
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 318
# FlipFlops/Latches                : 313
#      FDE                         : 129
#      FDR                         : 151
#      FDRE                        : 10
#      FDS                         : 21
#      FDSE                        : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      500  out of   4656    10%  
 Number of Slice Flip Flops:            313  out of   9312     3%  
 Number of 4 input LUTs:                969  out of   9312    10%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
pixel_clk1                         | BUFG                   | 53    |
refresh_clk1                       | BUFG                   | 259   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.598ns (Maximum Frequency: 116.308MHz)
   Minimum input arrival time before clock: 5.896ns
   Maximum output required time after clock: 16.847ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.760ns (frequency: 568.069MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.760ns (Levels of Logic = 0)
  Source:            pixel_clk (FF)
  Destination:       pixel_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pixel_clk to pixel_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  pixel_clk (pixel_clk1)
     FDR:R                     0.795          pixel_clk
    ----------------------------------------
    Total                      1.760ns (1.309ns logic, 0.451ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixel_clk1'
  Clock period: 4.934ns (frequency: 202.682MHz)
  Total number of paths / destination ports: 1995 / 116
-------------------------------------------------------------------------
Delay:               4.934ns (Levels of Logic = 2)
  Source:            vcounter_1 (FF)
  Destination:       vcounter_0 (FF)
  Source Clock:      pixel_clk1 rising
  Destination Clock: pixel_clk1 rising

  Data Path: vcounter_1 to vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            33   0.514   1.225  vcounter_1 (vcounter_1)
     LUT4:I0->O            1   0.612   0.426  vcounter_cmp_eq0000_SW0 (N2)
     LUT4:I1->O           10   0.612   0.750  vcounter_cmp_eq0000 (vcounter_cmp_eq0000)
     FDRE:R                    0.795          vcounter_0
    ----------------------------------------
    Total                      4.934ns (2.533ns logic, 2.401ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'refresh_clk1'
  Clock period: 8.598ns (frequency: 116.308MHz)
  Total number of paths / destination ports: 156064 / 391
-------------------------------------------------------------------------
Delay:               8.598ns (Levels of Logic = 42)
  Source:            r_paddle_y1_1 (FF)
  Destination:       r_paddle_y1_31 (FF)
  Source Clock:      refresh_clk1 rising
  Destination Clock: refresh_clk1 rising

  Data Path: r_paddle_y1_1 to r_paddle_y1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.651  r_paddle_y1_1 (r_paddle_y1_1)
     LUT4:I0->O            1   0.612   0.000  Mcompar_r_paddle_y1_cmp_lt0000_lut<0> (Mcompar_r_paddle_y1_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_r_paddle_y1_cmp_lt0000_cy<0> (Mcompar_r_paddle_y1_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_r_paddle_y1_cmp_lt0000_cy<1> (Mcompar_r_paddle_y1_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_r_paddle_y1_cmp_lt0000_cy<2> (Mcompar_r_paddle_y1_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_r_paddle_y1_cmp_lt0000_cy<3> (Mcompar_r_paddle_y1_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_r_paddle_y1_cmp_lt0000_cy<4> (Mcompar_r_paddle_y1_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_r_paddle_y1_cmp_lt0000_cy<5> (Mcompar_r_paddle_y1_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.399   0.509  Mcompar_r_paddle_y1_cmp_lt0000_cy<6> (Mcompar_r_paddle_y1_cmp_lt0000_cy<6>)
     LUT3_D:I0->O         62   0.612   1.111  Mcompar_r_paddle_y1_cmp_lt0000_cy<8>1 (Mcompar_r_paddle_y1_cmp_lt0000_cy<8>)
     LUT4:I2->O            1   0.612   0.000  Maccum_r_paddle_y1_lut<0> (Maccum_r_paddle_y1_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maccum_r_paddle_y1_cy<0> (Maccum_r_paddle_y1_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<1> (Maccum_r_paddle_y1_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<2> (Maccum_r_paddle_y1_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<3> (Maccum_r_paddle_y1_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<4> (Maccum_r_paddle_y1_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<5> (Maccum_r_paddle_y1_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<6> (Maccum_r_paddle_y1_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<7> (Maccum_r_paddle_y1_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<8> (Maccum_r_paddle_y1_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<9> (Maccum_r_paddle_y1_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<10> (Maccum_r_paddle_y1_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<11> (Maccum_r_paddle_y1_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<12> (Maccum_r_paddle_y1_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<13> (Maccum_r_paddle_y1_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<14> (Maccum_r_paddle_y1_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<15> (Maccum_r_paddle_y1_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<16> (Maccum_r_paddle_y1_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<17> (Maccum_r_paddle_y1_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<18> (Maccum_r_paddle_y1_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<19> (Maccum_r_paddle_y1_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<20> (Maccum_r_paddle_y1_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<21> (Maccum_r_paddle_y1_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<22> (Maccum_r_paddle_y1_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<23> (Maccum_r_paddle_y1_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<24> (Maccum_r_paddle_y1_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<25> (Maccum_r_paddle_y1_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<26> (Maccum_r_paddle_y1_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<27> (Maccum_r_paddle_y1_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<28> (Maccum_r_paddle_y1_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<29> (Maccum_r_paddle_y1_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maccum_r_paddle_y1_cy<30> (Maccum_r_paddle_y1_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_r_paddle_y1_xor<31> (Result<31>1)
     FDE:D                     0.268          r_paddle_y1_31
    ----------------------------------------
    Total                      8.598ns (6.327ns logic, 2.271ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'refresh_clk1'
  Total number of paths / destination ports: 2624 / 256
-------------------------------------------------------------------------
Offset:              5.896ns (Levels of Logic = 34)
  Source:            SW<1> (PAD)
  Destination:       r_paddle_y1_31 (FF)
  Destination Clock: refresh_clk1 rising

  Data Path: SW<1> to r_paddle_y1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            67   1.106   1.234  SW_1_IBUF (SW_1_IBUF)
     LUT3:I0->O            2   0.612   0.380  r_paddle_y1_mux00041 (r_paddle_y1_mux0004_inv1_inv)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<0> (Maccum_r_paddle_y1_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<1> (Maccum_r_paddle_y1_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<2> (Maccum_r_paddle_y1_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<3> (Maccum_r_paddle_y1_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<4> (Maccum_r_paddle_y1_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<5> (Maccum_r_paddle_y1_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<6> (Maccum_r_paddle_y1_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<7> (Maccum_r_paddle_y1_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<8> (Maccum_r_paddle_y1_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<9> (Maccum_r_paddle_y1_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_r_paddle_y1_cy<10> (Maccum_r_paddle_y1_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<11> (Maccum_r_paddle_y1_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<12> (Maccum_r_paddle_y1_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<13> (Maccum_r_paddle_y1_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<14> (Maccum_r_paddle_y1_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<15> (Maccum_r_paddle_y1_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<16> (Maccum_r_paddle_y1_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<17> (Maccum_r_paddle_y1_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<18> (Maccum_r_paddle_y1_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<19> (Maccum_r_paddle_y1_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<20> (Maccum_r_paddle_y1_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<21> (Maccum_r_paddle_y1_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<22> (Maccum_r_paddle_y1_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<23> (Maccum_r_paddle_y1_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<24> (Maccum_r_paddle_y1_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<25> (Maccum_r_paddle_y1_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<26> (Maccum_r_paddle_y1_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<27> (Maccum_r_paddle_y1_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<28> (Maccum_r_paddle_y1_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_r_paddle_y1_cy<29> (Maccum_r_paddle_y1_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maccum_r_paddle_y1_cy<30> (Maccum_r_paddle_y1_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_r_paddle_y1_xor<31> (Result<31>1)
     FDE:D                     0.268          r_paddle_y1_31
    ----------------------------------------
    Total                      5.896ns (4.281ns logic, 1.614ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            pixel_clk (FF)
  Destination:       DAC_CLK (PAD)
  Source Clock:      clk rising

  Data Path: pixel_clk to DAC_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  pixel_clk (pixel_clk1)
     OBUF:I->O                 3.169          DAC_CLK_OBUF (DAC_CLK)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pixel_clk1'
  Total number of paths / destination ports: 30684 / 26
-------------------------------------------------------------------------
Offset:              16.847ns (Levels of Logic = 12)
  Source:            vcounter_2 (FF)
  Destination:       Rout<7> (PAD)
  Source Clock:      pixel_clk1 rising

  Data Path: vcounter_2 to Rout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            26   0.514   1.223  vcounter_2 (vcounter_2)
     LUT3:I0->O           17   0.612   0.962  Msub__sub0001_cy<3>11 (Msub__sub0001_cy<3>)
     LUT4:I1->O           12   0.612   0.886  Msub__sub0001_xor<6>11 (_sub0001<6>)
     LUT4:I1->O            1   0.612   0.509  B_cmp_gt0003226_SW1 (N58)
     LUT4:I0->O            2   0.612   0.449  B_cmp_gt0003226 (B_cmp_gt0003)
     LUT4:I1->O            1   0.612   0.000  Bout<1>111157_F (N70)
     MUXF5:I0->O           2   0.278   0.410  Bout<1>111157 (N01)
     LUT4:I2->O            1   0.612   0.360  Bout<1>1132_SW0 (N48)
     LUT4:I3->O            1   0.612   0.360  Bout<1>1132 (Bout<1>1132)
     LUT4:I3->O            3   0.612   0.603  Bout<1>11280 (N3)
     LUT4:I0->O            1   0.612   0.360  Rout<1>_SW1 (N44)
     LUT4:I3->O            8   0.612   0.643  Rout<1> (Rout_1_OBUF)
     OBUF:I->O                 3.169          Rout_7_OBUF (Rout<7>)
    ----------------------------------------
    Total                     16.847ns (10.081ns logic, 6.766ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'refresh_clk1'
  Total number of paths / destination ports: 6552 / 24
-------------------------------------------------------------------------
Offset:              10.460ns (Levels of Logic = 22)
  Source:            ball_x1_0 (FF)
  Destination:       Rout<7> (PAD)
  Source Clock:      refresh_clk1 rising

  Data Path: ball_x1_0 to Rout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.514   0.721  ball_x1_0 (ball_x1_0)
     LUT2:I0->O            1   0.612   0.000  Mcompar_B_cmp_gt0000_lut<0> (Mcompar_B_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_B_cmp_gt0000_cy<0> (Mcompar_B_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_B_cmp_gt0000_cy<1> (Mcompar_B_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_B_cmp_gt0000_cy<2> (Mcompar_B_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_B_cmp_gt0000_cy<3> (Mcompar_B_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_B_cmp_gt0000_cy<4> (Mcompar_B_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_B_cmp_gt0000_cy<5> (Mcompar_B_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<6> (Mcompar_B_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<7> (Mcompar_B_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<8> (Mcompar_B_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<9> (Mcompar_B_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<10> (Mcompar_B_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<11> (Mcompar_B_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<12> (Mcompar_B_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<13> (Mcompar_B_cmp_gt0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<14> (Mcompar_B_cmp_gt0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_B_cmp_gt0000_cy<15> (Mcompar_B_cmp_gt0000_cy<15>)
     MUXCY:CI->O           1   0.399   0.509  Mcompar_B_cmp_gt0000_cy<16> (Mcompar_B_cmp_gt0000_cy<16>)
     LUT4:I0->O            3   0.612   0.520  B_and00001 (B_and0000)
     LUT4:I1->O            1   0.612   0.360  Rout<1>_SW1 (N44)
     LUT4:I3->O            8   0.612   0.643  Rout<1> (Rout_1_OBUF)
     OBUF:I->O                 3.169          Rout_7_OBUF (Rout<7>)
    ----------------------------------------
    Total                     10.460ns (7.707ns logic, 2.753ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.49 secs
 
--> 


Total memory usage is 642116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    1 (   0 filtered)

