INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_1/project_1.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_1/project_1.srcs/sources_1/new/fa2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_1/project_1.srcs/sources_1/new/fa3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_1/project_1.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_1/project_1.srcs/sim_1/new/tb_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa
