10:53:25 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/IDE.log'.
10:53:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_num_AXILite\VitisPrj\temp_xsdb_launch_script.tcl
10:53:29 INFO  : Registering command handlers for Vitis TCF services
10:53:30 INFO  : Platform repository initialization has completed.
10:53:31 INFO  : XSCT server has started successfully.
10:53:31 INFO  : plnx-install-location is set to ''
10:53:31 INFO  : Successfully done setting XSCT server connection channel  
10:53:31 INFO  : Successfully done query RDI_DATADIR 
10:53:31 INFO  : Successfully done setting workspace for the tool. 
10:54:01 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
10:54:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:54:02 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:54:03 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
10:54:09 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
10:54:21 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
10:54:21 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:14:47 INFO  : Checking for BSP changes to sync application flags for project 'CYCLE_NUM'...
11:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:39 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
11:15:39 INFO  : 'jtag frequency' command is executed.
11:15:40 INFO  : Context for 'APU' is selected.
11:15:40 INFO  : System reset is completed.
11:15:43 INFO  : 'after 3000' command is executed.
11:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
11:15:46 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
11:15:46 INFO  : Context for 'APU' is selected.
11:15:46 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
11:15:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:46 INFO  : Context for 'APU' is selected.
11:15:46 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/psinit/ps7_init.tcl' is done.
11:15:46 INFO  : 'ps7_init' command is executed.
11:15:46 INFO  : 'ps7_post_config' command is executed.
11:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:47 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/Debug/CYCLE_NUM.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/Debug/CYCLE_NUM.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:47 INFO  : 'con' command is executed.
11:15:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:47 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_num_AXILite\VitisPrj\CYCLE_NUM_system\_ide\scripts\systemdebugger_cycle_num_system_standalone.tcl'
11:16:34 INFO  : Checking for BSP changes to sync application flags for project 'CYCLE_NUM'...
11:16:46 INFO  : Disconnected from the channel tcfchan#3.
11:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:46 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
11:16:46 INFO  : 'jtag frequency' command is executed.
11:16:46 INFO  : Context for 'APU' is selected.
11:16:46 INFO  : System reset is completed.
11:16:49 INFO  : 'after 3000' command is executed.
11:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
11:16:51 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
11:16:51 INFO  : Context for 'APU' is selected.
11:16:51 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
11:16:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:51 INFO  : Context for 'APU' is selected.
11:16:51 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/psinit/ps7_init.tcl' is done.
11:16:52 INFO  : 'ps7_init' command is executed.
11:16:52 INFO  : 'ps7_post_config' command is executed.
11:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:52 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/Debug/CYCLE_NUM.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/Debug/CYCLE_NUM.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:52 INFO  : 'con' command is executed.
11:16:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:52 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_num_AXILite\VitisPrj\CYCLE_NUM_system\_ide\scripts\systemdebugger_cycle_num_system_standalone.tcl'
11:18:09 INFO  : Disconnected from the channel tcfchan#5.
11:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:09 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
11:18:09 INFO  : 'jtag frequency' command is executed.
11:18:09 INFO  : Context for 'APU' is selected.
11:18:09 INFO  : System reset is completed.
11:18:12 INFO  : 'after 3000' command is executed.
11:18:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
11:18:14 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
11:18:14 INFO  : Context for 'APU' is selected.
11:18:14 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
11:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:14 INFO  : Context for 'APU' is selected.
11:18:14 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/psinit/ps7_init.tcl' is done.
11:18:15 INFO  : 'ps7_init' command is executed.
11:18:15 INFO  : 'ps7_post_config' command is executed.
11:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:15 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/Debug/CYCLE_NUM.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_num_AXILite/VitisPrj/CYCLE_NUM/Debug/CYCLE_NUM.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:15 INFO  : 'con' command is executed.
11:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:15 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_num_AXILite\VitisPrj\CYCLE_NUM_system\_ide\scripts\systemdebugger_cycle_num_system_standalone.tcl'
11:19:40 INFO  : Disconnected from the channel tcfchan#6.
