{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system.qsys nios_system.BAK.qsys " "Backing up file \"nios_system.qsys\" to \"nios_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1745506704600 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system/synthesis/nios_system.v nios_system.BAK.v " "Backing up file \"nios_system/synthesis/nios_system.v\" to \"nios_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1745506704601 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys nios_system.qsys " "Started upgrading IP component Qsys with file \"nios_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745506704601 ""}
{ "Info" "" "" "2025.04.24.15:58:29 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.04.24.15:58:29 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1745506709737 ""}
{ "Info" "" "" "2025.04.24.15:58:29 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.04.24.15:58:29 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1745506709745 ""}
{ "Info" "nios_system_generation.rpt" "" "2025.04.24.15:58:34 Info: Saving generation log to D:/GitHub/FPGA-Space-Invaders/nios_system" {  } {  } 0 0 "2025.04.24.15:58:34 Info: Saving generation log to D:/GitHub/FPGA-Space-Invaders/nios_system" 0 0 "Shell" 0 -1 1745506714742 ""}
{ "Info" "" "" "2025.04.24.15:58:34 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.04.24.15:58:34 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1745506714743 ""}
{ "Info" "" "" "2025.04.24.15:58:34 Info: qsys-generate D:\\GitHub\\FPGA-Space-Invaders\\nios_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2025.04.24.15:58:34 Info: qsys-generate D:\\GitHub\\FPGA-Space-Invaders\\nios_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1745506714747 ""}
{ "Info" "nios_system.qsys" "" "2025.04.24.15:58:34 Info: Loading FPGA-Space-Invaders" {  } {  } 0 0 "2025.04.24.15:58:34 Info: Loading FPGA-Space-Invaders" 0 0 "Shell" 0 -1 1745506714769 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Reading input file" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Reading input file" 0 0 "Shell" 0 -1 1745506715035 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1745506715037 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1745506715037 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1745506715038 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1745506715038 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding keycode \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding keycode \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715038 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module keycode" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1745506715039 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding keys \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding keys \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715039 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module keys" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module keys" 0 0 "Shell" 0 -1 1745506715039 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding led \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding led \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715045 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module led" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1745506715046 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding ledr \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding ledr \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715046 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module ledr" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module ledr" 0 0 "Shell" 0 -1 1745506715046 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" 0 0 "Shell" 0 -1 1745506715047 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1745506715047 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1745506715049 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1745506715050 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715050 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1745506715051 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715051 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1745506715052 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715052 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1745506715053 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715053 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1745506715053 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715054 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1745506715054 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715055 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1745506715055 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" 0 0 "Shell" 0 -1 1745506715056 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module sdram" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1745506715056 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding sdram_pll \[altpll 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding sdram_pll \[altpll 20.1\]" 0 0 "Shell" 0 -1 1745506715057 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1745506715057 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding switches \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding switches \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506715058 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module switches" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1745506715059 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1745506715059 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1745506715060 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Building connections" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Building connections" 0 0 "Shell" 0 -1 1745506715060 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1745506715063 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Validating" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Validating" 0 0 "Shell" 0 -1 1745506715064 ""}
{ "Info" "" "" "2025.04.24.15:58:35 Info: Done reading input file" {  } {  } 0 0 "2025.04.24.15:58:35 Info: Done reading input file" 0 0 "Shell" 0 -1 1745506715503 ""}
{ "Info" "" "" "2025.04.24.15:58:36 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.24.15:58:36 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1745506716227 ""}
{ "Info" "" "" "2025.04.24.15:58:36 Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.24.15:58:36 Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745506716228 ""}
{ "Info" "" "" "2025.04.24.15:58:36 Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.24.15:58:36 Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745506716228 ""}
{ "Info" "" "" "2025.04.24.15:58:36 Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2025.04.24.15:58:36 Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1745506716229 ""}
{ "Info" "" "" "2025.04.24.15:58:36 Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.24.15:58:36 Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1745506716229 ""}
{ "Info" "" "" "2025.04.24.15:58:36 Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.24.15:58:36 Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1745506716229 ""}
{ "Info" "" "" "2025.04.24.15:58:36 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VERILOG" {  } {  } 0 0 "2025.04.24.15:58:36 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1745506716504 ""}
{ "Info" "" "" "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1745506718519 ""}
{ "Info" "" "" "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 0 "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" 0 0 "Shell" 0 -1 1745506718530 ""}
{ "Info" "" "" "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1745506718536 ""}
{ "Info" "" "" "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2025.04.24.15:58:38 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1745506718541 ""}
{ "Info" "" "" "2025.04.24.15:58:41 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2025.04.24.15:58:41 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1745506721734 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:41 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0002_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2025.04.24.15:58:41 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0002_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1745506721734 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2025.04.24.15:58:42 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1745506722005 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2025.04.24.15:58:42 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1745506722012 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: keycode: Starting RTL generation for module 'nios_system_keycode'" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keycode: Starting RTL generation for module 'nios_system_keycode'" 0 0 "Shell" 0 -1 1745506722018 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:42 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keycode --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0003_keycode_gen//nios_system_keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0003_keycode_gen" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keycode --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0003_keycode_gen//nios_system_keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0003_keycode_gen" 0 0 "Shell" 0 -1 1745506722018 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: keycode: Done RTL generation for module 'nios_system_keycode'" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keycode: Done RTL generation for module 'nios_system_keycode'" 0 0 "Shell" 0 -1 1745506722196 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: keycode: \"nios_system\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keycode: \"nios_system\" instantiated altera_avalon_pio \"keycode\"" 0 0 "Shell" 0 -1 1745506722199 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: keys: Starting RTL generation for module 'nios_system_keys'" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keys: Starting RTL generation for module 'nios_system_keys'" 0 0 "Shell" 0 -1 1745506722204 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:42 Info: keys:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keys --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0004_keys_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0004_keys_gen//nios_system_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0004_keys_gen" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keys:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keys --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0004_keys_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0004_keys_gen//nios_system_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0004_keys_gen" 0 0 "Shell" 0 -1 1745506722204 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: keys: Done RTL generation for module 'nios_system_keys'" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keys: Done RTL generation for module 'nios_system_keys'" 0 0 "Shell" 0 -1 1745506722375 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: keys: \"nios_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 0 "2025.04.24.15:58:42 Info: keys: \"nios_system\" instantiated altera_avalon_pio \"keys\"" 0 0 "Shell" 0 -1 1745506722377 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2025.04.24.15:58:42 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1745506722900 ""}
{ "Info" "" "" "2025.04.24.15:58:42 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.24.15:58:42 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745506722907 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:42 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0005_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0005_onchip_memory2_0_gen" {  } {  } 0 0 "2025.04.24.15:58:42 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0005_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0005_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1745506722907 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745506723099 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2025.04.24.15:58:43 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1745506723102 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'" 0 0 "Shell" 0 -1 1745506723113 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:43 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0006_otg_hpi_address_gen//nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0006_otg_hpi_address_gen" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0006_otg_hpi_address_gen//nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0006_otg_hpi_address_gen" 0 0 "Shell" 0 -1 1745506723113 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'" 0 0 "Shell" 0 -1 1745506723294 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_address: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_address: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_address\"" 0 0 "Shell" 0 -1 1745506723295 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'" 0 0 "Shell" 0 -1 1745506723299 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:43 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0007_otg_hpi_cs_gen//nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0007_otg_hpi_cs_gen" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0007_otg_hpi_cs_gen//nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0007_otg_hpi_cs_gen" 0 0 "Shell" 0 -1 1745506723299 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'" 0 0 "Shell" 0 -1 1745506723470 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_cs: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_cs: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_cs\"" 0 0 "Shell" 0 -1 1745506723472 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'" 0 0 "Shell" 0 -1 1745506723477 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:43 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0008_otg_hpi_data_gen//nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0008_otg_hpi_data_gen" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0008_otg_hpi_data_gen//nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0008_otg_hpi_data_gen" 0 0 "Shell" 0 -1 1745506723478 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'" 0 0 "Shell" 0 -1 1745506723654 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: otg_hpi_data: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 0 "2025.04.24.15:58:43 Info: otg_hpi_data: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_data\"" 0 0 "Shell" 0 -1 1745506723656 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1745506723662 ""}
{ "Info" "  ]" "" "2025.04.24.15:58:43 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0009_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0009_sdram_gen" {  } {  } 0 0 "2025.04.24.15:58:43 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0009_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0009_sdram_gen" 0 0 "Shell" 0 -1 1745506723662 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: sdram: Done RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2025.04.24.15:58:43 Info: sdram: Done RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1745506723935 ""}
{ "Info" "" "" "2025.04.24.15:58:43 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2025.04.24.15:58:43 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1745506723938 ""}
{ "Info" "" "" "2025.04.24.15:58:44 Info: sdram_pll: Generating Verilog simulation model" {  } {  } 0 0 "2025.04.24.15:58:44 Info: sdram_pll: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1745506724898 ""}
{ "Warning" "" "" "2025.04.24.15:58:52 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2025.04.24.15:58:52 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1745506732199 ""}
{ "Info" "" "" "2025.04.24.15:58:52 Info: sdram_pll: Generated simulation model nios_system_sdram_pll.vo" {  } {  } 0 0 "2025.04.24.15:58:52 Info: sdram_pll: Generated simulation model nios_system_sdram_pll.vo" 0 0 "Shell" 0 -1 1745506732207 ""}
{ "Info" "" "" "2025.04.24.15:58:52 Info: sdram_pll: \"nios_system\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2025.04.24.15:58:52 Info: sdram_pll: \"nios_system\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1745506732209 ""}
{ "Info" "" "" "2025.04.24.15:58:52 Info: sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2025.04.24.15:58:52 Info: sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1745506732214 ""}
{ "Info" "" "" "2025.04.24.15:58:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506737629 ""}
{ "Info" "" "" "2025.04.24.15:58:57 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:57 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506737908 ""}
{ "Info" "" "" "2025.04.24.15:58:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506738178 ""}
{ "Info" "" "" "2025.04.24.15:58:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506738455 ""}
{ "Info" "" "" "2025.04.24.15:58:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506738727 ""}
{ "Info" "" "" "2025.04.24.15:58:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506738999 ""}
{ "Info" "" "" "2025.04.24.15:58:59 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:59 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506739278 ""}
{ "Info" "" "" "2025.04.24.15:58:59 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:59 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506739548 ""}
{ "Info" "" "" "2025.04.24.15:58:59 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:58:59 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506739827 ""}
{ "Info" "" "" "2025.04.24.15:59:00 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:00 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506740099 ""}
{ "Info" "" "" "2025.04.24.15:59:00 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:00 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506740367 ""}
{ "Info" "" "" "2025.04.24.15:59:00 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:00 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506740641 ""}
{ "Info" "" "" "2025.04.24.15:59:00 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:00 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506740912 ""}
{ "Info" "" "" "2025.04.24.15:59:01 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:01 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506741186 ""}
{ "Info" "" "" "2025.04.24.15:59:05 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.24.15:59:05 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1745506745332 ""}
{ "Info" "" "" "2025.04.24.15:59:05 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.24.15:59:05 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1745506745338 ""}
{ "Info" "" "" "2025.04.24.15:59:05 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.24.15:59:05 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1745506745342 ""}
{ "Info" "" "" "2025.04.24.15:59:05 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2025.04.24.15:59:05 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1745506745352 ""}
{ "Info" "  ]" "" "2025.04.24.15:59:05 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen" {  } {  } 0 0 "2025.04.24.15:59:05 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen" 0 0 "Shell" 0 -1 1745506745352 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:05 (*) Starting Nios II generation" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:05 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1745506746726 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:05 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1745506746726 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:05 (*)   Creating all objects for CPU" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:05 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1745506746726 ""}
{ "Info" "nios_system_nios2_gen2_0_cpu_nios2_waves.do'" "" "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*)   Creating 'C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen/" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*)   Creating 'C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0017_cpu_gen/" 0 0 "Shell" 0 -1 1745506746727 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1745506746727 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*)   Creating plain-text RTL" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1745506746727 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*) Done Nios II generation" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: # 2025.04.24 15:59:06 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1745506746727 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1745506746728 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1745506746739 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1745506746749 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1745506746752 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1745506746754 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1745506746756 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1745506746759 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1745506746767 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1745506746774 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1745506746782 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1745506746788 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1745506746791 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1745506746795 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1745506746805 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1745506746816 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.24.15:59:06 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/simulation/submodules" {  } {  } 0 0 "2025.04.24.15:59:06 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/simulation/submodules" 0 0 "Shell" 0 -1 1745506746817 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1745506746820 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1745506746823 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1745506746842 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.24.15:59:06 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/simulation/submodules" {  } {  } 0 0 "2025.04.24.15:59:06 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/simulation/submodules" 0 0 "Shell" 0 -1 1745506746843 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1745506746853 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.24.15:59:06 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/simulation/submodules" {  } {  } 0 0 "2025.04.24.15:59:06 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/simulation/submodules" 0 0 "Shell" 0 -1 1745506746853 ""}
{ "Info" "" "" "2025.04.24.15:59:06 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2025.04.24.15:59:06 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1745506746858 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.24.15:59:07 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1745506747369 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.24.15:59:07 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1745506747373 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: nios_system: Done \"nios_system\" with 36 modules, 60 files" {  } {  } 0 0 "2025.04.24.15:59:07 Info: nios_system: Done \"nios_system\" with 36 modules, 60 files" 0 0 "Shell" 0 -1 1745506747374 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.24.15:59:07 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1745506747389 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1745506747389 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.04.24.15:59:07 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1745506747389 ""}
{ "Info" " --use-relative-paths=true" "" "2025.04.24.15:59:07 Info: sim-script-gen --spd=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\nios_system.spd --output-directory=D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: sim-script-gen --spd=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\nios_system.spd --output-directory=D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747389 ""}
{ "Info" " --use-relative-paths=true" "" "2025.04.24.15:59:07 Info: Doing: ip-make-simscript --spd=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\nios_system.spd --output-directory=D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Doing: ip-make-simscript --spd=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\nios_system.spd --output-directory=D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747392 ""}
{ "Info" " directory:" "" "2025.04.24.15:59:07 Info: Generating the following file(s) for MODELSIM simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Generating the following file(s) for MODELSIM simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747960 ""}
{ "Info" "msim_setup.tcl" "" "2025.04.24.15:59:07 Info:     mentor" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     mentor" 0 0 "Shell" 0 -1 1745506747961 ""}
{ "Info" " directory:" "" "2025.04.24.15:59:07 Info: Generating the following file(s) for VCS simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Generating the following file(s) for VCS simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747964 ""}
{ "Info" "vcs_setup.sh" "" "2025.04.24.15:59:07 Info:     synopsys/vcs" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1745506747965 ""}
{ "Info" " directory:" "" "2025.04.24.15:59:07 Info: Generating the following file(s) for VCSMX simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Generating the following file(s) for VCSMX simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747967 ""}
{ "Info" "synopsys_sim.setup" "" "2025.04.24.15:59:07 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1745506747968 ""}
{ "Info" "vcsmx_setup.sh" "" "2025.04.24.15:59:07 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1745506747968 ""}
{ "Info" " directory:" "" "2025.04.24.15:59:07 Info: Generating the following file(s) for NCSIM simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Generating the following file(s) for NCSIM simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747976 ""}
{ "Info" "cds.lib" "" "2025.04.24.15:59:07 Info:     cadence" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     cadence" 0 0 "Shell" 0 -1 1745506747976 ""}
{ "Info" "hdl.var" "" "2025.04.24.15:59:07 Info:     cadence" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     cadence" 0 0 "Shell" 0 -1 1745506747989 ""}
{ "Info" "ncsim_setup.sh" "" "2025.04.24.15:59:07 Info:     cadence" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     cadence" 0 0 "Shell" 0 -1 1745506747989 ""}
{ "Info" " directory" "" "2025.04.24.15:59:07 Info:     35 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     35 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1745506747989 ""}
{ "Info" " directory:" "" "2025.04.24.15:59:07 Info: Generating the following file(s) for RIVIERA simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Generating the following file(s) for RIVIERA simulator in D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747996 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.04.24.15:59:07 Info:     aldec" {  } {  } 0 0 "2025.04.24.15:59:07 Info:     aldec" 0 0 "Shell" 0 -1 1745506747997 ""}
{ "Info" "." "" "2025.04.24.15:59:07 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" {  } {  } 0 0 "2025.04.24.15:59:07 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/GitHub/FPGA-Space-Invaders/nios_system/simulation" 0 0 "Shell" 0 -1 1745506747997 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2025.04.24.15:59:07 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1745506747997 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.04.24.15:59:07 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1745506747997 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1745506747997 ""}
{ "Info" "" "" "2025.04.24.15:59:07 Info: qsys-generate D:\\GitHub\\FPGA-Space-Invaders\\nios_system.qsys --block-symbol-file --output-directory=D:\\GitHub\\FPGA-Space-Invaders\\nios_system --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2025.04.24.15:59:07 Info: qsys-generate D:\\GitHub\\FPGA-Space-Invaders\\nios_system.qsys --block-symbol-file --output-directory=D:\\GitHub\\FPGA-Space-Invaders\\nios_system --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1745506747997 ""}
{ "Info" "nios_system.qsys" "" "2025.04.24.15:59:07 Info: Loading FPGA-Space-Invaders" {  } {  } 0 0 "2025.04.24.15:59:07 Info: Loading FPGA-Space-Invaders" 0 0 "Shell" 0 -1 1745506747999 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Reading input file" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Reading input file" 0 0 "Shell" 0 -1 1745506748250 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1745506748251 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1745506748251 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1745506748252 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1745506748252 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding keycode \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding keycode \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748252 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module keycode" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1745506748252 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding keys \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding keys \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748252 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module keys" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module keys" 0 0 "Shell" 0 -1 1745506748252 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding led \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding led \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748252 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module led" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1745506748253 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding ledr \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding ledr \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748253 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module ledr" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module ledr" 0 0 "Shell" 0 -1 1745506748253 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" 0 0 "Shell" 0 -1 1745506748253 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1745506748253 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1745506748255 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1745506748255 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748255 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1745506748256 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748256 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1745506748256 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748256 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1745506748256 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748257 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1745506748257 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748257 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1745506748257 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748257 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1745506748257 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" 0 0 "Shell" 0 -1 1745506748257 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module sdram" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1745506748258 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding sdram_pll \[altpll 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding sdram_pll \[altpll 20.1\]" 0 0 "Shell" 0 -1 1745506748258 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1745506748258 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding switches \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding switches \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506748259 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module switches" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1745506748259 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1745506748259 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1745506748259 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Building connections" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Building connections" 0 0 "Shell" 0 -1 1745506748259 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1745506748260 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Validating" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Validating" 0 0 "Shell" 0 -1 1745506748261 ""}
{ "Info" "" "" "2025.04.24.15:59:08 Info: Done reading input file" {  } {  } 0 0 "2025.04.24.15:59:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1745506748615 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.24.15:59:09 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1745506749239 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.24.15:59:09 Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745506749239 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.24.15:59:09 Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745506749239 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2025.04.24.15:59:09 Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1745506749239 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.24.15:59:09 Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1745506749239 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.24.15:59:09 Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1745506749239 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.24.15:59:09 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1745506749521 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1745506749521 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info:" {  } {  } 0 0 "2025.04.24.15:59:09 Info:" 0 0 "Shell" 0 -1 1745506749521 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1745506749521 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: qsys-generate D:\\GitHub\\FPGA-Space-Invaders\\nios_system.qsys --synthesis=VERILOG --output-directory=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2025.04.24.15:59:09 Info: qsys-generate D:\\GitHub\\FPGA-Space-Invaders\\nios_system.qsys --synthesis=VERILOG --output-directory=D:\\GitHub\\FPGA-Space-Invaders\\nios_system\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1745506749521 ""}
{ "Info" "nios_system.qsys" "" "2025.04.24.15:59:09 Info: Loading FPGA-Space-Invaders" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Loading FPGA-Space-Invaders" 0 0 "Shell" 0 -1 1745506749524 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Reading input file" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Reading input file" 0 0 "Shell" 0 -1 1745506749774 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1745506749775 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1745506749775 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1745506749775 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1745506749776 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding keycode \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding keycode \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749776 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module keycode" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1745506749776 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding keys \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding keys \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749776 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module keys" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module keys" 0 0 "Shell" 0 -1 1745506749776 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding led \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding led \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749776 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module led" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1745506749776 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding ledr \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding ledr \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749777 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module ledr" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module ledr" 0 0 "Shell" 0 -1 1745506749777 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" 0 0 "Shell" 0 -1 1745506749777 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1745506749777 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1745506749778 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1745506749778 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749778 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1745506749778 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749778 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1745506749778 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1745506749779 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" 0 0 "Shell" 0 -1 1745506749780 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module sdram" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1745506749780 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding sdram_pll \[altpll 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding sdram_pll \[altpll 20.1\]" 0 0 "Shell" 0 -1 1745506749780 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1745506749781 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding switches \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding switches \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1745506749781 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module switches" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1745506749781 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1745506749781 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1745506749782 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Building connections" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Building connections" 0 0 "Shell" 0 -1 1745506749782 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1745506749783 ""}
{ "Info" "" "" "2025.04.24.15:59:09 Info: Validating" {  } {  } 0 0 "2025.04.24.15:59:09 Info: Validating" 0 0 "Shell" 0 -1 1745506749784 ""}
{ "Info" "" "" "2025.04.24.15:59:10 Info: Done reading input file" {  } {  } 0 0 "2025.04.24.15:59:10 Info: Done reading input file" 0 0 "Shell" 0 -1 1745506750152 ""}
{ "Info" "" "" "2025.04.24.15:59:10 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.24.15:59:10 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1745506750788 ""}
{ "Info" "" "" "2025.04.24.15:59:10 Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.24.15:59:10 Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745506750788 ""}
{ "Info" "" "" "2025.04.24.15:59:10 Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.24.15:59:10 Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745506750788 ""}
{ "Info" "" "" "2025.04.24.15:59:10 Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2025.04.24.15:59:10 Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1745506750788 ""}
{ "Info" "" "" "2025.04.24.15:59:10 Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.24.15:59:10 Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1745506750788 ""}
{ "Info" "" "" "2025.04.24.15:59:10 Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.24.15:59:10 Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1745506750788 ""}
{ "Info" "" "" "2025.04.24.15:59:11 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.04.24.15:59:11 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1745506751032 ""}
{ "Info" "" "" "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1745506752313 ""}
{ "Info" "" "" "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 0 "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" 0 0 "Shell" 0 -1 1745506752316 ""}
{ "Info" "" "" "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1745506752318 ""}
{ "Info" "" "" "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2025.04.24.15:59:12 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1745506752322 ""}
{ "Info" "" "" "2025.04.24.15:59:14 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2025.04.24.15:59:14 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1745506754598 ""}
{ "Info" "nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:14 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0038_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0038_jtag_uart_0_gen/" {  } {  } 0 0 "2025.04.24.15:59:14 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0038_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0038_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1745506754598 ""}
{ "Info" "" "" "2025.04.24.15:59:14 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2025.04.24.15:59:14 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1745506754814 ""}
{ "Info" "" "" "2025.04.24.15:59:14 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2025.04.24.15:59:14 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1745506754818 ""}
{ "Info" "" "" "2025.04.24.15:59:14 Info: keycode: Starting RTL generation for module 'nios_system_keycode'" {  } {  } 0 0 "2025.04.24.15:59:14 Info: keycode: Starting RTL generation for module 'nios_system_keycode'" 0 0 "Shell" 0 -1 1745506754823 ""}
{ "Info" "nios_system_keycode_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:14 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keycode --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0039_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0039_keycode_gen/" {  } {  } 0 0 "2025.04.24.15:59:14 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keycode --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0039_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0039_keycode_gen/" 0 0 "Shell" 0 -1 1745506754823 ""}
{ "Info" "" "" "2025.04.24.15:59:14 Info: keycode: Done RTL generation for module 'nios_system_keycode'" {  } {  } 0 0 "2025.04.24.15:59:14 Info: keycode: Done RTL generation for module 'nios_system_keycode'" 0 0 "Shell" 0 -1 1745506754997 ""}
{ "Info" "" "" "2025.04.24.15:59:14 Info: keycode: \"nios_system\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 0 "2025.04.24.15:59:14 Info: keycode: \"nios_system\" instantiated altera_avalon_pio \"keycode\"" 0 0 "Shell" 0 -1 1745506754999 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: keys: Starting RTL generation for module 'nios_system_keys'" {  } {  } 0 0 "2025.04.24.15:59:15 Info: keys: Starting RTL generation for module 'nios_system_keys'" 0 0 "Shell" 0 -1 1745506755003 ""}
{ "Info" "nios_system_keys_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:15 Info: keys:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keys --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0040_keys_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0040_keys_gen/" {  } {  } 0 0 "2025.04.24.15:59:15 Info: keys:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keys --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0040_keys_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0040_keys_gen/" 0 0 "Shell" 0 -1 1745506755003 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: keys: Done RTL generation for module 'nios_system_keys'" {  } {  } 0 0 "2025.04.24.15:59:15 Info: keys: Done RTL generation for module 'nios_system_keys'" 0 0 "Shell" 0 -1 1745506755178 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: keys: \"nios_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 0 "2025.04.24.15:59:15 Info: keys: \"nios_system\" instantiated altera_avalon_pio \"keys\"" 0 0 "Shell" 0 -1 1745506755180 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2025.04.24.15:59:15 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1745506755689 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.24.15:59:15 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745506755693 ""}
{ "Info" "nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:15 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0041_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0041_onchip_memory2_0_gen/" {  } {  } 0 0 "2025.04.24.15:59:15 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0041_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0041_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1745506755693 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.24.15:59:15 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745506755882 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2025.04.24.15:59:15 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1745506755885 ""}
{ "Info" "" "" "2025.04.24.15:59:15 Info: otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'" {  } {  } 0 0 "2025.04.24.15:59:15 Info: otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'" 0 0 "Shell" 0 -1 1745506755890 ""}
{ "Info" "nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:15 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0042_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0042_otg_hpi_address_gen/" {  } {  } 0 0 "2025.04.24.15:59:15 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0042_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0042_otg_hpi_address_gen/" 0 0 "Shell" 0 -1 1745506755890 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'" 0 0 "Shell" 0 -1 1745506756060 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_address: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_address: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_address\"" 0 0 "Shell" 0 -1 1745506756062 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'" 0 0 "Shell" 0 -1 1745506756066 ""}
{ "Info" "nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:16 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0043_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0043_otg_hpi_cs_gen/" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0043_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0043_otg_hpi_cs_gen/" 0 0 "Shell" 0 -1 1745506756066 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'" 0 0 "Shell" 0 -1 1745506756237 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_cs: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_cs: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_cs\"" 0 0 "Shell" 0 -1 1745506756239 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'" 0 0 "Shell" 0 -1 1745506756242 ""}
{ "Info" "nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:16 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0044_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0044_otg_hpi_data_gen/" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0044_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0044_otg_hpi_data_gen/" 0 0 "Shell" 0 -1 1745506756242 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'" 0 0 "Shell" 0 -1 1745506756416 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: otg_hpi_data: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 0 "2025.04.24.15:59:16 Info: otg_hpi_data: \"nios_system\" instantiated altera_avalon_pio \"otg_hpi_data\"" 0 0 "Shell" 0 -1 1745506756418 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2025.04.24.15:59:16 Info: sdram: Starting RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1745506756421 ""}
{ "Info" "nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:16 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0045_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0045_sdram_gen/" {  } {  } 0 0 "2025.04.24.15:59:16 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0045_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0045_sdram_gen/" 0 0 "Shell" 0 -1 1745506756421 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: sdram: Done RTL generation for module 'nios_system_sdram'" {  } {  } 0 0 "2025.04.24.15:59:16 Info: sdram: Done RTL generation for module 'nios_system_sdram'" 0 0 "Shell" 0 -1 1745506756691 ""}
{ "Info" "" "" "2025.04.24.15:59:16 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2025.04.24.15:59:16 Info: sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1745506756693 ""}
{ "Info" "" "" "2025.04.24.15:59:17 Info: sdram_pll: \"nios_system\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2025.04.24.15:59:17 Info: sdram_pll: \"nios_system\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1745506757428 ""}
{ "Info" "" "" "2025.04.24.15:59:17 Info: sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2025.04.24.15:59:17 Info: sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1745506757430 ""}
{ "Info" "" "" "2025.04.24.15:59:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506762746 ""}
{ "Info" "" "" "2025.04.24.15:59:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506763032 ""}
{ "Info" "" "" "2025.04.24.15:59:23 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:23 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506763298 ""}
{ "Info" "" "" "2025.04.24.15:59:23 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:23 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506763564 ""}
{ "Info" "" "" "2025.04.24.15:59:23 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:23 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506763837 ""}
{ "Info" "" "" "2025.04.24.15:59:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506764108 ""}
{ "Info" "" "" "2025.04.24.15:59:24 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:24 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506764392 ""}
{ "Info" "" "" "2025.04.24.15:59:24 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:24 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506764665 ""}
{ "Info" "" "" "2025.04.24.15:59:24 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:24 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506764933 ""}
{ "Info" "" "" "2025.04.24.15:59:25 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:25 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506765197 ""}
{ "Info" "" "" "2025.04.24.15:59:25 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:25 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506765462 ""}
{ "Info" "" "" "2025.04.24.15:59:25 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:25 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506765728 ""}
{ "Info" "" "" "2025.04.24.15:59:26 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:26 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506766003 ""}
{ "Info" "" "" "2025.04.24.15:59:26 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.24.15:59:26 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745506766282 ""}
{ "Info" "" "" "2025.04.24.15:59:30 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.24.15:59:30 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1745506770365 ""}
{ "Info" "" "" "2025.04.24.15:59:30 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.24.15:59:30 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1745506770368 ""}
{ "Info" "" "" "2025.04.24.15:59:30 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.24.15:59:30 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1745506770370 ""}
{ "Info" "" "" "2025.04.24.15:59:30 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2025.04.24.15:59:30 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1745506770378 ""}
{ "Info" "nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2025.04.24.15:59:30 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0051_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0051_cpu_gen/" {  } {  } 0 0 "2025.04.24.15:59:30 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0051_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/areed/AppData/Local/Temp/alt0202_751245669814557813.dir/0051_cpu_gen/" 0 0 "Shell" 0 -1 1745506770378 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:30 (*) Starting Nios II generation" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:30 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1745506771722 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:30 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:30 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1745506771722 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:30 (*)   Creating all objects for CPU" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:30 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1745506771722 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:31 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:31 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1745506771722 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:31 (*)   Creating plain-text RTL" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:31 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1745506771722 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:31 (*) Done Nios II generation" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: # 2025.04.24 15:59:31 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1745506771723 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1745506771723 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1745506771731 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1745506771733 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1745506771734 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1745506771736 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1745506771737 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1745506771739 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1745506771746 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1745506771752 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1745506771758 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1745506771765 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1745506771768 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1745506771771 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1745506771777 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1745506771785 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.24.15:59:31 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/synthesis/submodules" {  } {  } 0 0 "2025.04.24.15:59:31 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745506771786 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1745506771789 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1745506771792 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1745506771801 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.24.15:59:31 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/synthesis/submodules" {  } {  } 0 0 "2025.04.24.15:59:31 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745506771802 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1745506771817 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.24.15:59:31 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/synthesis/submodules" {  } {  } 0 0 "2025.04.24.15:59:31 Info: Reusing file D:/GitHub/FPGA-Space-Invaders/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745506771818 ""}
{ "Info" "" "" "2025.04.24.15:59:31 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2025.04.24.15:59:31 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1745506771820 ""}
{ "Info" "" "" "2025.04.24.15:59:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.24.15:59:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1745506772341 ""}
{ "Info" "" "" "2025.04.24.15:59:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.24.15:59:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1745506772344 ""}
{ "Info" "" "" "2025.04.24.15:59:32 Info: nios_system: Done \"nios_system\" with 36 modules, 53 files" {  } {  } 0 0 "2025.04.24.15:59:32 Info: nios_system: Done \"nios_system\" with 36 modules, 53 files" 0 0 "Shell" 0 -1 1745506772344 ""}
{ "Info" "" "" "2025.04.24.15:59:32 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.24.15:59:32 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1745506772543 ""}
{ "Info" "" "" "2025.04.24.15:59:32 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.24.15:59:32 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1745506772543 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "vga_clk.v vga_clk.BAK.v " "Backing up file \"vga_clk.v\" to \"vga_clk.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1745506772785 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL vga_clk.v " "Started upgrading IP component ALTPLL with file \"vga_clk.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745506772785 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys nios_system.qsys " "Completed upgrading IP component Qsys with file \"nios_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745506773782 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL vga_clk.v " "Completed upgrading IP component ALTPLL with file \"vga_clk.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745506773782 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1745506774021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745506774021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 15:59:34 2025 " "Processing ended: Thu Apr 24 15:59:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745506774021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745506774021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745506774021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1745506774021 ""}
