<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">SIRegisterInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNSubtarget_8h_source.html">GCNSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstPrinter_8h_source.html">MCTargetDesc/AMDGPUInstPrinter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LivePhysRegs_8h_source.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIRegisterInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="SIRegisterInfo_8cpp__incl.png" border="0" usemap="#lib_2Target_2AMDGPU_2SIRegisterInfo_8cpp" alt=""/></div>
</div>
</div>
<p><a href="SIRegisterInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html">llvm::SGPRSpillBuilder</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">llvm::SGPRSpillBuilder::PerVGPRData</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a13b7359d3501128c4c130fd13756facc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">GET_REGINFO_TARGET_DESC</a></td></tr>
<tr class="separator:a13b7359d3501128c4c130fd13756facc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a999c78fd2b7e94a4831025beed90e47d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op)</td></tr>
<tr class="separator:a999c78fd2b7e94a4831025beed90e47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e3a1851168cdf12264b773c997cb15"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:a88e3a1851168cdf12264b773c997cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28be067d402f8654c8861e0041a4e800"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:a28be067d402f8654c8861e0041a4e800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bce5d32f25712c3d538ba9892f7bab7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:a0bce5d32f25712c3d538ba9892f7bab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af684573fd6deeb84f46bd0fc7d11483d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:af684573fd6deeb84f46bd0fc7d11483d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdb32bd422a7613ae83c10f2841abf7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Lane, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ValueReg, bool IsKill)</td></tr>
<tr class="separator:adfdb32bd422a7613ae83c10f2841abf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ba876f71016493af6fd1dc6980d912"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, int64_t <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:a66ba876f71016493af6fd1dc6980d912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc3779dd98f912496a86e4bd7174576"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LoadStoreOp, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EltSize)</td></tr>
<tr class="separator:a7dc3779dd98f912496a86e4bd7174576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4963477c1e770738b5fdf1b0fc2278"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a0b4963477c1e770738b5fdf1b0fc2278">getAnyVGPRClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a0b4963477c1e770738b5fdf1b0fc2278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6941580b9b95d2924425a2bb58dc4cb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a6941580b9b95d2924425a2bb58dc4cb3">getAlignedVGPRClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a6941580b9b95d2924425a2bb58dc4cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af005eec25347320c481872013a27d662"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#af005eec25347320c481872013a27d662">getAnyAGPRClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BitWidth)</td></tr>
<tr class="separator:af005eec25347320c481872013a27d662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43679bf17818d1d6d05c7ecc81ca6f0f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a43679bf17818d1d6d05c7ecc81ca6f0f">getAlignedAGPRClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a43679bf17818d1d6d05c7ecc81ca6f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662d25d9c2a36425ebfd71c5c70945c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a662d25d9c2a36425ebfd71c5c70945c8">getAnyVectorSuperClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a662d25d9c2a36425ebfd71c5c70945c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20351859a19ab4ceaaaac70e4f9e31de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a20351859a19ab4ceaaaac70e4f9e31de">getAlignedVectorSuperClassForBitWidth</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a20351859a19ab4ceaaaac70e4f9e31de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a0662dbd7ca853abd3acc95a13931e0c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a0662dbd7ca853abd3acc95a13931e0c2">EnableSpillSGPRToVGPR</a> (&quot;amdgpu-<a class="el" href="README-SSE_8txt.html#a7246178f42b1eaef4e9bba10a9f39323">spill</a>-sgpr-<a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a>-vgpr&quot;, cl::desc(&quot;Enable spilling VGPRs <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> SGPRs&quot;), cl::ReallyHidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td></tr>
<tr class="separator:a0662dbd7ca853abd3acc95a13931e0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f217b28ea2d167112e0b86d1e4dd39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a></td></tr>
<tr class="separator:a28f217b28ea2d167112e0b86d1e4dd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SI implementation of the TargetRegisterInfo class. </p>

<p class="definition">Definition in file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a13b7359d3501128c4c130fd13756facc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b7359d3501128c4c130fd13756facc">&#9670;&nbsp;</a></span>GET_REGINFO_TARGET_DESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_TARGET_DESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00029">29</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a66ba876f71016493af6fd1dc6980d912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ba876f71016493af6fd1dc6980d912">&#9670;&nbsp;</a></span>buildMUBUFOffsetLoadStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool buildMUBUFOffsetLoadStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">1232</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00213">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00089">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01096">getOffsetMUBUFLoad()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01073">getOffsetMUBUFStore()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01189">spillVGPRtoAGPR()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">llvm::SIRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a43679bf17818d1d6d05c7ecc81ca6f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43679bf17818d1d6d05c7ecc81ca6f0f">&#9670;&nbsp;</a></span>getAlignedAGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* getAlignedAGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02627">2627</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02659">llvm::SIRegisterInfo::getAGPRClassForBitWidth()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l03144">llvm::SIRegisterInfo::getProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="a20351859a19ab4ceaaaac70e4f9e31de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20351859a19ab4ceaaaac70e4f9e31de">&#9670;&nbsp;</a></span>getAlignedVectorSuperClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* getAlignedVectorSuperClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02701">2701</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03144">llvm::SIRegisterInfo::getProperlyAlignedRC()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02733">llvm::SIRegisterInfo::getVectorSuperClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a6941580b9b95d2924425a2bb58dc4cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6941580b9b95d2924425a2bb58dc4cb3">&#9670;&nbsp;</a></span>getAlignedVGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* getAlignedVGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02551">2551</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03144">llvm::SIRegisterInfo::getProperlyAlignedRC()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02583">llvm::SIRegisterInfo::getVGPRClassForBitWidth()</a>.</p>

</div>
</div>
<a id="af005eec25347320c481872013a27d662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af005eec25347320c481872013a27d662">&#9670;&nbsp;</a></span>getAnyAGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* getAnyAGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02595">2595</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02659">llvm::SIRegisterInfo::getAGPRClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a662d25d9c2a36425ebfd71c5c70945c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662d25d9c2a36425ebfd71c5c70945c8">&#9670;&nbsp;</a></span>getAnyVectorSuperClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* getAnyVectorSuperClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02669">2669</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02733">llvm::SIRegisterInfo::getVectorSuperClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a0b4963477c1e770738b5fdf1b0fc2278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4963477c1e770738b5fdf1b0fc2278">&#9670;&nbsp;</a></span>getAnyVGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* getAnyVGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02519">2519</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02583">llvm::SIRegisterInfo::getVGPRClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a7dc3779dd98f912496a86e4bd7174576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc3779dd98f912496a86e4bd7174576">&#9670;&nbsp;</a></span>getFlatScratchSpillOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getFlatScratchSpillOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadStoreOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01269">1269</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00336">llvm::AMDGPU::hasNamedOperand()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<a id="a999c78fd2b7e94a4831025beed90e47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999c78fd2b7e94a4831025beed90e47d">&#9670;&nbsp;</a></span>getNumSubRegsForSpillOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getNumSubRegsForSpillOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00940">940</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">llvm::SIRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="af684573fd6deeb84f46bd0fc7d11483d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af684573fd6deeb84f46bd0fc7d11483d">&#9670;&nbsp;</a></span>getOffenMUBUFLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getOffenMUBUFLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01154">1154</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<a id="a0bce5d32f25712c3d538ba9892f7bab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bce5d32f25712c3d538ba9892f7bab7">&#9670;&nbsp;</a></span>getOffenMUBUFStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getOffenMUBUFStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01131">1131</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<a id="a28be067d402f8654c8861e0041a4e800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28be067d402f8654c8861e0041a4e800">&#9670;&nbsp;</a></span>getOffsetMUBUFLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getOffsetMUBUFLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01096">1096</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">buildMUBUFOffsetLoadStore()</a>.</p>

</div>
</div>
<a id="a88e3a1851168cdf12264b773c997cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e3a1851168cdf12264b773c997cb15">&#9670;&nbsp;</a></span>getOffsetMUBUFStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getOffsetMUBUFStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01073">1073</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">buildMUBUFOffsetLoadStore()</a>.</p>

</div>
</div>
<a id="adfdb32bd422a7613ae83c10f2841abf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdb32bd422a7613ae83c10f2841abf7">&#9670;&nbsp;</a></span>spillVGPRtoAGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> spillVGPRtoAGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsKill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01189">1189</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">llvm::MachineRegisterInfo::getTargetRegisterInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00646">llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8h_source.html#l00077">llvm::MachineInstr::ReloadReuse</a>, <a class="el" href="MachineInstr_8h_source.html#l00342">llvm::MachineInstr::setAsmPrinterFlag()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">buildMUBUFOffsetLoadStore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a0662dbd7ca853abd3acc95a13931e0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0662dbd7ca853abd3acc95a13931e0c2">&#9670;&nbsp;</a></span>EnableSpillSGPRToVGPR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableSpillSGPRToVGPR(&quot;amdgpu-<a class="el" href="README-SSE_8txt.html#a7246178f42b1eaef4e9bba10a9f39323">spill</a>-sgpr-<a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a>-vgpr&quot;, cl::desc(&quot;Enable spilling VGPRs <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> SGPRs&quot;), cl::ReallyHidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a28f217b28ea2d167112e0b86d1e4dd39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f217b28ea2d167112e0b86d1e4dd39">&#9670;&nbsp;</a></span>SubRegFromChannelTableWidthMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, 17&gt; SubRegFromChannelTableWidthMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 9}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00529">llvm::SIRegisterInfo::getSubRegFromChannel()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00319">llvm::SIRegisterInfo::SIRegisterInfo()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
