### Hi there ğŸ‘‹

- ğŸ”­ Iâ€™m currently working on various FPGA designs at Broadcast Sports International.
- ğŸŒ± Iâ€™m currently learning to create my own RSIC V with deep neural network acceleration and learn custom linux driver drivers.
- ğŸ‘¯ Iâ€™m looking to collaborate on challenging FPGA projects including open source CPUs, accelerate AI DNNs and re-innovate broadcasting. 
- ğŸ’¬ Ask me about Video encoders, decoders, Transport stream, video and audio codecs, DNN accelerators.
- ğŸ’¼ I've experince in RTL design, ASIC synthesis and layout design, and taped out an AI accelerator for which I did the RTL and ASIC synthesis. 
- ğŸ“« How to reach me: ğŸ¦: @nitheesh_m 
- âš¡ Fun fact: I was born 13 bya and so were you.
<!--
**nitheeshkm/nitheeshkm** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
