{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:25:56 2022 " "Info: Processing started: Mon Nov 21 23:25:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA2 -c FPGA2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA2 -c FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2_2.bdf " "Warning: Can't analyze file -- file FPGA2_2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3xdec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 3xdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3Xdec " "Info: Found entity 1: 3Xdec" {  } { { "3Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/3Xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "15xdec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 15xdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 15Xdec " "Info: Found entity 1: 15Xdec" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2xdec.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2xdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2Xdec " "Info: Found entity 1: 2Xdec" {  } { { "2Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/2Xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrtlahfmfvkdlf.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ghrtlahfmfvkdlf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ghrtlahfmfvkdlf " "Info: Found entity 1: ghrtlahfmfvkdlf" {  } { { "ghrtlahfmfvkdlf.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/ghrtlahfmfvkdlf.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fpga2.bdf 1 1 " "Warning: Using design file fpga2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga2 " "Info: Found entity 1: fpga2" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA2 " "Info: Elaborating entity \"FPGA2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "3Xdec inst23 " "Warning: Block or symbol \"3Xdec\" of instance \"inst23\" overlaps another block or symbol" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1360 1456 216 "inst23" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "4Xdec inst24 " "Warning: Block or symbol \"4Xdec\" of instance \"inst24\" overlaps another block or symbol" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1464 1560 216 "inst24" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "15Xdec 15Xdec:inst22 " "Info: Elaborating entity \"15Xdec\" for hierarchy \"15Xdec:inst22\"" {  } { { "fpga2.bdf" "inst22" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1352 1448 24 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "25xdec.bdf 1 1 " "Warning: Using design file 25xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 25xdec " "Info: Found entity 1: 25xdec" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "25Xdec 25Xdec:inst34 " "Info: Elaborating entity \"25Xdec\" for hierarchy \"25Xdec:inst34\"" {  } { { "fpga2.bdf" "inst34" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1224 1320 24 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "4xdec.bdf 1 1 " "Warning: Using design file 4xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4xdec " "Info: Found entity 1: 4xdec" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/4xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4Xdec 4Xdec:inst24 " "Info: Elaborating entity \"4Xdec\" for hierarchy \"4Xdec:inst24\"" {  } { { "fpga2.bdf" "inst24" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1464 1560 216 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3Xdec 3Xdec:inst23 " "Info: Elaborating entity \"3Xdec\" for hierarchy \"3Xdec:inst23\"" {  } { { "fpga2.bdf" "inst23" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 120 1360 1456 216 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2Xdec 2Xdec:inst26 " "Info: Elaborating entity \"2Xdec\" for hierarchy \"2Xdec:inst26\"" {  } { { "fpga2.bdf" "inst26" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 32 1480 1576 128 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "7xdec.bdf 1 1 " "Warning: Using design file 7xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7xdec " "Info: Found entity 1: 7xdec" {  } { { "7xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/7xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7Xdec 7Xdec:inst25 " "Info: Elaborating entity \"7Xdec\" for hierarchy \"7Xdec:inst25\"" {  } { { "fpga2.bdf" "inst25" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 32 1384 1480 128 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "11xdec.bdf 1 1 " "Warning: Using design file 11xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 11xdec " "Info: Found entity 1: 11xdec" {  } { { "11xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/11xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "11Xdec 11Xdec:inst32 " "Info: Elaborating entity \"11Xdec\" for hierarchy \"11Xdec:inst32\"" {  } { { "fpga2.bdf" "inst32" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 240 1368 1464 336 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8xdec.bdf 1 1 " "Warning: Using design file 8xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8xdec " "Info: Found entity 1: 8xdec" {  } { { "8xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/8xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8Xdec 8Xdec:inst30 " "Info: Elaborating entity \"8Xdec\" for hierarchy \"8Xdec:inst30\"" {  } { { "fpga2.bdf" "inst30" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 472 1408 1504 568 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "5xdec.bdf 1 1 " "Warning: Using design file 5xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5xdec " "Info: Found entity 1: 5xdec" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/5xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5Xdec 5Xdec:inst28 " "Info: Elaborating entity \"5Xdec\" for hierarchy \"5Xdec:inst28\"" {  } { { "fpga2.bdf" "inst28" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 336 1504 1600 432 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst31\|inst " "Info: Register \"7xdec:inst31\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst31\|inst2 " "Info: Register \"7xdec:inst31\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst4 " "Info: Register \"25xdec:inst40\|inst4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst25\|inst " "Info: Register \"7xdec:inst25\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst5 " "Info: Register \"25xdec:inst40\|inst5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst6 " "Info: Register \"25xdec:inst40\|inst6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst " "Info: Register \"25xdec:inst40\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "7xdec:inst25\|inst2 " "Info: Register \"7xdec:inst25\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst4 " "Info: Register \"25xdec:inst35\|inst4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst1 " "Info: Register \"25xdec:inst40\|inst1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst40\|inst2 " "Info: Register \"25xdec:inst40\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst5 " "Info: Register \"25xdec:inst35\|inst5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst6 " "Info: Register \"25xdec:inst35\|inst6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst " "Info: Register \"25xdec:inst35\|inst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst1 " "Info: Register \"25xdec:inst35\|inst1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "25xdec:inst35\|inst2 " "Info: Register \"25xdec:inst35\|inst2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i " "Warning (15610): No output dependent on input pin \"i\"" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 608 816 984 624 "i" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w " "Warning (15610): No output dependent on input pin \"w\"" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 72 800 968 88 "w" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Info: Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:25:57 2022 " "Info: Processing ended: Mon Nov 21 23:25:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
