
APU_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f52c  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af8  0810f7d0  0810f7d0  000107d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  081102c8  081102c8  000112c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  081102d0  081102d0  000112d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  081102d4  081102d4  000112d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000250  10000000  081102d8  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000704  10000250  08110528  00012250  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  10000954  08110528  00012954  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00012250  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001baaf  00000000  00000000  00012280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003c22  00000000  00000000  0002dd2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015b0  00000000  00000000  00031958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000010b0  00000000  00000000  00032f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003dd85  00000000  00000000  00033fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021715  00000000  00000000  00071d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00183c2b  00000000  00000000  00093452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021707d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006dd4  00000000  00000000  002170c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  0021de94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000250 	.word	0x10000250
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810f7b4 	.word	0x0810f7b4

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000254 	.word	0x10000254
 81002dc:	0810f7b4 	.word	0x0810f7b4

081002e0 <strcmp>:
 81002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 81002e8:	2a01      	cmp	r2, #1
 81002ea:	bf28      	it	cs
 81002ec:	429a      	cmpcs	r2, r3
 81002ee:	d0f7      	beq.n	81002e0 <strcmp>
 81002f0:	1ad0      	subs	r0, r2, r3
 81002f2:	4770      	bx	lr
	...

08100300 <memchr>:
 8100300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8100304:	2a10      	cmp	r2, #16
 8100306:	db2b      	blt.n	8100360 <memchr+0x60>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	d008      	beq.n	8100320 <memchr+0x20>
 810030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100312:	3a01      	subs	r2, #1
 8100314:	428b      	cmp	r3, r1
 8100316:	d02d      	beq.n	8100374 <memchr+0x74>
 8100318:	f010 0f07 	tst.w	r0, #7
 810031c:	b342      	cbz	r2, 8100370 <memchr+0x70>
 810031e:	d1f6      	bne.n	810030e <memchr+0xe>
 8100320:	b4f0      	push	{r4, r5, r6, r7}
 8100322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810032a:	f022 0407 	bic.w	r4, r2, #7
 810032e:	f07f 0700 	mvns.w	r7, #0
 8100332:	2300      	movs	r3, #0
 8100334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100338:	3c08      	subs	r4, #8
 810033a:	ea85 0501 	eor.w	r5, r5, r1
 810033e:	ea86 0601 	eor.w	r6, r6, r1
 8100342:	fa85 f547 	uadd8	r5, r5, r7
 8100346:	faa3 f587 	sel	r5, r3, r7
 810034a:	fa86 f647 	uadd8	r6, r6, r7
 810034e:	faa5 f687 	sel	r6, r5, r7
 8100352:	b98e      	cbnz	r6, 8100378 <memchr+0x78>
 8100354:	d1ee      	bne.n	8100334 <memchr+0x34>
 8100356:	bcf0      	pop	{r4, r5, r6, r7}
 8100358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810035c:	f002 0207 	and.w	r2, r2, #7
 8100360:	b132      	cbz	r2, 8100370 <memchr+0x70>
 8100362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100366:	3a01      	subs	r2, #1
 8100368:	ea83 0301 	eor.w	r3, r3, r1
 810036c:	b113      	cbz	r3, 8100374 <memchr+0x74>
 810036e:	d1f8      	bne.n	8100362 <memchr+0x62>
 8100370:	2000      	movs	r0, #0
 8100372:	4770      	bx	lr
 8100374:	3801      	subs	r0, #1
 8100376:	4770      	bx	lr
 8100378:	2d00      	cmp	r5, #0
 810037a:	bf06      	itte	eq
 810037c:	4635      	moveq	r5, r6
 810037e:	3803      	subeq	r0, #3
 8100380:	3807      	subne	r0, #7
 8100382:	f015 0f01 	tst.w	r5, #1
 8100386:	d107      	bne.n	8100398 <memchr+0x98>
 8100388:	3001      	adds	r0, #1
 810038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810038e:	bf02      	ittt	eq
 8100390:	3001      	addeq	r0, #1
 8100392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100396:	3001      	addeq	r0, #1
 8100398:	bcf0      	pop	{r4, r5, r6, r7}
 810039a:	3801      	subs	r0, #1
 810039c:	4770      	bx	lr
 810039e:	bf00      	nop

081003a0 <strlen>:
 81003a0:	4603      	mov	r3, r0
 81003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81003a6:	2a00      	cmp	r2, #0
 81003a8:	d1fb      	bne.n	81003a2 <strlen+0x2>
 81003aa:	1a18      	subs	r0, r3, r0
 81003ac:	3801      	subs	r0, #1
 81003ae:	4770      	bx	lr

081003b0 <__aeabi_drsub>:
 81003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 81003b4:	e002      	b.n	81003bc <__adddf3>
 81003b6:	bf00      	nop

081003b8 <__aeabi_dsub>:
 81003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

081003bc <__adddf3>:
 81003bc:	b530      	push	{r4, r5, lr}
 81003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003c6:	ea94 0f05 	teq	r4, r5
 81003ca:	bf08      	it	eq
 81003cc:	ea90 0f02 	teqeq	r0, r2
 81003d0:	bf1f      	itttt	ne
 81003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003e2:	f000 80e2 	beq.w	81005aa <__adddf3+0x1ee>
 81003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ee:	bfb8      	it	lt
 81003f0:	426d      	neglt	r5, r5
 81003f2:	dd0c      	ble.n	810040e <__adddf3+0x52>
 81003f4:	442c      	add	r4, r5
 81003f6:	ea80 0202 	eor.w	r2, r0, r2
 81003fa:	ea81 0303 	eor.w	r3, r1, r3
 81003fe:	ea82 0000 	eor.w	r0, r2, r0
 8100402:	ea83 0101 	eor.w	r1, r3, r1
 8100406:	ea80 0202 	eor.w	r2, r0, r2
 810040a:	ea81 0303 	eor.w	r3, r1, r3
 810040e:	2d36      	cmp	r5, #54	@ 0x36
 8100410:	bf88      	it	hi
 8100412:	bd30      	pophi	{r4, r5, pc}
 8100414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100424:	d002      	beq.n	810042c <__adddf3+0x70>
 8100426:	4240      	negs	r0, r0
 8100428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100438:	d002      	beq.n	8100440 <__adddf3+0x84>
 810043a:	4252      	negs	r2, r2
 810043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100440:	ea94 0f05 	teq	r4, r5
 8100444:	f000 80a7 	beq.w	8100596 <__adddf3+0x1da>
 8100448:	f1a4 0401 	sub.w	r4, r4, #1
 810044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100450:	db0d      	blt.n	810046e <__adddf3+0xb2>
 8100452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100456:	fa22 f205 	lsr.w	r2, r2, r5
 810045a:	1880      	adds	r0, r0, r2
 810045c:	f141 0100 	adc.w	r1, r1, #0
 8100460:	fa03 f20e 	lsl.w	r2, r3, lr
 8100464:	1880      	adds	r0, r0, r2
 8100466:	fa43 f305 	asr.w	r3, r3, r5
 810046a:	4159      	adcs	r1, r3
 810046c:	e00e      	b.n	810048c <__adddf3+0xd0>
 810046e:	f1a5 0520 	sub.w	r5, r5, #32
 8100472:	f10e 0e20 	add.w	lr, lr, #32
 8100476:	2a01      	cmp	r2, #1
 8100478:	fa03 fc0e 	lsl.w	ip, r3, lr
 810047c:	bf28      	it	cs
 810047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100482:	fa43 f305 	asr.w	r3, r3, r5
 8100486:	18c0      	adds	r0, r0, r3
 8100488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100490:	d507      	bpl.n	81004a2 <__adddf3+0xe6>
 8100492:	f04f 0e00 	mov.w	lr, #0
 8100496:	f1dc 0c00 	rsbs	ip, ip, #0
 810049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810049e:	eb6e 0101 	sbc.w	r1, lr, r1
 81004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 81004a6:	d31b      	bcc.n	81004e0 <__adddf3+0x124>
 81004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 81004ac:	d30c      	bcc.n	81004c8 <__adddf3+0x10c>
 81004ae:	0849      	lsrs	r1, r1, #1
 81004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 81004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81004b8:	f104 0401 	add.w	r4, r4, #1
 81004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81004c4:	f080 809a 	bcs.w	81005fc <__adddf3+0x240>
 81004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81004cc:	bf08      	it	eq
 81004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004d2:	f150 0000 	adcs.w	r0, r0, #0
 81004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004da:	ea41 0105 	orr.w	r1, r1, r5
 81004de:	bd30      	pop	{r4, r5, pc}
 81004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004e4:	4140      	adcs	r0, r0
 81004e6:	eb41 0101 	adc.w	r1, r1, r1
 81004ea:	3c01      	subs	r4, #1
 81004ec:	bf28      	it	cs
 81004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 81004f2:	d2e9      	bcs.n	81004c8 <__adddf3+0x10c>
 81004f4:	f091 0f00 	teq	r1, #0
 81004f8:	bf04      	itt	eq
 81004fa:	4601      	moveq	r1, r0
 81004fc:	2000      	moveq	r0, #0
 81004fe:	fab1 f381 	clz	r3, r1
 8100502:	bf08      	it	eq
 8100504:	3320      	addeq	r3, #32
 8100506:	f1a3 030b 	sub.w	r3, r3, #11
 810050a:	f1b3 0220 	subs.w	r2, r3, #32
 810050e:	da0c      	bge.n	810052a <__adddf3+0x16e>
 8100510:	320c      	adds	r2, #12
 8100512:	dd08      	ble.n	8100526 <__adddf3+0x16a>
 8100514:	f102 0c14 	add.w	ip, r2, #20
 8100518:	f1c2 020c 	rsb	r2, r2, #12
 810051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8100520:	fa21 f102 	lsr.w	r1, r1, r2
 8100524:	e00c      	b.n	8100540 <__adddf3+0x184>
 8100526:	f102 0214 	add.w	r2, r2, #20
 810052a:	bfd8      	it	le
 810052c:	f1c2 0c20 	rsble	ip, r2, #32
 8100530:	fa01 f102 	lsl.w	r1, r1, r2
 8100534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100538:	bfdc      	itt	le
 810053a:	ea41 010c 	orrle.w	r1, r1, ip
 810053e:	4090      	lslle	r0, r2
 8100540:	1ae4      	subs	r4, r4, r3
 8100542:	bfa2      	ittt	ge
 8100544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100548:	4329      	orrge	r1, r5
 810054a:	bd30      	popge	{r4, r5, pc}
 810054c:	ea6f 0404 	mvn.w	r4, r4
 8100550:	3c1f      	subs	r4, #31
 8100552:	da1c      	bge.n	810058e <__adddf3+0x1d2>
 8100554:	340c      	adds	r4, #12
 8100556:	dc0e      	bgt.n	8100576 <__adddf3+0x1ba>
 8100558:	f104 0414 	add.w	r4, r4, #20
 810055c:	f1c4 0220 	rsb	r2, r4, #32
 8100560:	fa20 f004 	lsr.w	r0, r0, r4
 8100564:	fa01 f302 	lsl.w	r3, r1, r2
 8100568:	ea40 0003 	orr.w	r0, r0, r3
 810056c:	fa21 f304 	lsr.w	r3, r1, r4
 8100570:	ea45 0103 	orr.w	r1, r5, r3
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f1c4 040c 	rsb	r4, r4, #12
 810057a:	f1c4 0220 	rsb	r2, r4, #32
 810057e:	fa20 f002 	lsr.w	r0, r0, r2
 8100582:	fa01 f304 	lsl.w	r3, r1, r4
 8100586:	ea40 0003 	orr.w	r0, r0, r3
 810058a:	4629      	mov	r1, r5
 810058c:	bd30      	pop	{r4, r5, pc}
 810058e:	fa21 f004 	lsr.w	r0, r1, r4
 8100592:	4629      	mov	r1, r5
 8100594:	bd30      	pop	{r4, r5, pc}
 8100596:	f094 0f00 	teq	r4, #0
 810059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 810059e:	bf06      	itte	eq
 81005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 81005a4:	3401      	addeq	r4, #1
 81005a6:	3d01      	subne	r5, #1
 81005a8:	e74e      	b.n	8100448 <__adddf3+0x8c>
 81005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ae:	bf18      	it	ne
 81005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81005b4:	d029      	beq.n	810060a <__adddf3+0x24e>
 81005b6:	ea94 0f05 	teq	r4, r5
 81005ba:	bf08      	it	eq
 81005bc:	ea90 0f02 	teqeq	r0, r2
 81005c0:	d005      	beq.n	81005ce <__adddf3+0x212>
 81005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005c6:	bf04      	itt	eq
 81005c8:	4619      	moveq	r1, r3
 81005ca:	4610      	moveq	r0, r2
 81005cc:	bd30      	pop	{r4, r5, pc}
 81005ce:	ea91 0f03 	teq	r1, r3
 81005d2:	bf1e      	ittt	ne
 81005d4:	2100      	movne	r1, #0
 81005d6:	2000      	movne	r0, #0
 81005d8:	bd30      	popne	{r4, r5, pc}
 81005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005de:	d105      	bne.n	81005ec <__adddf3+0x230>
 81005e0:	0040      	lsls	r0, r0, #1
 81005e2:	4149      	adcs	r1, r1
 81005e4:	bf28      	it	cs
 81005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 81005ea:	bd30      	pop	{r4, r5, pc}
 81005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 81005f0:	bf3c      	itt	cc
 81005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 81005f6:	bd30      	popcc	{r4, r5, pc}
 81005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8100600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8100604:	f04f 0000 	mov.w	r0, #0
 8100608:	bd30      	pop	{r4, r5, pc}
 810060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810060e:	bf1a      	itte	ne
 8100610:	4619      	movne	r1, r3
 8100612:	4610      	movne	r0, r2
 8100614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100618:	bf1c      	itt	ne
 810061a:	460b      	movne	r3, r1
 810061c:	4602      	movne	r2, r0
 810061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100622:	bf06      	itte	eq
 8100624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100628:	ea91 0f03 	teqeq	r1, r3
 810062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100630:	bd30      	pop	{r4, r5, pc}
 8100632:	bf00      	nop

08100634 <__aeabi_ui2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100648:	f04f 0500 	mov.w	r5, #0
 810064c:	f04f 0100 	mov.w	r1, #0
 8100650:	e750      	b.n	81004f4 <__adddf3+0x138>
 8100652:	bf00      	nop

08100654 <__aeabi_i2d>:
 8100654:	f090 0f00 	teq	r0, #0
 8100658:	bf04      	itt	eq
 810065a:	2100      	moveq	r1, #0
 810065c:	4770      	bxeq	lr
 810065e:	b530      	push	{r4, r5, lr}
 8100660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 810066c:	bf48      	it	mi
 810066e:	4240      	negmi	r0, r0
 8100670:	f04f 0100 	mov.w	r1, #0
 8100674:	e73e      	b.n	81004f4 <__adddf3+0x138>
 8100676:	bf00      	nop

08100678 <__aeabi_f2d>:
 8100678:	0042      	lsls	r2, r0, #1
 810067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100686:	bf1f      	itttt	ne
 8100688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 810068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8100690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8100694:	4770      	bxne	lr
 8100696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 810069a:	bf08      	it	eq
 810069c:	4770      	bxeq	lr
 810069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 81006a2:	bf04      	itt	eq
 81006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 81006a8:	4770      	bxeq	lr
 81006aa:	b530      	push	{r4, r5, lr}
 81006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 81006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 81006b8:	e71c      	b.n	81004f4 <__adddf3+0x138>
 81006ba:	bf00      	nop

081006bc <__aeabi_ul2d>:
 81006bc:	ea50 0201 	orrs.w	r2, r0, r1
 81006c0:	bf08      	it	eq
 81006c2:	4770      	bxeq	lr
 81006c4:	b530      	push	{r4, r5, lr}
 81006c6:	f04f 0500 	mov.w	r5, #0
 81006ca:	e00a      	b.n	81006e2 <__aeabi_l2d+0x16>

081006cc <__aeabi_l2d>:
 81006cc:	ea50 0201 	orrs.w	r2, r0, r1
 81006d0:	bf08      	it	eq
 81006d2:	4770      	bxeq	lr
 81006d4:	b530      	push	{r4, r5, lr}
 81006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 81006da:	d502      	bpl.n	81006e2 <__aeabi_l2d+0x16>
 81006dc:	4240      	negs	r0, r0
 81006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 81006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 81006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ee:	f43f aed8 	beq.w	81004a2 <__adddf3+0xe6>
 81006f2:	f04f 0203 	mov.w	r2, #3
 81006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006fa:	bf18      	it	ne
 81006fc:	3203      	addne	r2, #3
 81006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100702:	bf18      	it	ne
 8100704:	3203      	addne	r2, #3
 8100706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 810070a:	f1c2 0320 	rsb	r3, r2, #32
 810070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8100712:	fa20 f002 	lsr.w	r0, r0, r2
 8100716:	fa01 fe03 	lsl.w	lr, r1, r3
 810071a:	ea40 000e 	orr.w	r0, r0, lr
 810071e:	fa21 f102 	lsr.w	r1, r1, r2
 8100722:	4414      	add	r4, r2
 8100724:	e6bd      	b.n	81004a2 <__adddf3+0xe6>
 8100726:	bf00      	nop

08100728 <__aeabi_dmul>:
 8100728:	b570      	push	{r4, r5, r6, lr}
 810072a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 810072e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100736:	bf1d      	ittte	ne
 8100738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810073c:	ea94 0f0c 	teqne	r4, ip
 8100740:	ea95 0f0c 	teqne	r5, ip
 8100744:	f000 f8de 	bleq	8100904 <__aeabi_dmul+0x1dc>
 8100748:	442c      	add	r4, r5
 810074a:	ea81 0603 	eor.w	r6, r1, r3
 810074e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100752:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100756:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810075a:	bf18      	it	ne
 810075c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100760:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100764:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100768:	d038      	beq.n	81007dc <__aeabi_dmul+0xb4>
 810076a:	fba0 ce02 	umull	ip, lr, r0, r2
 810076e:	f04f 0500 	mov.w	r5, #0
 8100772:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100776:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 810077a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810077e:	f04f 0600 	mov.w	r6, #0
 8100782:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100786:	f09c 0f00 	teq	ip, #0
 810078a:	bf18      	it	ne
 810078c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100790:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8100794:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8100798:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 810079c:	d204      	bcs.n	81007a8 <__aeabi_dmul+0x80>
 810079e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81007a2:	416d      	adcs	r5, r5
 81007a4:	eb46 0606 	adc.w	r6, r6, r6
 81007a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81007ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81007b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81007b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81007b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81007bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81007c0:	bf88      	it	hi
 81007c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81007c6:	d81e      	bhi.n	8100806 <__aeabi_dmul+0xde>
 81007c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81007cc:	bf08      	it	eq
 81007ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007d2:	f150 0000 	adcs.w	r0, r0, #0
 81007d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007da:	bd70      	pop	{r4, r5, r6, pc}
 81007dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 81007e0:	ea46 0101 	orr.w	r1, r6, r1
 81007e4:	ea40 0002 	orr.w	r0, r0, r2
 81007e8:	ea81 0103 	eor.w	r1, r1, r3
 81007ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007f0:	bfc2      	ittt	gt
 81007f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007fa:	bd70      	popgt	{r4, r5, r6, pc}
 81007fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100800:	f04f 0e00 	mov.w	lr, #0
 8100804:	3c01      	subs	r4, #1
 8100806:	f300 80ab 	bgt.w	8100960 <__aeabi_dmul+0x238>
 810080a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 810080e:	bfde      	ittt	le
 8100810:	2000      	movle	r0, #0
 8100812:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8100816:	bd70      	pople	{r4, r5, r6, pc}
 8100818:	f1c4 0400 	rsb	r4, r4, #0
 810081c:	3c20      	subs	r4, #32
 810081e:	da35      	bge.n	810088c <__aeabi_dmul+0x164>
 8100820:	340c      	adds	r4, #12
 8100822:	dc1b      	bgt.n	810085c <__aeabi_dmul+0x134>
 8100824:	f104 0414 	add.w	r4, r4, #20
 8100828:	f1c4 0520 	rsb	r5, r4, #32
 810082c:	fa00 f305 	lsl.w	r3, r0, r5
 8100830:	fa20 f004 	lsr.w	r0, r0, r4
 8100834:	fa01 f205 	lsl.w	r2, r1, r5
 8100838:	ea40 0002 	orr.w	r0, r0, r2
 810083c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100840:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100844:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100848:	fa21 f604 	lsr.w	r6, r1, r4
 810084c:	eb42 0106 	adc.w	r1, r2, r6
 8100850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100854:	bf08      	it	eq
 8100856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810085a:	bd70      	pop	{r4, r5, r6, pc}
 810085c:	f1c4 040c 	rsb	r4, r4, #12
 8100860:	f1c4 0520 	rsb	r5, r4, #32
 8100864:	fa00 f304 	lsl.w	r3, r0, r4
 8100868:	fa20 f005 	lsr.w	r0, r0, r5
 810086c:	fa01 f204 	lsl.w	r2, r1, r4
 8100870:	ea40 0002 	orr.w	r0, r0, r2
 8100874:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100878:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810087c:	f141 0100 	adc.w	r1, r1, #0
 8100880:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100884:	bf08      	it	eq
 8100886:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810088a:	bd70      	pop	{r4, r5, r6, pc}
 810088c:	f1c4 0520 	rsb	r5, r4, #32
 8100890:	fa00 f205 	lsl.w	r2, r0, r5
 8100894:	ea4e 0e02 	orr.w	lr, lr, r2
 8100898:	fa20 f304 	lsr.w	r3, r0, r4
 810089c:	fa01 f205 	lsl.w	r2, r1, r5
 81008a0:	ea43 0302 	orr.w	r3, r3, r2
 81008a4:	fa21 f004 	lsr.w	r0, r1, r4
 81008a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 81008ac:	fa21 f204 	lsr.w	r2, r1, r4
 81008b0:	ea20 0002 	bic.w	r0, r0, r2
 81008b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81008b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81008bc:	bf08      	it	eq
 81008be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008c2:	bd70      	pop	{r4, r5, r6, pc}
 81008c4:	f094 0f00 	teq	r4, #0
 81008c8:	d10f      	bne.n	81008ea <__aeabi_dmul+0x1c2>
 81008ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81008ce:	0040      	lsls	r0, r0, #1
 81008d0:	eb41 0101 	adc.w	r1, r1, r1
 81008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3c01      	subeq	r4, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1a6>
 81008de:	ea41 0106 	orr.w	r1, r1, r6
 81008e2:	f095 0f00 	teq	r5, #0
 81008e6:	bf18      	it	ne
 81008e8:	4770      	bxne	lr
 81008ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 81008ee:	0052      	lsls	r2, r2, #1
 81008f0:	eb43 0303 	adc.w	r3, r3, r3
 81008f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 81008f8:	bf08      	it	eq
 81008fa:	3d01      	subeq	r5, #1
 81008fc:	d0f7      	beq.n	81008ee <__aeabi_dmul+0x1c6>
 81008fe:	ea43 0306 	orr.w	r3, r3, r6
 8100902:	4770      	bx	lr
 8100904:	ea94 0f0c 	teq	r4, ip
 8100908:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 810090c:	bf18      	it	ne
 810090e:	ea95 0f0c 	teqne	r5, ip
 8100912:	d00c      	beq.n	810092e <__aeabi_dmul+0x206>
 8100914:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100918:	bf18      	it	ne
 810091a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091e:	d1d1      	bne.n	81008c4 <__aeabi_dmul+0x19c>
 8100920:	ea81 0103 	eor.w	r1, r1, r3
 8100924:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100928:	f04f 0000 	mov.w	r0, #0
 810092c:	bd70      	pop	{r4, r5, r6, pc}
 810092e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100932:	bf06      	itte	eq
 8100934:	4610      	moveq	r0, r2
 8100936:	4619      	moveq	r1, r3
 8100938:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810093c:	d019      	beq.n	8100972 <__aeabi_dmul+0x24a>
 810093e:	ea94 0f0c 	teq	r4, ip
 8100942:	d102      	bne.n	810094a <__aeabi_dmul+0x222>
 8100944:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100948:	d113      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810094a:	ea95 0f0c 	teq	r5, ip
 810094e:	d105      	bne.n	810095c <__aeabi_dmul+0x234>
 8100950:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100954:	bf1c      	itt	ne
 8100956:	4610      	movne	r0, r2
 8100958:	4619      	movne	r1, r3
 810095a:	d10a      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810095c:	ea81 0103 	eor.w	r1, r1, r3
 8100960:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100964:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100968:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810096c:	f04f 0000 	mov.w	r0, #0
 8100970:	bd70      	pop	{r4, r5, r6, pc}
 8100972:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100976:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 810097a:	bd70      	pop	{r4, r5, r6, pc}

0810097c <__aeabi_ddiv>:
 810097c:	b570      	push	{r4, r5, r6, lr}
 810097e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100982:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100986:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810098a:	bf1d      	ittte	ne
 810098c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100990:	ea94 0f0c 	teqne	r4, ip
 8100994:	ea95 0f0c 	teqne	r5, ip
 8100998:	f000 f8a7 	bleq	8100aea <__aeabi_ddiv+0x16e>
 810099c:	eba4 0405 	sub.w	r4, r4, r5
 81009a0:	ea81 0e03 	eor.w	lr, r1, r3
 81009a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81009a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81009ac:	f000 8088 	beq.w	8100ac0 <__aeabi_ddiv+0x144>
 81009b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81009b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 81009b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81009bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81009d4:	429d      	cmp	r5, r3
 81009d6:	bf08      	it	eq
 81009d8:	4296      	cmpeq	r6, r2
 81009da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 81009de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 81009e2:	d202      	bcs.n	81009ea <__aeabi_ddiv+0x6e>
 81009e4:	085b      	lsrs	r3, r3, #1
 81009e6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ea:	1ab6      	subs	r6, r6, r2
 81009ec:	eb65 0503 	sbc.w	r5, r5, r3
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 81009fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 81009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a06:	bf22      	ittt	cs
 8100a08:	1ab6      	subcs	r6, r6, r2
 8100a0a:	4675      	movcs	r5, lr
 8100a0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8100a10:	085b      	lsrs	r3, r3, #1
 8100a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a1e:	bf22      	ittt	cs
 8100a20:	1ab6      	subcs	r6, r6, r2
 8100a22:	4675      	movcs	r5, lr
 8100a24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a28:	085b      	lsrs	r3, r3, #1
 8100a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a36:	bf22      	ittt	cs
 8100a38:	1ab6      	subcs	r6, r6, r2
 8100a3a:	4675      	movcs	r5, lr
 8100a3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a40:	085b      	lsrs	r3, r3, #1
 8100a42:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a46:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a4e:	bf22      	ittt	cs
 8100a50:	1ab6      	subcs	r6, r6, r2
 8100a52:	4675      	movcs	r5, lr
 8100a54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a58:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a5c:	d018      	beq.n	8100a90 <__aeabi_ddiv+0x114>
 8100a5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a7a:	d1c0      	bne.n	81009fe <__aeabi_ddiv+0x82>
 8100a7c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a80:	d10b      	bne.n	8100a9a <__aeabi_ddiv+0x11e>
 8100a82:	ea41 0100 	orr.w	r1, r1, r0
 8100a86:	f04f 0000 	mov.w	r0, #0
 8100a8a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8100a8e:	e7b6      	b.n	81009fe <__aeabi_ddiv+0x82>
 8100a90:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a94:	bf04      	itt	eq
 8100a96:	4301      	orreq	r1, r0
 8100a98:	2000      	moveq	r0, #0
 8100a9a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8100a9e:	bf88      	it	hi
 8100aa0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8100aa4:	f63f aeaf 	bhi.w	8100806 <__aeabi_dmul+0xde>
 8100aa8:	ebb5 0c03 	subs.w	ip, r5, r3
 8100aac:	bf04      	itt	eq
 8100aae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100ab2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100ab6:	f150 0000 	adcs.w	r0, r0, #0
 8100aba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100abe:	bd70      	pop	{r4, r5, r6, pc}
 8100ac0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8100ac4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100ac8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100acc:	bfc2      	ittt	gt
 8100ace:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ad2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ad6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ad8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100adc:	f04f 0e00 	mov.w	lr, #0
 8100ae0:	3c01      	subs	r4, #1
 8100ae2:	e690      	b.n	8100806 <__aeabi_dmul+0xde>
 8100ae4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ae8:	e68d      	b.n	8100806 <__aeabi_dmul+0xde>
 8100aea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100aee:	ea94 0f0c 	teq	r4, ip
 8100af2:	bf08      	it	eq
 8100af4:	ea95 0f0c 	teqeq	r5, ip
 8100af8:	f43f af3b 	beq.w	8100972 <__aeabi_dmul+0x24a>
 8100afc:	ea94 0f0c 	teq	r4, ip
 8100b00:	d10a      	bne.n	8100b18 <__aeabi_ddiv+0x19c>
 8100b02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100b06:	f47f af34 	bne.w	8100972 <__aeabi_dmul+0x24a>
 8100b0a:	ea95 0f0c 	teq	r5, ip
 8100b0e:	f47f af25 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b12:	4610      	mov	r0, r2
 8100b14:	4619      	mov	r1, r3
 8100b16:	e72c      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b18:	ea95 0f0c 	teq	r5, ip
 8100b1c:	d106      	bne.n	8100b2c <__aeabi_ddiv+0x1b0>
 8100b1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b22:	f43f aefd 	beq.w	8100920 <__aeabi_dmul+0x1f8>
 8100b26:	4610      	mov	r0, r2
 8100b28:	4619      	mov	r1, r3
 8100b2a:	e722      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b30:	bf18      	it	ne
 8100b32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b36:	f47f aec5 	bne.w	81008c4 <__aeabi_dmul+0x19c>
 8100b3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b3e:	f47f af0d 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b46:	f47f aeeb 	bne.w	8100920 <__aeabi_dmul+0x1f8>
 8100b4a:	e712      	b.n	8100972 <__aeabi_dmul+0x24a>

08100b4c <__gedf2>:
 8100b4c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b50:	e006      	b.n	8100b60 <__cmpdf2+0x4>
 8100b52:	bf00      	nop

08100b54 <__ledf2>:
 8100b54:	f04f 0c01 	mov.w	ip, #1
 8100b58:	e002      	b.n	8100b60 <__cmpdf2+0x4>
 8100b5a:	bf00      	nop

08100b5c <__cmpdf2>:
 8100b5c:	f04f 0c01 	mov.w	ip, #1
 8100b60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b70:	bf18      	it	ne
 8100b72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b76:	d01b      	beq.n	8100bb0 <__cmpdf2+0x54>
 8100b78:	b001      	add	sp, #4
 8100b7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b7e:	bf0c      	ite	eq
 8100b80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b84:	ea91 0f03 	teqne	r1, r3
 8100b88:	bf02      	ittt	eq
 8100b8a:	ea90 0f02 	teqeq	r0, r2
 8100b8e:	2000      	moveq	r0, #0
 8100b90:	4770      	bxeq	lr
 8100b92:	f110 0f00 	cmn.w	r0, #0
 8100b96:	ea91 0f03 	teq	r1, r3
 8100b9a:	bf58      	it	pl
 8100b9c:	4299      	cmppl	r1, r3
 8100b9e:	bf08      	it	eq
 8100ba0:	4290      	cmpeq	r0, r2
 8100ba2:	bf2c      	ite	cs
 8100ba4:	17d8      	asrcs	r0, r3, #31
 8100ba6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100baa:	f040 0001 	orr.w	r0, r0, #1
 8100bae:	4770      	bx	lr
 8100bb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bb8:	d102      	bne.n	8100bc0 <__cmpdf2+0x64>
 8100bba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100bbe:	d107      	bne.n	8100bd0 <__cmpdf2+0x74>
 8100bc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100bc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bc8:	d1d6      	bne.n	8100b78 <__cmpdf2+0x1c>
 8100bca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bce:	d0d3      	beq.n	8100b78 <__cmpdf2+0x1c>
 8100bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bd4:	4770      	bx	lr
 8100bd6:	bf00      	nop

08100bd8 <__aeabi_cdrcmple>:
 8100bd8:	4684      	mov	ip, r0
 8100bda:	4610      	mov	r0, r2
 8100bdc:	4662      	mov	r2, ip
 8100bde:	468c      	mov	ip, r1
 8100be0:	4619      	mov	r1, r3
 8100be2:	4663      	mov	r3, ip
 8100be4:	e000      	b.n	8100be8 <__aeabi_cdcmpeq>
 8100be6:	bf00      	nop

08100be8 <__aeabi_cdcmpeq>:
 8100be8:	b501      	push	{r0, lr}
 8100bea:	f7ff ffb7 	bl	8100b5c <__cmpdf2>
 8100bee:	2800      	cmp	r0, #0
 8100bf0:	bf48      	it	mi
 8100bf2:	f110 0f00 	cmnmi.w	r0, #0
 8100bf6:	bd01      	pop	{r0, pc}

08100bf8 <__aeabi_dcmpeq>:
 8100bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bfc:	f7ff fff4 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c00:	bf0c      	ite	eq
 8100c02:	2001      	moveq	r0, #1
 8100c04:	2000      	movne	r0, #0
 8100c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c0a:	bf00      	nop

08100c0c <__aeabi_dcmplt>:
 8100c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c10:	f7ff ffea 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c14:	bf34      	ite	cc
 8100c16:	2001      	movcc	r0, #1
 8100c18:	2000      	movcs	r0, #0
 8100c1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c1e:	bf00      	nop

08100c20 <__aeabi_dcmple>:
 8100c20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c24:	f7ff ffe0 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c28:	bf94      	ite	ls
 8100c2a:	2001      	movls	r0, #1
 8100c2c:	2000      	movhi	r0, #0
 8100c2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c32:	bf00      	nop

08100c34 <__aeabi_dcmpge>:
 8100c34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c38:	f7ff ffce 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c3c:	bf94      	ite	ls
 8100c3e:	2001      	movls	r0, #1
 8100c40:	2000      	movhi	r0, #0
 8100c42:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c46:	bf00      	nop

08100c48 <__aeabi_dcmpgt>:
 8100c48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c4c:	f7ff ffc4 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c50:	bf34      	ite	cc
 8100c52:	2001      	movcc	r0, #1
 8100c54:	2000      	movcs	r0, #0
 8100c56:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c5a:	bf00      	nop

08100c5c <__aeabi_dcmpun>:
 8100c5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c64:	d102      	bne.n	8100c6c <__aeabi_dcmpun+0x10>
 8100c66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c6a:	d10a      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c74:	d102      	bne.n	8100c7c <__aeabi_dcmpun+0x20>
 8100c76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c7a:	d102      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c7c:	f04f 0000 	mov.w	r0, #0
 8100c80:	4770      	bx	lr
 8100c82:	f04f 0001 	mov.w	r0, #1
 8100c86:	4770      	bx	lr

08100c88 <__aeabi_d2iz>:
 8100c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100c90:	d215      	bcs.n	8100cbe <__aeabi_d2iz+0x36>
 8100c92:	d511      	bpl.n	8100cb8 <__aeabi_d2iz+0x30>
 8100c94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c9c:	d912      	bls.n	8100cc4 <__aeabi_d2iz+0x3c>
 8100c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100ca2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100caa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100cae:	fa23 f002 	lsr.w	r0, r3, r2
 8100cb2:	bf18      	it	ne
 8100cb4:	4240      	negne	r0, r0
 8100cb6:	4770      	bx	lr
 8100cb8:	f04f 0000 	mov.w	r0, #0
 8100cbc:	4770      	bx	lr
 8100cbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cc2:	d105      	bne.n	8100cd0 <__aeabi_d2iz+0x48>
 8100cc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8100cc8:	bf08      	it	eq
 8100cca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8100cce:	4770      	bx	lr
 8100cd0:	f04f 0000 	mov.w	r0, #0
 8100cd4:	4770      	bx	lr
 8100cd6:	bf00      	nop

08100cd8 <__aeabi_d2f>:
 8100cd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8100ce0:	bf24      	itt	cs
 8100ce2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8100ce6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8100cea:	d90d      	bls.n	8100d08 <__aeabi_d2f+0x30>
 8100cec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8100cf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100cf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100cf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8100cfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d00:	bf08      	it	eq
 8100d02:	f020 0001 	biceq.w	r0, r0, #1
 8100d06:	4770      	bx	lr
 8100d08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8100d0c:	d121      	bne.n	8100d52 <__aeabi_d2f+0x7a>
 8100d0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8100d12:	bfbc      	itt	lt
 8100d14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8100d18:	4770      	bxlt	lr
 8100d1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100d1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d22:	f1c2 0218 	rsb	r2, r2, #24
 8100d26:	f1c2 0c20 	rsb	ip, r2, #32
 8100d2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d2e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d32:	bf18      	it	ne
 8100d34:	f040 0001 	orrne.w	r0, r0, #1
 8100d38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d44:	ea40 000c 	orr.w	r0, r0, ip
 8100d48:	fa23 f302 	lsr.w	r3, r3, r2
 8100d4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d50:	e7cc      	b.n	8100cec <__aeabi_d2f+0x14>
 8100d52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d56:	d107      	bne.n	8100d68 <__aeabi_d2f+0x90>
 8100d58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d5c:	bf1e      	ittt	ne
 8100d5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8100d62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8100d66:	4770      	bxne	lr
 8100d68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8100d6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8100d70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8100d74:	4770      	bx	lr
 8100d76:	bf00      	nop

08100d78 <__aeabi_uldivmod>:
 8100d78:	b953      	cbnz	r3, 8100d90 <__aeabi_uldivmod+0x18>
 8100d7a:	b94a      	cbnz	r2, 8100d90 <__aeabi_uldivmod+0x18>
 8100d7c:	2900      	cmp	r1, #0
 8100d7e:	bf08      	it	eq
 8100d80:	2800      	cmpeq	r0, #0
 8100d82:	bf1c      	itt	ne
 8100d84:	f04f 31ff 	movne.w	r1, #4294967295
 8100d88:	f04f 30ff 	movne.w	r0, #4294967295
 8100d8c:	f000 b96a 	b.w	8101064 <__aeabi_idiv0>
 8100d90:	f1ad 0c08 	sub.w	ip, sp, #8
 8100d94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100d98:	f000 f806 	bl	8100da8 <__udivmoddi4>
 8100d9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100da0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100da4:	b004      	add	sp, #16
 8100da6:	4770      	bx	lr

08100da8 <__udivmoddi4>:
 8100da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100dac:	9d08      	ldr	r5, [sp, #32]
 8100dae:	460c      	mov	r4, r1
 8100db0:	2b00      	cmp	r3, #0
 8100db2:	d14e      	bne.n	8100e52 <__udivmoddi4+0xaa>
 8100db4:	4694      	mov	ip, r2
 8100db6:	458c      	cmp	ip, r1
 8100db8:	4686      	mov	lr, r0
 8100dba:	fab2 f282 	clz	r2, r2
 8100dbe:	d962      	bls.n	8100e86 <__udivmoddi4+0xde>
 8100dc0:	b14a      	cbz	r2, 8100dd6 <__udivmoddi4+0x2e>
 8100dc2:	f1c2 0320 	rsb	r3, r2, #32
 8100dc6:	4091      	lsls	r1, r2
 8100dc8:	fa20 f303 	lsr.w	r3, r0, r3
 8100dcc:	fa0c fc02 	lsl.w	ip, ip, r2
 8100dd0:	4319      	orrs	r1, r3
 8100dd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8100dd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100dda:	fa1f f68c 	uxth.w	r6, ip
 8100dde:	fbb1 f4f7 	udiv	r4, r1, r7
 8100de2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100de6:	fb07 1114 	mls	r1, r7, r4, r1
 8100dea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100dee:	fb04 f106 	mul.w	r1, r4, r6
 8100df2:	4299      	cmp	r1, r3
 8100df4:	d90a      	bls.n	8100e0c <__udivmoddi4+0x64>
 8100df6:	eb1c 0303 	adds.w	r3, ip, r3
 8100dfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8100dfe:	f080 8112 	bcs.w	8101026 <__udivmoddi4+0x27e>
 8100e02:	4299      	cmp	r1, r3
 8100e04:	f240 810f 	bls.w	8101026 <__udivmoddi4+0x27e>
 8100e08:	3c02      	subs	r4, #2
 8100e0a:	4463      	add	r3, ip
 8100e0c:	1a59      	subs	r1, r3, r1
 8100e0e:	fa1f f38e 	uxth.w	r3, lr
 8100e12:	fbb1 f0f7 	udiv	r0, r1, r7
 8100e16:	fb07 1110 	mls	r1, r7, r0, r1
 8100e1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100e1e:	fb00 f606 	mul.w	r6, r0, r6
 8100e22:	429e      	cmp	r6, r3
 8100e24:	d90a      	bls.n	8100e3c <__udivmoddi4+0x94>
 8100e26:	eb1c 0303 	adds.w	r3, ip, r3
 8100e2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8100e2e:	f080 80fc 	bcs.w	810102a <__udivmoddi4+0x282>
 8100e32:	429e      	cmp	r6, r3
 8100e34:	f240 80f9 	bls.w	810102a <__udivmoddi4+0x282>
 8100e38:	4463      	add	r3, ip
 8100e3a:	3802      	subs	r0, #2
 8100e3c:	1b9b      	subs	r3, r3, r6
 8100e3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8100e42:	2100      	movs	r1, #0
 8100e44:	b11d      	cbz	r5, 8100e4e <__udivmoddi4+0xa6>
 8100e46:	40d3      	lsrs	r3, r2
 8100e48:	2200      	movs	r2, #0
 8100e4a:	e9c5 3200 	strd	r3, r2, [r5]
 8100e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100e52:	428b      	cmp	r3, r1
 8100e54:	d905      	bls.n	8100e62 <__udivmoddi4+0xba>
 8100e56:	b10d      	cbz	r5, 8100e5c <__udivmoddi4+0xb4>
 8100e58:	e9c5 0100 	strd	r0, r1, [r5]
 8100e5c:	2100      	movs	r1, #0
 8100e5e:	4608      	mov	r0, r1
 8100e60:	e7f5      	b.n	8100e4e <__udivmoddi4+0xa6>
 8100e62:	fab3 f183 	clz	r1, r3
 8100e66:	2900      	cmp	r1, #0
 8100e68:	d146      	bne.n	8100ef8 <__udivmoddi4+0x150>
 8100e6a:	42a3      	cmp	r3, r4
 8100e6c:	d302      	bcc.n	8100e74 <__udivmoddi4+0xcc>
 8100e6e:	4290      	cmp	r0, r2
 8100e70:	f0c0 80f0 	bcc.w	8101054 <__udivmoddi4+0x2ac>
 8100e74:	1a86      	subs	r6, r0, r2
 8100e76:	eb64 0303 	sbc.w	r3, r4, r3
 8100e7a:	2001      	movs	r0, #1
 8100e7c:	2d00      	cmp	r5, #0
 8100e7e:	d0e6      	beq.n	8100e4e <__udivmoddi4+0xa6>
 8100e80:	e9c5 6300 	strd	r6, r3, [r5]
 8100e84:	e7e3      	b.n	8100e4e <__udivmoddi4+0xa6>
 8100e86:	2a00      	cmp	r2, #0
 8100e88:	f040 8090 	bne.w	8100fac <__udivmoddi4+0x204>
 8100e8c:	eba1 040c 	sub.w	r4, r1, ip
 8100e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100e94:	fa1f f78c 	uxth.w	r7, ip
 8100e98:	2101      	movs	r1, #1
 8100e9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8100e9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100ea2:	fb08 4416 	mls	r4, r8, r6, r4
 8100ea6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100eaa:	fb07 f006 	mul.w	r0, r7, r6
 8100eae:	4298      	cmp	r0, r3
 8100eb0:	d908      	bls.n	8100ec4 <__udivmoddi4+0x11c>
 8100eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8100eb6:	f106 34ff 	add.w	r4, r6, #4294967295
 8100eba:	d202      	bcs.n	8100ec2 <__udivmoddi4+0x11a>
 8100ebc:	4298      	cmp	r0, r3
 8100ebe:	f200 80cd 	bhi.w	810105c <__udivmoddi4+0x2b4>
 8100ec2:	4626      	mov	r6, r4
 8100ec4:	1a1c      	subs	r4, r3, r0
 8100ec6:	fa1f f38e 	uxth.w	r3, lr
 8100eca:	fbb4 f0f8 	udiv	r0, r4, r8
 8100ece:	fb08 4410 	mls	r4, r8, r0, r4
 8100ed2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100ed6:	fb00 f707 	mul.w	r7, r0, r7
 8100eda:	429f      	cmp	r7, r3
 8100edc:	d908      	bls.n	8100ef0 <__udivmoddi4+0x148>
 8100ede:	eb1c 0303 	adds.w	r3, ip, r3
 8100ee2:	f100 34ff 	add.w	r4, r0, #4294967295
 8100ee6:	d202      	bcs.n	8100eee <__udivmoddi4+0x146>
 8100ee8:	429f      	cmp	r7, r3
 8100eea:	f200 80b0 	bhi.w	810104e <__udivmoddi4+0x2a6>
 8100eee:	4620      	mov	r0, r4
 8100ef0:	1bdb      	subs	r3, r3, r7
 8100ef2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100ef6:	e7a5      	b.n	8100e44 <__udivmoddi4+0x9c>
 8100ef8:	f1c1 0620 	rsb	r6, r1, #32
 8100efc:	408b      	lsls	r3, r1
 8100efe:	fa22 f706 	lsr.w	r7, r2, r6
 8100f02:	431f      	orrs	r7, r3
 8100f04:	fa20 fc06 	lsr.w	ip, r0, r6
 8100f08:	fa04 f301 	lsl.w	r3, r4, r1
 8100f0c:	ea43 030c 	orr.w	r3, r3, ip
 8100f10:	40f4      	lsrs	r4, r6
 8100f12:	fa00 f801 	lsl.w	r8, r0, r1
 8100f16:	0c38      	lsrs	r0, r7, #16
 8100f18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8100f1c:	fbb4 fef0 	udiv	lr, r4, r0
 8100f20:	fa1f fc87 	uxth.w	ip, r7
 8100f24:	fb00 441e 	mls	r4, r0, lr, r4
 8100f28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100f2c:	fb0e f90c 	mul.w	r9, lr, ip
 8100f30:	45a1      	cmp	r9, r4
 8100f32:	fa02 f201 	lsl.w	r2, r2, r1
 8100f36:	d90a      	bls.n	8100f4e <__udivmoddi4+0x1a6>
 8100f38:	193c      	adds	r4, r7, r4
 8100f3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8100f3e:	f080 8084 	bcs.w	810104a <__udivmoddi4+0x2a2>
 8100f42:	45a1      	cmp	r9, r4
 8100f44:	f240 8081 	bls.w	810104a <__udivmoddi4+0x2a2>
 8100f48:	f1ae 0e02 	sub.w	lr, lr, #2
 8100f4c:	443c      	add	r4, r7
 8100f4e:	eba4 0409 	sub.w	r4, r4, r9
 8100f52:	fa1f f983 	uxth.w	r9, r3
 8100f56:	fbb4 f3f0 	udiv	r3, r4, r0
 8100f5a:	fb00 4413 	mls	r4, r0, r3, r4
 8100f5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100f62:	fb03 fc0c 	mul.w	ip, r3, ip
 8100f66:	45a4      	cmp	ip, r4
 8100f68:	d907      	bls.n	8100f7a <__udivmoddi4+0x1d2>
 8100f6a:	193c      	adds	r4, r7, r4
 8100f6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8100f70:	d267      	bcs.n	8101042 <__udivmoddi4+0x29a>
 8100f72:	45a4      	cmp	ip, r4
 8100f74:	d965      	bls.n	8101042 <__udivmoddi4+0x29a>
 8100f76:	3b02      	subs	r3, #2
 8100f78:	443c      	add	r4, r7
 8100f7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8100f7e:	fba0 9302 	umull	r9, r3, r0, r2
 8100f82:	eba4 040c 	sub.w	r4, r4, ip
 8100f86:	429c      	cmp	r4, r3
 8100f88:	46ce      	mov	lr, r9
 8100f8a:	469c      	mov	ip, r3
 8100f8c:	d351      	bcc.n	8101032 <__udivmoddi4+0x28a>
 8100f8e:	d04e      	beq.n	810102e <__udivmoddi4+0x286>
 8100f90:	b155      	cbz	r5, 8100fa8 <__udivmoddi4+0x200>
 8100f92:	ebb8 030e 	subs.w	r3, r8, lr
 8100f96:	eb64 040c 	sbc.w	r4, r4, ip
 8100f9a:	fa04 f606 	lsl.w	r6, r4, r6
 8100f9e:	40cb      	lsrs	r3, r1
 8100fa0:	431e      	orrs	r6, r3
 8100fa2:	40cc      	lsrs	r4, r1
 8100fa4:	e9c5 6400 	strd	r6, r4, [r5]
 8100fa8:	2100      	movs	r1, #0
 8100faa:	e750      	b.n	8100e4e <__udivmoddi4+0xa6>
 8100fac:	f1c2 0320 	rsb	r3, r2, #32
 8100fb0:	fa20 f103 	lsr.w	r1, r0, r3
 8100fb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8100fb8:	fa24 f303 	lsr.w	r3, r4, r3
 8100fbc:	4094      	lsls	r4, r2
 8100fbe:	430c      	orrs	r4, r1
 8100fc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100fc4:	fa00 fe02 	lsl.w	lr, r0, r2
 8100fc8:	fa1f f78c 	uxth.w	r7, ip
 8100fcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8100fd0:	fb08 3110 	mls	r1, r8, r0, r3
 8100fd4:	0c23      	lsrs	r3, r4, #16
 8100fd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100fda:	fb00 f107 	mul.w	r1, r0, r7
 8100fde:	4299      	cmp	r1, r3
 8100fe0:	d908      	bls.n	8100ff4 <__udivmoddi4+0x24c>
 8100fe2:	eb1c 0303 	adds.w	r3, ip, r3
 8100fe6:	f100 36ff 	add.w	r6, r0, #4294967295
 8100fea:	d22c      	bcs.n	8101046 <__udivmoddi4+0x29e>
 8100fec:	4299      	cmp	r1, r3
 8100fee:	d92a      	bls.n	8101046 <__udivmoddi4+0x29e>
 8100ff0:	3802      	subs	r0, #2
 8100ff2:	4463      	add	r3, ip
 8100ff4:	1a5b      	subs	r3, r3, r1
 8100ff6:	b2a4      	uxth	r4, r4
 8100ff8:	fbb3 f1f8 	udiv	r1, r3, r8
 8100ffc:	fb08 3311 	mls	r3, r8, r1, r3
 8101000:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8101004:	fb01 f307 	mul.w	r3, r1, r7
 8101008:	42a3      	cmp	r3, r4
 810100a:	d908      	bls.n	810101e <__udivmoddi4+0x276>
 810100c:	eb1c 0404 	adds.w	r4, ip, r4
 8101010:	f101 36ff 	add.w	r6, r1, #4294967295
 8101014:	d213      	bcs.n	810103e <__udivmoddi4+0x296>
 8101016:	42a3      	cmp	r3, r4
 8101018:	d911      	bls.n	810103e <__udivmoddi4+0x296>
 810101a:	3902      	subs	r1, #2
 810101c:	4464      	add	r4, ip
 810101e:	1ae4      	subs	r4, r4, r3
 8101020:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8101024:	e739      	b.n	8100e9a <__udivmoddi4+0xf2>
 8101026:	4604      	mov	r4, r0
 8101028:	e6f0      	b.n	8100e0c <__udivmoddi4+0x64>
 810102a:	4608      	mov	r0, r1
 810102c:	e706      	b.n	8100e3c <__udivmoddi4+0x94>
 810102e:	45c8      	cmp	r8, r9
 8101030:	d2ae      	bcs.n	8100f90 <__udivmoddi4+0x1e8>
 8101032:	ebb9 0e02 	subs.w	lr, r9, r2
 8101036:	eb63 0c07 	sbc.w	ip, r3, r7
 810103a:	3801      	subs	r0, #1
 810103c:	e7a8      	b.n	8100f90 <__udivmoddi4+0x1e8>
 810103e:	4631      	mov	r1, r6
 8101040:	e7ed      	b.n	810101e <__udivmoddi4+0x276>
 8101042:	4603      	mov	r3, r0
 8101044:	e799      	b.n	8100f7a <__udivmoddi4+0x1d2>
 8101046:	4630      	mov	r0, r6
 8101048:	e7d4      	b.n	8100ff4 <__udivmoddi4+0x24c>
 810104a:	46d6      	mov	lr, sl
 810104c:	e77f      	b.n	8100f4e <__udivmoddi4+0x1a6>
 810104e:	4463      	add	r3, ip
 8101050:	3802      	subs	r0, #2
 8101052:	e74d      	b.n	8100ef0 <__udivmoddi4+0x148>
 8101054:	4606      	mov	r6, r0
 8101056:	4623      	mov	r3, r4
 8101058:	4608      	mov	r0, r1
 810105a:	e70f      	b.n	8100e7c <__udivmoddi4+0xd4>
 810105c:	3e02      	subs	r6, #2
 810105e:	4463      	add	r3, ip
 8101060:	e730      	b.n	8100ec4 <__udivmoddi4+0x11c>
 8101062:	bf00      	nop

08101064 <__aeabi_idiv0>:
 8101064:	4770      	bx	lr
 8101066:	bf00      	nop

08101068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101068:	b480      	push	{r7}
 810106a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810106c:	4b09      	ldr	r3, [pc, #36]	@ (8101094 <SystemInit+0x2c>)
 810106e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8101072:	4a08      	ldr	r2, [pc, #32]	@ (8101094 <SystemInit+0x2c>)
 8101074:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8101078:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810107c:	4b05      	ldr	r3, [pc, #20]	@ (8101094 <SystemInit+0x2c>)
 810107e:	691b      	ldr	r3, [r3, #16]
 8101080:	4a04      	ldr	r2, [pc, #16]	@ (8101094 <SystemInit+0x2c>)
 8101082:	f043 0310 	orr.w	r3, r3, #16
 8101086:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101088:	bf00      	nop
 810108a:	46bd      	mov	sp, r7
 810108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101090:	4770      	bx	lr
 8101092:	bf00      	nop
 8101094:	e000ed00 	.word	0xe000ed00

08101098 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8101098:	b480      	push	{r7}
 810109a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 810109c:	4b09      	ldr	r3, [pc, #36]	@ (81010c4 <ExitRun0Mode+0x2c>)
 810109e:	68db      	ldr	r3, [r3, #12]
 81010a0:	4a08      	ldr	r2, [pc, #32]	@ (81010c4 <ExitRun0Mode+0x2c>)
 81010a2:	f023 0302 	bic.w	r3, r3, #2
 81010a6:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 81010a8:	bf00      	nop
 81010aa:	4b06      	ldr	r3, [pc, #24]	@ (81010c4 <ExitRun0Mode+0x2c>)
 81010ac:	685b      	ldr	r3, [r3, #4]
 81010ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 81010b2:	2b00      	cmp	r3, #0
 81010b4:	d0f9      	beq.n	81010aa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 81010b6:	bf00      	nop
 81010b8:	bf00      	nop
 81010ba:	46bd      	mov	sp, r7
 81010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010c0:	4770      	bx	lr
 81010c2:	bf00      	nop
 81010c4:	58024800 	.word	0x58024800

081010c8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 81010c8:	b580      	push	{r7, lr}
 81010ca:	b084      	sub	sp, #16
 81010cc:	af00      	add	r7, sp, #0
 81010ce:	60f8      	str	r0, [r7, #12]
 81010d0:	60b9      	str	r1, [r7, #8]
 81010d2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 81010d4:	687b      	ldr	r3, [r7, #4]
 81010d6:	b29a      	uxth	r2, r3
 81010d8:	f04f 33ff 	mov.w	r3, #4294967295
 81010dc:	68b9      	ldr	r1, [r7, #8]
 81010de:	4804      	ldr	r0, [pc, #16]	@ (81010f0 <_write+0x28>)
 81010e0:	f005 fa85 	bl	81065ee <HAL_UART_Transmit>
	return len;
 81010e4:	687b      	ldr	r3, [r7, #4]
}
 81010e6:	4618      	mov	r0, r3
 81010e8:	3710      	adds	r7, #16
 81010ea:	46bd      	mov	sp, r7
 81010ec:	bd80      	pop	{r7, pc}
 81010ee:	bf00      	nop
 81010f0:	10000484 	.word	0x10000484

081010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81010f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81010f8:	f5ad 5d08 	sub.w	sp, sp, #8704	@ 0x2200
 81010fc:	b084      	sub	sp, #16
 81010fe:	af0c      	add	r7, sp, #48	@ 0x30
    FRESULT fres;
    DWORD free_clust;
    uint32_t totalSpace, freeSpace;
    char buffer[100];
    /* Save data */
    int counterSD = 0;
 8101100:	2300      	movs	r3, #0
 8101102:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 8101106:	f102 0214 	add.w	r2, r2, #20
 810110a:	6013      	str	r3, [r2, #0]
    int max_counterSD = 20;
 810110c:	2314      	movs	r3, #20
 810110e:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 8101112:	f102 020c 	add.w	r2, r2, #12
 8101116:	6013      	str	r3, [r2, #0]
    char array[200];

    /* x times: value for print delay */
    float max_counter = 500;
 8101118:	4b1e      	ldr	r3, [pc, #120]	@ (8101194 <main+0xa0>)
 810111a:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 810111e:	f102 0208 	add.w	r2, r2, #8
 8101122:	6013      	str	r3, [r2, #0]
    float counter = 0;
 8101124:	f04f 0300 	mov.w	r3, #0
 8101128:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 810112c:	f102 0210 	add.w	r2, r2, #16
 8101130:	6013      	str	r3, [r2, #0]

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101132:	4b19      	ldr	r3, [pc, #100]	@ (8101198 <main+0xa4>)
 8101134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101138:	4a17      	ldr	r2, [pc, #92]	@ (8101198 <main+0xa4>)
 810113a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810113e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101142:	4b15      	ldr	r3, [pc, #84]	@ (8101198 <main+0xa4>)
 8101144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101148:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 810114c:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8101150:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8101154:	601a      	str	r2, [r3, #0]
 8101156:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 810115a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 810115e:	681b      	ldr	r3, [r3, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101160:	2001      	movs	r0, #1
 8101162:	f001 facf 	bl	8102704 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101166:	f002 faaf 	bl	81036c8 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810116a:	2201      	movs	r2, #1
 810116c:	2102      	movs	r1, #2
 810116e:	2000      	movs	r0, #0
 8101170:	f002 fa30 	bl	81035d4 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101174:	4b09      	ldr	r3, [pc, #36]	@ (810119c <main+0xa8>)
 8101176:	681b      	ldr	r3, [r3, #0]
 8101178:	091b      	lsrs	r3, r3, #4
 810117a:	f003 030f 	and.w	r3, r3, #15
 810117e:	2b07      	cmp	r3, #7
 8101180:	d110      	bne.n	81011a4 <main+0xb0>
 8101182:	4b07      	ldr	r3, [pc, #28]	@ (81011a0 <main+0xac>)
 8101184:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8101188:	4a05      	ldr	r2, [pc, #20]	@ (81011a0 <main+0xac>)
 810118a:	f043 0301 	orr.w	r3, r3, #1
 810118e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8101192:	e00f      	b.n	81011b4 <main+0xc0>
 8101194:	43fa0000 	.word	0x43fa0000
 8101198:	58024400 	.word	0x58024400
 810119c:	e000ed00 	.word	0xe000ed00
 81011a0:	58026400 	.word	0x58026400
 81011a4:	4bba      	ldr	r3, [pc, #744]	@ (8101490 <main+0x39c>)
 81011a6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81011aa:	4ab9      	ldr	r2, [pc, #740]	@ (8101490 <main+0x39c>)
 81011ac:	f043 0301 	orr.w	r3, r3, #1
 81011b0:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81011b4:	f000 ff00 	bl	8101fb8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81011b8:	f000 fb30 	bl	810181c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 81011bc:	f000 fae2 	bl	8101784 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 81011c0:	f000 f97e 	bl	81014c0 <MX_I2C1_Init>
  MX_I2C2_Init();
 81011c4:	f000 f9bc 	bl	8101540 <MX_I2C2_Init>
  MX_I2C4_Init();
 81011c8:	f000 f9fa 	bl	81015c0 <MX_I2C4_Init>
  MX_SPI1_Init();
 81011cc:	f000 fa38 	bl	8101640 <MX_SPI1_Init>
  MX_FATFS_Init();
 81011d0:	f006 fb26 	bl	8107820 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 81011d4:	f000 fa8a 	bl	81016ec <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Configuration code of sensors
  // SHT31
  SHT31_Config(SHT31_ADDRESS_A, &hi2c1);
 81011d8:	49ae      	ldr	r1, [pc, #696]	@ (8101494 <main+0x3a0>)
 81011da:	2044      	movs	r0, #68	@ 0x44
 81011dc:	f009 ff38 	bl	810b050 <SHT31_Config>
  // MPL3115A2
  setI2CInterface_MPL3115A2(&hi2c2);
 81011e0:	48ad      	ldr	r0, [pc, #692]	@ (8101498 <main+0x3a4>)
 81011e2:	f009 fdef 	bl	810adc4 <setI2CInterface_MPL3115A2>
  Init_Bar_MPL3115A2();
 81011e6:	f009 fe81 	bl	810aeec <Init_Bar_MPL3115A2>
  // BNO085
  setI2CInterface_BNO08x(&hi2c4);
 81011ea:	48ac      	ldr	r0, [pc, #688]	@ (810149c <main+0x3a8>)
 81011ec:	f009 fb86 	bl	810a8fc <setI2CInterface_BNO08x>
  BNO_08x_Init();
 81011f0:	f009 fb66 	bl	810a8c0 <BNO_08x_Init>
  //SD CARD
  HAL_Delay(500);
 81011f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 81011f8:	f000 ff92 	bl	8102120 <HAL_Delay>
  fres = f_mount(&fs, "", 0);
 81011fc:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 8101200:	3b18      	subs	r3, #24
 8101202:	2200      	movs	r2, #0
 8101204:	49a6      	ldr	r1, [pc, #664]	@ (81014a0 <main+0x3ac>)
 8101206:	4618      	mov	r0, r3
 8101208:	f008 fe18 	bl	8109e3c <f_mount>
 810120c:	4603      	mov	r3, r0
 810120e:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 8101212:	f102 0207 	add.w	r2, r2, #7
 8101216:	7013      	strb	r3, [r2, #0]
  status_SD(fres, "Mount");
 8101218:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 810121c:	f103 0307 	add.w	r3, r3, #7
 8101220:	781b      	ldrb	r3, [r3, #0]
 8101222:	49a0      	ldr	r1, [pc, #640]	@ (81014a4 <main+0x3b0>)
 8101224:	4618      	mov	r0, r3
 8101226:	f00a fdd3 	bl	810bdd0 <status_SD>
  fres = f_open(&fil, "dataOBC.txt", FA_OPEN_APPEND | FA_WRITE | FA_READ);
 810122a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 810122e:	3b28      	subs	r3, #40	@ 0x28
 8101230:	2233      	movs	r2, #51	@ 0x33
 8101232:	499d      	ldr	r1, [pc, #628]	@ (81014a8 <main+0x3b4>)
 8101234:	4618      	mov	r0, r3
 8101236:	f008 fe47 	bl	8109ec8 <f_open>
 810123a:	4603      	mov	r3, r0
 810123c:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 8101240:	f102 0207 	add.w	r2, r2, #7
 8101244:	7013      	strb	r3, [r2, #0]
  status_SD(fres, "Open");
 8101246:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 810124a:	f103 0307 	add.w	r3, r3, #7
 810124e:	781b      	ldrb	r3, [r3, #0]
 8101250:	4996      	ldr	r1, [pc, #600]	@ (81014ac <main+0x3b8>)
 8101252:	4618      	mov	r0, r3
 8101254:	f00a fdbc 	bl	810bdd0 <status_SD>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // SHT31
	  if(SHT31_GetData(SHT31_Periodic, SHT31_Medium, SHT31_NON_Stretch, SHT31_1) == SHT31_OK) {
 8101258:	2301      	movs	r3, #1
 810125a:	2202      	movs	r2, #2
 810125c:	2101      	movs	r1, #1
 810125e:	2001      	movs	r0, #1
 8101260:	f009 ff64 	bl	810b12c <SHT31_GetData>
 8101264:	4603      	mov	r3, r0
 8101266:	2b00      	cmp	r3, #0
 8101268:	d10f      	bne.n	810128a <main+0x196>
		  temperature_sht31 = SHT31_GetTemperature();
 810126a:	f00a f8ad 	bl	810b3c8 <SHT31_GetTemperature>
 810126e:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 8101272:	f103 031c 	add.w	r3, r3, #28
 8101276:	ed83 0a00 	vstr	s0, [r3]
		  humidity_sht31 = SHT31_GetHumidity();
 810127a:	f00a f879 	bl	810b370 <SHT31_GetHumidity>
 810127e:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 8101282:	f103 0318 	add.w	r3, r3, #24
 8101286:	ed83 0a00 	vstr	s0, [r3]
	  }

	  // MPL3115A2
      // Pressure/Altitude (barometer mode)
      ReadBar_MPL3115A2_v2(&pressure_);
 810128a:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 810128e:	f103 0320 	add.w	r3, r3, #32
 8101292:	4618      	mov	r0, r3
 8101294:	f009 fde2 	bl	810ae5c <ReadBar_MPL3115A2_v2>
      double pressure_mpl3115a2 = parseBar_MPL3115A2(pressure_);
 8101298:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 810129c:	f103 0320 	add.w	r3, r3, #32
 81012a0:	681b      	ldr	r3, [r3, #0]
 81012a2:	4618      	mov	r0, r3
 81012a4:	f009 fdf6 	bl	810ae94 <parseBar_MPL3115A2>
 81012a8:	4603      	mov	r3, r0
 81012aa:	4618      	mov	r0, r3
 81012ac:	f7ff f9d2 	bl	8100654 <__aeabi_i2d>
 81012b0:	4602      	mov	r2, r0
 81012b2:	460b      	mov	r3, r1
 81012b4:	f507 5106 	add.w	r1, r7, #8576	@ 0x2180
 81012b8:	f101 0138 	add.w	r1, r1, #56	@ 0x38
 81012bc:	e9c1 2300 	strd	r2, r3, [r1]

      // Temperature
      temperature_ = Read_Temp_MPL3115A2();
 81012c0:	f009 fe74 	bl	810afac <Read_Temp_MPL3115A2>
 81012c4:	4603      	mov	r3, r0
 81012c6:	f507 5206 	add.w	r2, r7, #8576	@ 0x2180
 81012ca:	f102 0236 	add.w	r2, r2, #54	@ 0x36
 81012ce:	8013      	strh	r3, [r2, #0]
      double temperature_mpl3115a2 = parseTemp_MPL3115A2(temperature_);
 81012d0:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 81012d4:	f103 0336 	add.w	r3, r3, #54	@ 0x36
 81012d8:	881b      	ldrh	r3, [r3, #0]
 81012da:	4618      	mov	r0, r3
 81012dc:	f009 fe84 	bl	810afe8 <parseTemp_MPL3115A2>
 81012e0:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 81012e4:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 81012e8:	ed83 0b00 	vstr	d0, [r3]

      // BNO085
      double *data = get_Orientation();
 81012ec:	f009 fb18 	bl	810a920 <get_Orientation>
 81012f0:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 81012f4:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 81012f8:	6018      	str	r0, [r3, #0]

      /* Conditional for delay */
      if (counter > max_counter)
 81012fa:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 81012fe:	f103 0310 	add.w	r3, r3, #16
 8101302:	ed93 7a00 	vldr	s14, [r3]
 8101306:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 810130a:	f103 0308 	add.w	r3, r3, #8
 810130e:	edd3 7a00 	vldr	s15, [r3]
 8101312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810131a:	f340 8090 	ble.w	810143e <main+0x34a>
      {
    	  /* Work with stdio.h */
    	  sprintf(array, "T %.1f, H %.1f, P %.1f, T %.1f; Y %.1f, P %.1f, R %.1f\r\n",
 810131e:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 8101322:	f103 031c 	add.w	r3, r3, #28
 8101326:	6818      	ldr	r0, [r3, #0]
 8101328:	f7ff f9a6 	bl	8100678 <__aeabi_f2d>
 810132c:	e9c7 0100 	strd	r0, r1, [r7]
 8101330:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 8101334:	f103 0318 	add.w	r3, r3, #24
 8101338:	6818      	ldr	r0, [r3, #0]
 810133a:	f7ff f99d 	bl	8100678 <__aeabi_f2d>
 810133e:	4682      	mov	sl, r0
 8101340:	468b      	mov	fp, r1
 8101342:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 8101346:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 810134a:	681b      	ldr	r3, [r3, #0]
 810134c:	e9d3 2300 	ldrd	r2, r3, [r3]
    			  temperature_sht31, humidity_sht31,
    			  pressure_mpl3115a2, temperature_mpl3115a2,
				  data[0], data[1], data[2]);
 8101350:	f507 5106 	add.w	r1, r7, #8576	@ 0x2180
 8101354:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 8101358:	6809      	ldr	r1, [r1, #0]
 810135a:	3108      	adds	r1, #8
    	  sprintf(array, "T %.1f, H %.1f, P %.1f, T %.1f; Y %.1f, P %.1f, R %.1f\r\n",
 810135c:	e9d1 4500 	ldrd	r4, r5, [r1]
				  data[0], data[1], data[2]);
 8101360:	f507 5106 	add.w	r1, r7, #8576	@ 0x2180
 8101364:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 8101368:	6809      	ldr	r1, [r1, #0]
 810136a:	3110      	adds	r1, #16
    	  sprintf(array, "T %.1f, H %.1f, P %.1f, T %.1f; Y %.1f, P %.1f, R %.1f\r\n",
 810136c:	e9d1 8900 	ldrd	r8, r9, [r1]
 8101370:	f107 0020 	add.w	r0, r7, #32
 8101374:	3814      	subs	r0, #20
 8101376:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 810137a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 810137e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8101382:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 8101386:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 810138a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810138e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8101392:	f507 5306 	add.w	r3, r7, #8576	@ 0x2180
 8101396:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 810139a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810139e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 81013a2:	e9cd ab00 	strd	sl, fp, [sp]
 81013a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 81013aa:	4941      	ldr	r1, [pc, #260]	@ (81014b0 <main+0x3bc>)
 81013ac:	f00b fb50 	bl	810ca50 <siprintf>

    	  printf("Data\r\n");
 81013b0:	4840      	ldr	r0, [pc, #256]	@ (81014b4 <main+0x3c0>)
 81013b2:	f00b fb45 	bl	810ca40 <puts>
    	  printf(array);
 81013b6:	f107 0320 	add.w	r3, r7, #32
 81013ba:	3b14      	subs	r3, #20
 81013bc:	4618      	mov	r0, r3
 81013be:	f00b fad7 	bl	810c970 <iprintf>

          // EBYTE Module
    	  HAL_UART_Transmit(&huart2, array, strlen(array), 100);
 81013c2:	f107 0320 	add.w	r3, r7, #32
 81013c6:	3b14      	subs	r3, #20
 81013c8:	4618      	mov	r0, r3
 81013ca:	f7fe ffe9 	bl	81003a0 <strlen>
 81013ce:	4603      	mov	r3, r0
 81013d0:	b29a      	uxth	r2, r3
 81013d2:	f107 0120 	add.w	r1, r7, #32
 81013d6:	3914      	subs	r1, #20
 81013d8:	2364      	movs	r3, #100	@ 0x64
 81013da:	4837      	ldr	r0, [pc, #220]	@ (81014b8 <main+0x3c4>)
 81013dc:	f005 f907 	bl	81065ee <HAL_UART_Transmit>
    	  HAL_Delay(1000);
 81013e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 81013e4:	f000 fe9c 	bl	8102120 <HAL_Delay>
    	  printf("Sent\r\n");
 81013e8:	4834      	ldr	r0, [pc, #208]	@ (81014bc <main+0x3c8>)
 81013ea:	f00b fb29 	bl	810ca40 <puts>

    	  /* Write data on SD Card*/
    	  if (counterSD < max_counterSD)
 81013ee:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 81013f2:	f103 0314 	add.w	r3, r3, #20
 81013f6:	681a      	ldr	r2, [r3, #0]
 81013f8:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 81013fc:	f103 030c 	add.w	r3, r3, #12
 8101400:	681b      	ldr	r3, [r3, #0]
 8101402:	429a      	cmp	r2, r3
 8101404:	da09      	bge.n	810141a <main+0x326>
    	  {
        	  f_puts(array, &fil);
 8101406:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 810140a:	3a28      	subs	r2, #40	@ 0x28
 810140c:	f107 0320 	add.w	r3, r7, #32
 8101410:	3b14      	subs	r3, #20
 8101412:	4611      	mov	r1, r2
 8101414:	4618      	mov	r0, r3
 8101416:	f009 f9d2 	bl	810a7be <f_puts>
    	  }

    	  counter = 0;
 810141a:	f04f 0300 	mov.w	r3, #0
 810141e:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 8101422:	f102 0210 	add.w	r2, r2, #16
 8101426:	6013      	str	r3, [r2, #0]
    	  counterSD ++;
 8101428:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 810142c:	f103 0314 	add.w	r3, r3, #20
 8101430:	681b      	ldr	r3, [r3, #0]
 8101432:	3301      	adds	r3, #1
 8101434:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 8101438:	f102 0214 	add.w	r2, r2, #20
 810143c:	6013      	str	r3, [r2, #0]
      }

      if (counterSD == max_counterSD)
 810143e:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 8101442:	f103 0314 	add.w	r3, r3, #20
 8101446:	681a      	ldr	r2, [r3, #0]
 8101448:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 810144c:	f103 030c 	add.w	r3, r3, #12
 8101450:	681b      	ldr	r3, [r3, #0]
 8101452:	429a      	cmp	r2, r3
 8101454:	d10b      	bne.n	810146e <main+0x37a>
      {
    	  fres = f_close(&fil);
 8101456:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 810145a:	3b28      	subs	r3, #40	@ 0x28
 810145c:	4618      	mov	r0, r3
 810145e:	f009 f90d 	bl	810a67c <f_close>
 8101462:	4603      	mov	r3, r0
 8101464:	f507 5207 	add.w	r2, r7, #8640	@ 0x21c0
 8101468:	f102 0207 	add.w	r2, r2, #7
 810146c:	7013      	strb	r3, [r2, #0]
      }

      counter++;
 810146e:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 8101472:	f103 0310 	add.w	r3, r3, #16
 8101476:	edd3 7a00 	vldr	s15, [r3]
 810147a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810147e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8101482:	f507 5307 	add.w	r3, r7, #8640	@ 0x21c0
 8101486:	f103 0310 	add.w	r3, r3, #16
 810148a:	edc3 7a00 	vstr	s15, [r3]
  {
 810148e:	e6e3      	b.n	8101258 <main+0x164>
 8101490:	58026400 	.word	0x58026400
 8101494:	1000026c 	.word	0x1000026c
 8101498:	100002c0 	.word	0x100002c0
 810149c:	10000314 	.word	0x10000314
 81014a0:	0810f7d0 	.word	0x0810f7d0
 81014a4:	0810f7d4 	.word	0x0810f7d4
 81014a8:	0810f7dc 	.word	0x0810f7dc
 81014ac:	0810f7e8 	.word	0x0810f7e8
 81014b0:	0810f7f0 	.word	0x0810f7f0
 81014b4:	0810f82c 	.word	0x0810f82c
 81014b8:	100003f0 	.word	0x100003f0
 81014bc:	0810f834 	.word	0x0810f834

081014c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 81014c0:	b580      	push	{r7, lr}
 81014c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 81014c4:	4b1b      	ldr	r3, [pc, #108]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014c6:	4a1c      	ldr	r2, [pc, #112]	@ (8101538 <MX_I2C1_Init+0x78>)
 81014c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 81014ca:	4b1a      	ldr	r3, [pc, #104]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014cc:	4a1b      	ldr	r2, [pc, #108]	@ (810153c <MX_I2C1_Init+0x7c>)
 81014ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 81014d0:	4b18      	ldr	r3, [pc, #96]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014d2:	2200      	movs	r2, #0
 81014d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81014d6:	4b17      	ldr	r3, [pc, #92]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014d8:	2201      	movs	r2, #1
 81014da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81014dc:	4b15      	ldr	r3, [pc, #84]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014de:	2200      	movs	r2, #0
 81014e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 81014e2:	4b14      	ldr	r3, [pc, #80]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014e4:	2200      	movs	r2, #0
 81014e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81014e8:	4b12      	ldr	r3, [pc, #72]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014ea:	2200      	movs	r2, #0
 81014ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81014ee:	4b11      	ldr	r3, [pc, #68]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014f0:	2200      	movs	r2, #0
 81014f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81014f4:	4b0f      	ldr	r3, [pc, #60]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014f6:	2200      	movs	r2, #0
 81014f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 81014fa:	480e      	ldr	r0, [pc, #56]	@ (8101534 <MX_I2C1_Init+0x74>)
 81014fc:	f001 f914 	bl	8102728 <HAL_I2C_Init>
 8101500:	4603      	mov	r3, r0
 8101502:	2b00      	cmp	r3, #0
 8101504:	d001      	beq.n	810150a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101506:	f000 f9ed 	bl	81018e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 810150a:	2100      	movs	r1, #0
 810150c:	4809      	ldr	r0, [pc, #36]	@ (8101534 <MX_I2C1_Init+0x74>)
 810150e:	f001 ffc9 	bl	81034a4 <HAL_I2CEx_ConfigAnalogFilter>
 8101512:	4603      	mov	r3, r0
 8101514:	2b00      	cmp	r3, #0
 8101516:	d001      	beq.n	810151c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101518:	f000 f9e4 	bl	81018e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 810151c:	2100      	movs	r1, #0
 810151e:	4805      	ldr	r0, [pc, #20]	@ (8101534 <MX_I2C1_Init+0x74>)
 8101520:	f002 f80b 	bl	810353a <HAL_I2CEx_ConfigDigitalFilter>
 8101524:	4603      	mov	r3, r0
 8101526:	2b00      	cmp	r3, #0
 8101528:	d001      	beq.n	810152e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 810152a:	f000 f9db 	bl	81018e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 810152e:	bf00      	nop
 8101530:	bd80      	pop	{r7, pc}
 8101532:	bf00      	nop
 8101534:	1000026c 	.word	0x1000026c
 8101538:	40005400 	.word	0x40005400
 810153c:	00707cbb 	.word	0x00707cbb

08101540 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8101540:	b580      	push	{r7, lr}
 8101542:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8101544:	4b1b      	ldr	r3, [pc, #108]	@ (81015b4 <MX_I2C2_Init+0x74>)
 8101546:	4a1c      	ldr	r2, [pc, #112]	@ (81015b8 <MX_I2C2_Init+0x78>)
 8101548:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 810154a:	4b1a      	ldr	r3, [pc, #104]	@ (81015b4 <MX_I2C2_Init+0x74>)
 810154c:	4a1b      	ldr	r2, [pc, #108]	@ (81015bc <MX_I2C2_Init+0x7c>)
 810154e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8101550:	4b18      	ldr	r3, [pc, #96]	@ (81015b4 <MX_I2C2_Init+0x74>)
 8101552:	2200      	movs	r2, #0
 8101554:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101556:	4b17      	ldr	r3, [pc, #92]	@ (81015b4 <MX_I2C2_Init+0x74>)
 8101558:	2201      	movs	r2, #1
 810155a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 810155c:	4b15      	ldr	r3, [pc, #84]	@ (81015b4 <MX_I2C2_Init+0x74>)
 810155e:	2200      	movs	r2, #0
 8101560:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8101562:	4b14      	ldr	r3, [pc, #80]	@ (81015b4 <MX_I2C2_Init+0x74>)
 8101564:	2200      	movs	r2, #0
 8101566:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101568:	4b12      	ldr	r3, [pc, #72]	@ (81015b4 <MX_I2C2_Init+0x74>)
 810156a:	2200      	movs	r2, #0
 810156c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810156e:	4b11      	ldr	r3, [pc, #68]	@ (81015b4 <MX_I2C2_Init+0x74>)
 8101570:	2200      	movs	r2, #0
 8101572:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101574:	4b0f      	ldr	r3, [pc, #60]	@ (81015b4 <MX_I2C2_Init+0x74>)
 8101576:	2200      	movs	r2, #0
 8101578:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 810157a:	480e      	ldr	r0, [pc, #56]	@ (81015b4 <MX_I2C2_Init+0x74>)
 810157c:	f001 f8d4 	bl	8102728 <HAL_I2C_Init>
 8101580:	4603      	mov	r3, r0
 8101582:	2b00      	cmp	r3, #0
 8101584:	d001      	beq.n	810158a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8101586:	f000 f9ad 	bl	81018e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 810158a:	2100      	movs	r1, #0
 810158c:	4809      	ldr	r0, [pc, #36]	@ (81015b4 <MX_I2C2_Init+0x74>)
 810158e:	f001 ff89 	bl	81034a4 <HAL_I2CEx_ConfigAnalogFilter>
 8101592:	4603      	mov	r3, r0
 8101594:	2b00      	cmp	r3, #0
 8101596:	d001      	beq.n	810159c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8101598:	f000 f9a4 	bl	81018e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 810159c:	2100      	movs	r1, #0
 810159e:	4805      	ldr	r0, [pc, #20]	@ (81015b4 <MX_I2C2_Init+0x74>)
 81015a0:	f001 ffcb 	bl	810353a <HAL_I2CEx_ConfigDigitalFilter>
 81015a4:	4603      	mov	r3, r0
 81015a6:	2b00      	cmp	r3, #0
 81015a8:	d001      	beq.n	81015ae <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 81015aa:	f000 f99b 	bl	81018e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 81015ae:	bf00      	nop
 81015b0:	bd80      	pop	{r7, pc}
 81015b2:	bf00      	nop
 81015b4:	100002c0 	.word	0x100002c0
 81015b8:	40005800 	.word	0x40005800
 81015bc:	00707cbb 	.word	0x00707cbb

081015c0 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 81015c0:	b580      	push	{r7, lr}
 81015c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 81015c4:	4b1b      	ldr	r3, [pc, #108]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015c6:	4a1c      	ldr	r2, [pc, #112]	@ (8101638 <MX_I2C4_Init+0x78>)
 81015c8:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00707CBB;
 81015ca:	4b1a      	ldr	r3, [pc, #104]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015cc:	4a1b      	ldr	r2, [pc, #108]	@ (810163c <MX_I2C4_Init+0x7c>)
 81015ce:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 81015d0:	4b18      	ldr	r3, [pc, #96]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015d2:	2200      	movs	r2, #0
 81015d4:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81015d6:	4b17      	ldr	r3, [pc, #92]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015d8:	2201      	movs	r2, #1
 81015da:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81015dc:	4b15      	ldr	r3, [pc, #84]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015de:	2200      	movs	r2, #0
 81015e0:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 81015e2:	4b14      	ldr	r3, [pc, #80]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015e4:	2200      	movs	r2, #0
 81015e6:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81015e8:	4b12      	ldr	r3, [pc, #72]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015ea:	2200      	movs	r2, #0
 81015ec:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81015ee:	4b11      	ldr	r3, [pc, #68]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015f0:	2200      	movs	r2, #0
 81015f2:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015f6:	2200      	movs	r2, #0
 81015f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 81015fa:	480e      	ldr	r0, [pc, #56]	@ (8101634 <MX_I2C4_Init+0x74>)
 81015fc:	f001 f894 	bl	8102728 <HAL_I2C_Init>
 8101600:	4603      	mov	r3, r0
 8101602:	2b00      	cmp	r3, #0
 8101604:	d001      	beq.n	810160a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8101606:	f000 f96d 	bl	81018e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 810160a:	2100      	movs	r1, #0
 810160c:	4809      	ldr	r0, [pc, #36]	@ (8101634 <MX_I2C4_Init+0x74>)
 810160e:	f001 ff49 	bl	81034a4 <HAL_I2CEx_ConfigAnalogFilter>
 8101612:	4603      	mov	r3, r0
 8101614:	2b00      	cmp	r3, #0
 8101616:	d001      	beq.n	810161c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8101618:	f000 f964 	bl	81018e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 810161c:	2100      	movs	r1, #0
 810161e:	4805      	ldr	r0, [pc, #20]	@ (8101634 <MX_I2C4_Init+0x74>)
 8101620:	f001 ff8b 	bl	810353a <HAL_I2CEx_ConfigDigitalFilter>
 8101624:	4603      	mov	r3, r0
 8101626:	2b00      	cmp	r3, #0
 8101628:	d001      	beq.n	810162e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 810162a:	f000 f95b 	bl	81018e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 810162e:	bf00      	nop
 8101630:	bd80      	pop	{r7, pc}
 8101632:	bf00      	nop
 8101634:	10000314 	.word	0x10000314
 8101638:	58001c00 	.word	0x58001c00
 810163c:	00707cbb 	.word	0x00707cbb

08101640 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8101640:	b580      	push	{r7, lr}
 8101642:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8101644:	4b27      	ldr	r3, [pc, #156]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101646:	4a28      	ldr	r2, [pc, #160]	@ (81016e8 <MX_SPI1_Init+0xa8>)
 8101648:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 810164a:	4b26      	ldr	r3, [pc, #152]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 810164c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8101650:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8101652:	4b24      	ldr	r3, [pc, #144]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101654:	2200      	movs	r2, #0
 8101656:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8101658:	4b22      	ldr	r3, [pc, #136]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 810165a:	2207      	movs	r2, #7
 810165c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 810165e:	4b21      	ldr	r3, [pc, #132]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101660:	2200      	movs	r2, #0
 8101662:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8101664:	4b1f      	ldr	r3, [pc, #124]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101666:	2200      	movs	r2, #0
 8101668:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 810166a:	4b1e      	ldr	r3, [pc, #120]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 810166c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8101670:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8101672:	4b1c      	ldr	r3, [pc, #112]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101674:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8101678:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 810167a:	4b1a      	ldr	r3, [pc, #104]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 810167c:	2200      	movs	r2, #0
 810167e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8101680:	4b18      	ldr	r3, [pc, #96]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101682:	2200      	movs	r2, #0
 8101684:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101686:	4b17      	ldr	r3, [pc, #92]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101688:	2200      	movs	r2, #0
 810168a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 810168c:	4b15      	ldr	r3, [pc, #84]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 810168e:	2200      	movs	r2, #0
 8101690:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101692:	4b14      	ldr	r3, [pc, #80]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 8101694:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8101698:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 810169a:	4b12      	ldr	r3, [pc, #72]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 810169c:	2200      	movs	r2, #0
 810169e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81016a0:	4b10      	ldr	r3, [pc, #64]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016a2:	2200      	movs	r2, #0
 81016a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81016a6:	4b0f      	ldr	r3, [pc, #60]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016a8:	2200      	movs	r2, #0
 81016aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81016ac:	4b0d      	ldr	r3, [pc, #52]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016ae:	2200      	movs	r2, #0
 81016b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81016b2:	4b0c      	ldr	r3, [pc, #48]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016b4:	2200      	movs	r2, #0
 81016b6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81016b8:	4b0a      	ldr	r3, [pc, #40]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016ba:	2200      	movs	r2, #0
 81016bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81016be:	4b09      	ldr	r3, [pc, #36]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016c0:	2200      	movs	r2, #0
 81016c2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 81016c4:	4b07      	ldr	r3, [pc, #28]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016c6:	2200      	movs	r2, #0
 81016c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81016ca:	4b06      	ldr	r3, [pc, #24]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016cc:	2200      	movs	r2, #0
 81016ce:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 81016d0:	4804      	ldr	r0, [pc, #16]	@ (81016e4 <MX_SPI1_Init+0xa4>)
 81016d2:	f004 f80b 	bl	81056ec <HAL_SPI_Init>
 81016d6:	4603      	mov	r3, r0
 81016d8:	2b00      	cmp	r3, #0
 81016da:	d001      	beq.n	81016e0 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 81016dc:	f000 f902 	bl	81018e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 81016e0:	bf00      	nop
 81016e2:	bd80      	pop	{r7, pc}
 81016e4:	10000368 	.word	0x10000368
 81016e8:	40013000 	.word	0x40013000

081016ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 81016ec:	b580      	push	{r7, lr}
 81016ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 81016f0:	4b22      	ldr	r3, [pc, #136]	@ (810177c <MX_USART2_UART_Init+0x90>)
 81016f2:	4a23      	ldr	r2, [pc, #140]	@ (8101780 <MX_USART2_UART_Init+0x94>)
 81016f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 81016f6:	4b21      	ldr	r3, [pc, #132]	@ (810177c <MX_USART2_UART_Init+0x90>)
 81016f8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 81016fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 81016fe:	4b1f      	ldr	r3, [pc, #124]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101700:	2200      	movs	r2, #0
 8101702:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8101704:	4b1d      	ldr	r3, [pc, #116]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101706:	2200      	movs	r2, #0
 8101708:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 810170a:	4b1c      	ldr	r3, [pc, #112]	@ (810177c <MX_USART2_UART_Init+0x90>)
 810170c:	2200      	movs	r2, #0
 810170e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8101710:	4b1a      	ldr	r3, [pc, #104]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101712:	220c      	movs	r2, #12
 8101714:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101716:	4b19      	ldr	r3, [pc, #100]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101718:	2200      	movs	r2, #0
 810171a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 810171c:	4b17      	ldr	r3, [pc, #92]	@ (810177c <MX_USART2_UART_Init+0x90>)
 810171e:	2200      	movs	r2, #0
 8101720:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101722:	4b16      	ldr	r3, [pc, #88]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101724:	2200      	movs	r2, #0
 8101726:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101728:	4b14      	ldr	r3, [pc, #80]	@ (810177c <MX_USART2_UART_Init+0x90>)
 810172a:	2200      	movs	r2, #0
 810172c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810172e:	4b13      	ldr	r3, [pc, #76]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101730:	2200      	movs	r2, #0
 8101732:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8101734:	4811      	ldr	r0, [pc, #68]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101736:	f004 ff0a 	bl	810654e <HAL_UART_Init>
 810173a:	4603      	mov	r3, r0
 810173c:	2b00      	cmp	r3, #0
 810173e:	d001      	beq.n	8101744 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8101740:	f000 f8d0 	bl	81018e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101744:	2100      	movs	r1, #0
 8101746:	480d      	ldr	r0, [pc, #52]	@ (810177c <MX_USART2_UART_Init+0x90>)
 8101748:	f005 ffa0 	bl	810768c <HAL_UARTEx_SetTxFifoThreshold>
 810174c:	4603      	mov	r3, r0
 810174e:	2b00      	cmp	r3, #0
 8101750:	d001      	beq.n	8101756 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8101752:	f000 f8c7 	bl	81018e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101756:	2100      	movs	r1, #0
 8101758:	4808      	ldr	r0, [pc, #32]	@ (810177c <MX_USART2_UART_Init+0x90>)
 810175a:	f005 ffd5 	bl	8107708 <HAL_UARTEx_SetRxFifoThreshold>
 810175e:	4603      	mov	r3, r0
 8101760:	2b00      	cmp	r3, #0
 8101762:	d001      	beq.n	8101768 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8101764:	f000 f8be 	bl	81018e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8101768:	4804      	ldr	r0, [pc, #16]	@ (810177c <MX_USART2_UART_Init+0x90>)
 810176a:	f005 ff56 	bl	810761a <HAL_UARTEx_DisableFifoMode>
 810176e:	4603      	mov	r3, r0
 8101770:	2b00      	cmp	r3, #0
 8101772:	d001      	beq.n	8101778 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8101774:	f000 f8b6 	bl	81018e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8101778:	bf00      	nop
 810177a:	bd80      	pop	{r7, pc}
 810177c:	100003f0 	.word	0x100003f0
 8101780:	40004400 	.word	0x40004400

08101784 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8101784:	b580      	push	{r7, lr}
 8101786:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101788:	4b22      	ldr	r3, [pc, #136]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 810178a:	4a23      	ldr	r2, [pc, #140]	@ (8101818 <MX_USART3_UART_Init+0x94>)
 810178c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 810178e:	4b21      	ldr	r3, [pc, #132]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 8101790:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8101794:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101796:	4b1f      	ldr	r3, [pc, #124]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 8101798:	2200      	movs	r2, #0
 810179a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 810179c:	4b1d      	ldr	r3, [pc, #116]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 810179e:	2200      	movs	r2, #0
 81017a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 81017a2:	4b1c      	ldr	r3, [pc, #112]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017a4:	2200      	movs	r2, #0
 81017a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 81017a8:	4b1a      	ldr	r3, [pc, #104]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017aa:	220c      	movs	r2, #12
 81017ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 81017ae:	4b19      	ldr	r3, [pc, #100]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017b0:	2200      	movs	r2, #0
 81017b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 81017b4:	4b17      	ldr	r3, [pc, #92]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017b6:	2200      	movs	r2, #0
 81017b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81017ba:	4b16      	ldr	r3, [pc, #88]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017bc:	2200      	movs	r2, #0
 81017be:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 81017c0:	4b14      	ldr	r3, [pc, #80]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017c2:	2200      	movs	r2, #0
 81017c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81017c6:	4b13      	ldr	r3, [pc, #76]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017c8:	2200      	movs	r2, #0
 81017ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 81017cc:	4811      	ldr	r0, [pc, #68]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017ce:	f004 febe 	bl	810654e <HAL_UART_Init>
 81017d2:	4603      	mov	r3, r0
 81017d4:	2b00      	cmp	r3, #0
 81017d6:	d001      	beq.n	81017dc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 81017d8:	f000 f884 	bl	81018e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 81017dc:	2100      	movs	r1, #0
 81017de:	480d      	ldr	r0, [pc, #52]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017e0:	f005 ff54 	bl	810768c <HAL_UARTEx_SetTxFifoThreshold>
 81017e4:	4603      	mov	r3, r0
 81017e6:	2b00      	cmp	r3, #0
 81017e8:	d001      	beq.n	81017ee <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 81017ea:	f000 f87b 	bl	81018e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81017ee:	2100      	movs	r1, #0
 81017f0:	4808      	ldr	r0, [pc, #32]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 81017f2:	f005 ff89 	bl	8107708 <HAL_UARTEx_SetRxFifoThreshold>
 81017f6:	4603      	mov	r3, r0
 81017f8:	2b00      	cmp	r3, #0
 81017fa:	d001      	beq.n	8101800 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81017fc:	f000 f872 	bl	81018e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101800:	4804      	ldr	r0, [pc, #16]	@ (8101814 <MX_USART3_UART_Init+0x90>)
 8101802:	f005 ff0a 	bl	810761a <HAL_UARTEx_DisableFifoMode>
 8101806:	4603      	mov	r3, r0
 8101808:	2b00      	cmp	r3, #0
 810180a:	d001      	beq.n	8101810 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 810180c:	f000 f86a 	bl	81018e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101810:	bf00      	nop
 8101812:	bd80      	pop	{r7, pc}
 8101814:	10000484 	.word	0x10000484
 8101818:	40004800 	.word	0x40004800

0810181c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 810181c:	b580      	push	{r7, lr}
 810181e:	b08a      	sub	sp, #40	@ 0x28
 8101820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101822:	f107 0314 	add.w	r3, r7, #20
 8101826:	2200      	movs	r2, #0
 8101828:	601a      	str	r2, [r3, #0]
 810182a:	605a      	str	r2, [r3, #4]
 810182c:	609a      	str	r2, [r3, #8]
 810182e:	60da      	str	r2, [r3, #12]
 8101830:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101832:	4b2a      	ldr	r3, [pc, #168]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101838:	4a28      	ldr	r2, [pc, #160]	@ (81018dc <MX_GPIO_Init+0xc0>)
 810183a:	f043 0301 	orr.w	r3, r3, #1
 810183e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101842:	4b26      	ldr	r3, [pc, #152]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101848:	f003 0301 	and.w	r3, r3, #1
 810184c:	613b      	str	r3, [r7, #16]
 810184e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8101850:	4b22      	ldr	r3, [pc, #136]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101856:	4a21      	ldr	r2, [pc, #132]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101858:	f043 0320 	orr.w	r3, r3, #32
 810185c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101860:	4b1e      	ldr	r3, [pc, #120]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101862:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101866:	f003 0320 	and.w	r3, r3, #32
 810186a:	60fb      	str	r3, [r7, #12]
 810186c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810186e:	4b1b      	ldr	r3, [pc, #108]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101874:	4a19      	ldr	r2, [pc, #100]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101876:	f043 0302 	orr.w	r3, r3, #2
 810187a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810187e:	4b17      	ldr	r3, [pc, #92]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101880:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101884:	f003 0302 	and.w	r3, r3, #2
 8101888:	60bb      	str	r3, [r7, #8]
 810188a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 810188c:	4b13      	ldr	r3, [pc, #76]	@ (81018dc <MX_GPIO_Init+0xc0>)
 810188e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101892:	4a12      	ldr	r2, [pc, #72]	@ (81018dc <MX_GPIO_Init+0xc0>)
 8101894:	f043 0308 	orr.w	r3, r3, #8
 8101898:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810189c:	4b0f      	ldr	r3, [pc, #60]	@ (81018dc <MX_GPIO_Init+0xc0>)
 810189e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81018a2:	f003 0308 	and.w	r3, r3, #8
 81018a6:	607b      	str	r3, [r7, #4]
 81018a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 81018aa:	2201      	movs	r2, #1
 81018ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 81018b0:	480b      	ldr	r0, [pc, #44]	@ (81018e0 <MX_GPIO_Init+0xc4>)
 81018b2:	f000 ff0d 	bl	81026d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 81018b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81018ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81018bc:	2301      	movs	r3, #1
 81018be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81018c0:	2300      	movs	r3, #0
 81018c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 81018c4:	2301      	movs	r3, #1
 81018c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 81018c8:	f107 0314 	add.w	r3, r7, #20
 81018cc:	4619      	mov	r1, r3
 81018ce:	4804      	ldr	r0, [pc, #16]	@ (81018e0 <MX_GPIO_Init+0xc4>)
 81018d0:	f000 fd4e 	bl	8102370 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 81018d4:	bf00      	nop
 81018d6:	3728      	adds	r7, #40	@ 0x28
 81018d8:	46bd      	mov	sp, r7
 81018da:	bd80      	pop	{r7, pc}
 81018dc:	58024400 	.word	0x58024400
 81018e0:	58020400 	.word	0x58020400

081018e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81018e4:	b480      	push	{r7}
 81018e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81018e8:	b672      	cpsid	i
}
 81018ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81018ec:	bf00      	nop
 81018ee:	e7fd      	b.n	81018ec <Error_Handler+0x8>

081018f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81018f0:	b480      	push	{r7}
 81018f2:	b083      	sub	sp, #12
 81018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8101920 <HAL_MspInit+0x30>)
 81018f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81018fc:	4a08      	ldr	r2, [pc, #32]	@ (8101920 <HAL_MspInit+0x30>)
 81018fe:	f043 0302 	orr.w	r3, r3, #2
 8101902:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101906:	4b06      	ldr	r3, [pc, #24]	@ (8101920 <HAL_MspInit+0x30>)
 8101908:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810190c:	f003 0302 	and.w	r3, r3, #2
 8101910:	607b      	str	r3, [r7, #4]
 8101912:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101914:	bf00      	nop
 8101916:	370c      	adds	r7, #12
 8101918:	46bd      	mov	sp, r7
 810191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810191e:	4770      	bx	lr
 8101920:	58024400 	.word	0x58024400

08101924 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8101924:	b580      	push	{r7, lr}
 8101926:	b0be      	sub	sp, #248	@ 0xf8
 8101928:	af00      	add	r7, sp, #0
 810192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810192c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101930:	2200      	movs	r2, #0
 8101932:	601a      	str	r2, [r3, #0]
 8101934:	605a      	str	r2, [r3, #4]
 8101936:	609a      	str	r2, [r3, #8]
 8101938:	60da      	str	r2, [r3, #12]
 810193a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810193c:	f107 0320 	add.w	r3, r7, #32
 8101940:	22c0      	movs	r2, #192	@ 0xc0
 8101942:	2100      	movs	r1, #0
 8101944:	4618      	mov	r0, r3
 8101946:	f00b f97b 	bl	810cc40 <memset>
  if(hi2c->Instance==I2C1)
 810194a:	687b      	ldr	r3, [r7, #4]
 810194c:	681b      	ldr	r3, [r3, #0]
 810194e:	4a73      	ldr	r2, [pc, #460]	@ (8101b1c <HAL_I2C_MspInit+0x1f8>)
 8101950:	4293      	cmp	r3, r2
 8101952:	d146      	bne.n	81019e2 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8101954:	f04f 0208 	mov.w	r2, #8
 8101958:	f04f 0300 	mov.w	r3, #0
 810195c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8101960:	2300      	movs	r3, #0
 8101962:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101966:	f107 0320 	add.w	r3, r7, #32
 810196a:	4618      	mov	r0, r3
 810196c:	f002 f892 	bl	8103a94 <HAL_RCCEx_PeriphCLKConfig>
 8101970:	4603      	mov	r3, r0
 8101972:	2b00      	cmp	r3, #0
 8101974:	d001      	beq.n	810197a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8101976:	f7ff ffb5 	bl	81018e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810197a:	4b69      	ldr	r3, [pc, #420]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 810197c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101980:	4a67      	ldr	r2, [pc, #412]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101982:	f043 0302 	orr.w	r3, r3, #2
 8101986:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810198a:	4b65      	ldr	r3, [pc, #404]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 810198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101990:	f003 0302 	and.w	r3, r3, #2
 8101994:	61fb      	str	r3, [r7, #28]
 8101996:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8101998:	23c0      	movs	r3, #192	@ 0xc0
 810199a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810199e:	2312      	movs	r3, #18
 81019a0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019a4:	2300      	movs	r3, #0
 81019a6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019aa:	2300      	movs	r3, #0
 81019ac:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 81019b0:	2304      	movs	r3, #4
 81019b2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81019b6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 81019ba:	4619      	mov	r1, r3
 81019bc:	4859      	ldr	r0, [pc, #356]	@ (8101b24 <HAL_I2C_MspInit+0x200>)
 81019be:	f000 fcd7 	bl	8102370 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 81019c2:	4b57      	ldr	r3, [pc, #348]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 81019c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81019c8:	4a55      	ldr	r2, [pc, #340]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 81019ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 81019ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81019d2:	4b53      	ldr	r3, [pc, #332]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 81019d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81019d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81019dc:	61bb      	str	r3, [r7, #24]
 81019de:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 81019e0:	e098      	b.n	8101b14 <HAL_I2C_MspInit+0x1f0>
  else if(hi2c->Instance==I2C2)
 81019e2:	687b      	ldr	r3, [r7, #4]
 81019e4:	681b      	ldr	r3, [r3, #0]
 81019e6:	4a50      	ldr	r2, [pc, #320]	@ (8101b28 <HAL_I2C_MspInit+0x204>)
 81019e8:	4293      	cmp	r3, r2
 81019ea:	d147      	bne.n	8101a7c <HAL_I2C_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 81019ec:	f04f 0208 	mov.w	r2, #8
 81019f0:	f04f 0300 	mov.w	r3, #0
 81019f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 81019f8:	2300      	movs	r3, #0
 81019fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81019fe:	f107 0320 	add.w	r3, r7, #32
 8101a02:	4618      	mov	r0, r3
 8101a04:	f002 f846 	bl	8103a94 <HAL_RCCEx_PeriphCLKConfig>
 8101a08:	4603      	mov	r3, r0
 8101a0a:	2b00      	cmp	r3, #0
 8101a0c:	d001      	beq.n	8101a12 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8101a0e:	f7ff ff69 	bl	81018e4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101a12:	4b43      	ldr	r3, [pc, #268]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101a18:	4a41      	ldr	r2, [pc, #260]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101a1a:	f043 0302 	orr.w	r3, r3, #2
 8101a1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101a22:	4b3f      	ldr	r3, [pc, #252]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101a28:	f003 0302 	and.w	r3, r3, #2
 8101a2c:	617b      	str	r3, [r7, #20]
 8101a2e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8101a30:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8101a34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8101a38:	2312      	movs	r3, #18
 8101a3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a3e:	2300      	movs	r3, #0
 8101a40:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a44:	2300      	movs	r3, #0
 8101a46:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8101a4a:	2304      	movs	r3, #4
 8101a4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101a50:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101a54:	4619      	mov	r1, r3
 8101a56:	4833      	ldr	r0, [pc, #204]	@ (8101b24 <HAL_I2C_MspInit+0x200>)
 8101a58:	f000 fc8a 	bl	8102370 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8101a5c:	4b30      	ldr	r3, [pc, #192]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101a5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101a62:	4a2f      	ldr	r2, [pc, #188]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101a64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8101a68:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101a6c:	4b2c      	ldr	r3, [pc, #176]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101a6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8101a76:	613b      	str	r3, [r7, #16]
 8101a78:	693b      	ldr	r3, [r7, #16]
}
 8101a7a:	e04b      	b.n	8101b14 <HAL_I2C_MspInit+0x1f0>
  else if(hi2c->Instance==I2C4)
 8101a7c:	687b      	ldr	r3, [r7, #4]
 8101a7e:	681b      	ldr	r3, [r3, #0]
 8101a80:	4a2a      	ldr	r2, [pc, #168]	@ (8101b2c <HAL_I2C_MspInit+0x208>)
 8101a82:	4293      	cmp	r3, r2
 8101a84:	d146      	bne.n	8101b14 <HAL_I2C_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8101a86:	f04f 0210 	mov.w	r2, #16
 8101a8a:	f04f 0300 	mov.w	r3, #0
 8101a8e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8101a92:	2300      	movs	r3, #0
 8101a94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101a98:	f107 0320 	add.w	r3, r7, #32
 8101a9c:	4618      	mov	r0, r3
 8101a9e:	f001 fff9 	bl	8103a94 <HAL_RCCEx_PeriphCLKConfig>
 8101aa2:	4603      	mov	r3, r0
 8101aa4:	2b00      	cmp	r3, #0
 8101aa6:	d001      	beq.n	8101aac <HAL_I2C_MspInit+0x188>
      Error_Handler();
 8101aa8:	f7ff ff1c 	bl	81018e4 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101aac:	4b1c      	ldr	r3, [pc, #112]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101ab4:	f043 0320 	orr.w	r3, r3, #32
 8101ab8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101abc:	4b18      	ldr	r3, [pc, #96]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101ac2:	f003 0320 	and.w	r3, r3, #32
 8101ac6:	60fb      	str	r3, [r7, #12]
 8101ac8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8101aca:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8101ace:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8101ad2:	2312      	movs	r3, #18
 8101ad4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ad8:	2300      	movs	r3, #0
 8101ada:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ade:	2300      	movs	r3, #0
 8101ae0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8101ae4:	2304      	movs	r3, #4
 8101ae6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101aea:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101aee:	4619      	mov	r1, r3
 8101af0:	480f      	ldr	r0, [pc, #60]	@ (8101b30 <HAL_I2C_MspInit+0x20c>)
 8101af2:	f000 fc3d 	bl	8102370 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8101af6:	4b0a      	ldr	r3, [pc, #40]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101af8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101afc:	4a08      	ldr	r2, [pc, #32]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8101b02:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101b06:	4b06      	ldr	r3, [pc, #24]	@ (8101b20 <HAL_I2C_MspInit+0x1fc>)
 8101b08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8101b10:	60bb      	str	r3, [r7, #8]
 8101b12:	68bb      	ldr	r3, [r7, #8]
}
 8101b14:	bf00      	nop
 8101b16:	37f8      	adds	r7, #248	@ 0xf8
 8101b18:	46bd      	mov	sp, r7
 8101b1a:	bd80      	pop	{r7, pc}
 8101b1c:	40005400 	.word	0x40005400
 8101b20:	58024400 	.word	0x58024400
 8101b24:	58020400 	.word	0x58020400
 8101b28:	40005800 	.word	0x40005800
 8101b2c:	58001c00 	.word	0x58001c00
 8101b30:	58021400 	.word	0x58021400

08101b34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8101b34:	b580      	push	{r7, lr}
 8101b36:	b0ba      	sub	sp, #232	@ 0xe8
 8101b38:	af00      	add	r7, sp, #0
 8101b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101b3c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101b40:	2200      	movs	r2, #0
 8101b42:	601a      	str	r2, [r3, #0]
 8101b44:	605a      	str	r2, [r3, #4]
 8101b46:	609a      	str	r2, [r3, #8]
 8101b48:	60da      	str	r2, [r3, #12]
 8101b4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101b4c:	f107 0310 	add.w	r3, r7, #16
 8101b50:	22c0      	movs	r2, #192	@ 0xc0
 8101b52:	2100      	movs	r1, #0
 8101b54:	4618      	mov	r0, r3
 8101b56:	f00b f873 	bl	810cc40 <memset>
  if(hspi->Instance==SPI1)
 8101b5a:	687b      	ldr	r3, [r7, #4]
 8101b5c:	681b      	ldr	r3, [r3, #0]
 8101b5e:	4a26      	ldr	r2, [pc, #152]	@ (8101bf8 <HAL_SPI_MspInit+0xc4>)
 8101b60:	4293      	cmp	r3, r2
 8101b62:	d144      	bne.n	8101bee <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8101b64:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8101b68:	f04f 0300 	mov.w	r3, #0
 8101b6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8101b70:	2300      	movs	r3, #0
 8101b72:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101b74:	f107 0310 	add.w	r3, r7, #16
 8101b78:	4618      	mov	r0, r3
 8101b7a:	f001 ff8b 	bl	8103a94 <HAL_RCCEx_PeriphCLKConfig>
 8101b7e:	4603      	mov	r3, r0
 8101b80:	2b00      	cmp	r3, #0
 8101b82:	d001      	beq.n	8101b88 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8101b84:	f7ff feae 	bl	81018e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8101b88:	4b1c      	ldr	r3, [pc, #112]	@ (8101bfc <HAL_SPI_MspInit+0xc8>)
 8101b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8101bfc <HAL_SPI_MspInit+0xc8>)
 8101b90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8101b94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8101b98:	4b18      	ldr	r3, [pc, #96]	@ (8101bfc <HAL_SPI_MspInit+0xc8>)
 8101b9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101b9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8101ba2:	60fb      	str	r3, [r7, #12]
 8101ba4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101ba6:	4b15      	ldr	r3, [pc, #84]	@ (8101bfc <HAL_SPI_MspInit+0xc8>)
 8101ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101bac:	4a13      	ldr	r2, [pc, #76]	@ (8101bfc <HAL_SPI_MspInit+0xc8>)
 8101bae:	f043 0301 	orr.w	r3, r3, #1
 8101bb2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101bb6:	4b11      	ldr	r3, [pc, #68]	@ (8101bfc <HAL_SPI_MspInit+0xc8>)
 8101bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101bbc:	f003 0301 	and.w	r3, r3, #1
 8101bc0:	60bb      	str	r3, [r7, #8]
 8101bc2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8101bc4:	23e0      	movs	r3, #224	@ 0xe0
 8101bc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101bca:	2302      	movs	r3, #2
 8101bcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bd0:	2300      	movs	r3, #0
 8101bd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101bd6:	2300      	movs	r3, #0
 8101bd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101bdc:	2305      	movs	r3, #5
 8101bde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101be2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101be6:	4619      	mov	r1, r3
 8101be8:	4805      	ldr	r0, [pc, #20]	@ (8101c00 <HAL_SPI_MspInit+0xcc>)
 8101bea:	f000 fbc1 	bl	8102370 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8101bee:	bf00      	nop
 8101bf0:	37e8      	adds	r7, #232	@ 0xe8
 8101bf2:	46bd      	mov	sp, r7
 8101bf4:	bd80      	pop	{r7, pc}
 8101bf6:	bf00      	nop
 8101bf8:	40013000 	.word	0x40013000
 8101bfc:	58024400 	.word	0x58024400
 8101c00:	58020000 	.word	0x58020000

08101c04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8101c04:	b580      	push	{r7, lr}
 8101c06:	b0bc      	sub	sp, #240	@ 0xf0
 8101c08:	af00      	add	r7, sp, #0
 8101c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101c0c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101c10:	2200      	movs	r2, #0
 8101c12:	601a      	str	r2, [r3, #0]
 8101c14:	605a      	str	r2, [r3, #4]
 8101c16:	609a      	str	r2, [r3, #8]
 8101c18:	60da      	str	r2, [r3, #12]
 8101c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101c1c:	f107 0318 	add.w	r3, r7, #24
 8101c20:	22c0      	movs	r2, #192	@ 0xc0
 8101c22:	2100      	movs	r1, #0
 8101c24:	4618      	mov	r0, r3
 8101c26:	f00b f80b 	bl	810cc40 <memset>
  if(huart->Instance==USART2)
 8101c2a:	687b      	ldr	r3, [r7, #4]
 8101c2c:	681b      	ldr	r3, [r3, #0]
 8101c2e:	4a4d      	ldr	r2, [pc, #308]	@ (8101d64 <HAL_UART_MspInit+0x160>)
 8101c30:	4293      	cmp	r3, r2
 8101c32:	d146      	bne.n	8101cc2 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8101c34:	f04f 0202 	mov.w	r2, #2
 8101c38:	f04f 0300 	mov.w	r3, #0
 8101c3c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101c40:	2300      	movs	r3, #0
 8101c42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101c46:	f107 0318 	add.w	r3, r7, #24
 8101c4a:	4618      	mov	r0, r3
 8101c4c:	f001 ff22 	bl	8103a94 <HAL_RCCEx_PeriphCLKConfig>
 8101c50:	4603      	mov	r3, r0
 8101c52:	2b00      	cmp	r3, #0
 8101c54:	d001      	beq.n	8101c5a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8101c56:	f7ff fe45 	bl	81018e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8101c5a:	4b43      	ldr	r3, [pc, #268]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101c5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101c60:	4a41      	ldr	r2, [pc, #260]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101c66:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101c6a:	4b3f      	ldr	r3, [pc, #252]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101c6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8101c74:	617b      	str	r3, [r7, #20]
 8101c76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101c78:	4b3b      	ldr	r3, [pc, #236]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101c7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101c7e:	4a3a      	ldr	r2, [pc, #232]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101c80:	f043 0301 	orr.w	r3, r3, #1
 8101c84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101c88:	4b37      	ldr	r3, [pc, #220]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101c8e:	f003 0301 	and.w	r3, r3, #1
 8101c92:	613b      	str	r3, [r7, #16]
 8101c94:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8101c96:	230c      	movs	r3, #12
 8101c98:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101c9c:	2302      	movs	r3, #2
 8101c9e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ca2:	2300      	movs	r3, #0
 8101ca4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ca8:	2300      	movs	r3, #0
 8101caa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8101cae:	2307      	movs	r3, #7
 8101cb0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101cb4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101cb8:	4619      	mov	r1, r3
 8101cba:	482c      	ldr	r0, [pc, #176]	@ (8101d6c <HAL_UART_MspInit+0x168>)
 8101cbc:	f000 fb58 	bl	8102370 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8101cc0:	e04b      	b.n	8101d5a <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 8101cc2:	687b      	ldr	r3, [r7, #4]
 8101cc4:	681b      	ldr	r3, [r3, #0]
 8101cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8101d70 <HAL_UART_MspInit+0x16c>)
 8101cc8:	4293      	cmp	r3, r2
 8101cca:	d146      	bne.n	8101d5a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101ccc:	f04f 0202 	mov.w	r2, #2
 8101cd0:	f04f 0300 	mov.w	r3, #0
 8101cd4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101cd8:	2300      	movs	r3, #0
 8101cda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101cde:	f107 0318 	add.w	r3, r7, #24
 8101ce2:	4618      	mov	r0, r3
 8101ce4:	f001 fed6 	bl	8103a94 <HAL_RCCEx_PeriphCLKConfig>
 8101ce8:	4603      	mov	r3, r0
 8101cea:	2b00      	cmp	r3, #0
 8101cec:	d001      	beq.n	8101cf2 <HAL_UART_MspInit+0xee>
      Error_Handler();
 8101cee:	f7ff fdf9 	bl	81018e4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8101cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101cf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101cfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8101cfe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101d02:	4b19      	ldr	r3, [pc, #100]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101d04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101d08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8101d0c:	60fb      	str	r3, [r7, #12]
 8101d0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101d10:	4b15      	ldr	r3, [pc, #84]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101d16:	4a14      	ldr	r2, [pc, #80]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101d18:	f043 0308 	orr.w	r3, r3, #8
 8101d1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101d20:	4b11      	ldr	r3, [pc, #68]	@ (8101d68 <HAL_UART_MspInit+0x164>)
 8101d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101d26:	f003 0308 	and.w	r3, r3, #8
 8101d2a:	60bb      	str	r3, [r7, #8]
 8101d2c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8101d2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8101d32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101d36:	2302      	movs	r3, #2
 8101d38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101d3c:	2300      	movs	r3, #0
 8101d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101d42:	2300      	movs	r3, #0
 8101d44:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101d48:	2307      	movs	r3, #7
 8101d4a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101d4e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101d52:	4619      	mov	r1, r3
 8101d54:	4807      	ldr	r0, [pc, #28]	@ (8101d74 <HAL_UART_MspInit+0x170>)
 8101d56:	f000 fb0b 	bl	8102370 <HAL_GPIO_Init>
}
 8101d5a:	bf00      	nop
 8101d5c:	37f0      	adds	r7, #240	@ 0xf0
 8101d5e:	46bd      	mov	sp, r7
 8101d60:	bd80      	pop	{r7, pc}
 8101d62:	bf00      	nop
 8101d64:	40004400 	.word	0x40004400
 8101d68:	58024400 	.word	0x58024400
 8101d6c:	58020000 	.word	0x58020000
 8101d70:	40004800 	.word	0x40004800
 8101d74:	58020c00 	.word	0x58020c00

08101d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101d78:	b480      	push	{r7}
 8101d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8101d7c:	bf00      	nop
 8101d7e:	e7fd      	b.n	8101d7c <NMI_Handler+0x4>

08101d80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101d80:	b480      	push	{r7}
 8101d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101d84:	bf00      	nop
 8101d86:	e7fd      	b.n	8101d84 <HardFault_Handler+0x4>

08101d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101d88:	b480      	push	{r7}
 8101d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101d8c:	bf00      	nop
 8101d8e:	e7fd      	b.n	8101d8c <MemManage_Handler+0x4>

08101d90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101d90:	b480      	push	{r7}
 8101d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101d94:	bf00      	nop
 8101d96:	e7fd      	b.n	8101d94 <BusFault_Handler+0x4>

08101d98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101d98:	b480      	push	{r7}
 8101d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101d9c:	bf00      	nop
 8101d9e:	e7fd      	b.n	8101d9c <UsageFault_Handler+0x4>

08101da0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101da0:	b480      	push	{r7}
 8101da2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101da4:	bf00      	nop
 8101da6:	46bd      	mov	sp, r7
 8101da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dac:	4770      	bx	lr

08101dae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101dae:	b480      	push	{r7}
 8101db0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101db2:	bf00      	nop
 8101db4:	46bd      	mov	sp, r7
 8101db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dba:	4770      	bx	lr

08101dbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101dbc:	b480      	push	{r7}
 8101dbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101dc0:	bf00      	nop
 8101dc2:	46bd      	mov	sp, r7
 8101dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dc8:	4770      	bx	lr
	...

08101dcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101dcc:	b580      	push	{r7, lr}
 8101dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	if (Timer1 > 0)
 8101dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8101e04 <SysTick_Handler+0x38>)
 8101dd2:	781b      	ldrb	r3, [r3, #0]
 8101dd4:	2b00      	cmp	r3, #0
 8101dd6:	d005      	beq.n	8101de4 <SysTick_Handler+0x18>
	{
		Timer1--;
 8101dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8101e04 <SysTick_Handler+0x38>)
 8101dda:	781b      	ldrb	r3, [r3, #0]
 8101ddc:	3b01      	subs	r3, #1
 8101dde:	b2da      	uxtb	r2, r3
 8101de0:	4b08      	ldr	r3, [pc, #32]	@ (8101e04 <SysTick_Handler+0x38>)
 8101de2:	701a      	strb	r2, [r3, #0]
	}
	if (Timer2 > 0)
 8101de4:	4b08      	ldr	r3, [pc, #32]	@ (8101e08 <SysTick_Handler+0x3c>)
 8101de6:	781b      	ldrb	r3, [r3, #0]
 8101de8:	2b00      	cmp	r3, #0
 8101dea:	d005      	beq.n	8101df8 <SysTick_Handler+0x2c>
	{
		Timer2--;
 8101dec:	4b06      	ldr	r3, [pc, #24]	@ (8101e08 <SysTick_Handler+0x3c>)
 8101dee:	781b      	ldrb	r3, [r3, #0]
 8101df0:	3b01      	subs	r3, #1
 8101df2:	b2da      	uxtb	r2, r3
 8101df4:	4b04      	ldr	r3, [pc, #16]	@ (8101e08 <SysTick_Handler+0x3c>)
 8101df6:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101df8:	f000 f972 	bl	81020e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8101dfc:	f000 fa97 	bl	810232e <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8101e00:	bf00      	nop
 8101e02:	bd80      	pop	{r7, pc}
 8101e04:	10000800 	.word	0x10000800
 8101e08:	10000802 	.word	0x10000802

08101e0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101e0c:	b480      	push	{r7}
 8101e0e:	af00      	add	r7, sp, #0
  return 1;
 8101e10:	2301      	movs	r3, #1
}
 8101e12:	4618      	mov	r0, r3
 8101e14:	46bd      	mov	sp, r7
 8101e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e1a:	4770      	bx	lr

08101e1c <_kill>:

int _kill(int pid, int sig)
{
 8101e1c:	b580      	push	{r7, lr}
 8101e1e:	b082      	sub	sp, #8
 8101e20:	af00      	add	r7, sp, #0
 8101e22:	6078      	str	r0, [r7, #4]
 8101e24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8101e26:	f00a ff5d 	bl	810cce4 <__errno>
 8101e2a:	4603      	mov	r3, r0
 8101e2c:	2216      	movs	r2, #22
 8101e2e:	601a      	str	r2, [r3, #0]
  return -1;
 8101e30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101e34:	4618      	mov	r0, r3
 8101e36:	3708      	adds	r7, #8
 8101e38:	46bd      	mov	sp, r7
 8101e3a:	bd80      	pop	{r7, pc}

08101e3c <_exit>:

void _exit (int status)
{
 8101e3c:	b580      	push	{r7, lr}
 8101e3e:	b082      	sub	sp, #8
 8101e40:	af00      	add	r7, sp, #0
 8101e42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8101e44:	f04f 31ff 	mov.w	r1, #4294967295
 8101e48:	6878      	ldr	r0, [r7, #4]
 8101e4a:	f7ff ffe7 	bl	8101e1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8101e4e:	bf00      	nop
 8101e50:	e7fd      	b.n	8101e4e <_exit+0x12>

08101e52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101e52:	b580      	push	{r7, lr}
 8101e54:	b086      	sub	sp, #24
 8101e56:	af00      	add	r7, sp, #0
 8101e58:	60f8      	str	r0, [r7, #12]
 8101e5a:	60b9      	str	r1, [r7, #8]
 8101e5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101e5e:	2300      	movs	r3, #0
 8101e60:	617b      	str	r3, [r7, #20]
 8101e62:	e00a      	b.n	8101e7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8101e64:	f3af 8000 	nop.w
 8101e68:	4601      	mov	r1, r0
 8101e6a:	68bb      	ldr	r3, [r7, #8]
 8101e6c:	1c5a      	adds	r2, r3, #1
 8101e6e:	60ba      	str	r2, [r7, #8]
 8101e70:	b2ca      	uxtb	r2, r1
 8101e72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101e74:	697b      	ldr	r3, [r7, #20]
 8101e76:	3301      	adds	r3, #1
 8101e78:	617b      	str	r3, [r7, #20]
 8101e7a:	697a      	ldr	r2, [r7, #20]
 8101e7c:	687b      	ldr	r3, [r7, #4]
 8101e7e:	429a      	cmp	r2, r3
 8101e80:	dbf0      	blt.n	8101e64 <_read+0x12>
  }

  return len;
 8101e82:	687b      	ldr	r3, [r7, #4]
}
 8101e84:	4618      	mov	r0, r3
 8101e86:	3718      	adds	r7, #24
 8101e88:	46bd      	mov	sp, r7
 8101e8a:	bd80      	pop	{r7, pc}

08101e8c <_close>:
  }
  return len;
}

int _close(int file)
{
 8101e8c:	b480      	push	{r7}
 8101e8e:	b083      	sub	sp, #12
 8101e90:	af00      	add	r7, sp, #0
 8101e92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8101e94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101e98:	4618      	mov	r0, r3
 8101e9a:	370c      	adds	r7, #12
 8101e9c:	46bd      	mov	sp, r7
 8101e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ea2:	4770      	bx	lr

08101ea4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101ea4:	b480      	push	{r7}
 8101ea6:	b083      	sub	sp, #12
 8101ea8:	af00      	add	r7, sp, #0
 8101eaa:	6078      	str	r0, [r7, #4]
 8101eac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8101eae:	683b      	ldr	r3, [r7, #0]
 8101eb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8101eb4:	605a      	str	r2, [r3, #4]
  return 0;
 8101eb6:	2300      	movs	r3, #0
}
 8101eb8:	4618      	mov	r0, r3
 8101eba:	370c      	adds	r7, #12
 8101ebc:	46bd      	mov	sp, r7
 8101ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ec2:	4770      	bx	lr

08101ec4 <_isatty>:

int _isatty(int file)
{
 8101ec4:	b480      	push	{r7}
 8101ec6:	b083      	sub	sp, #12
 8101ec8:	af00      	add	r7, sp, #0
 8101eca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8101ecc:	2301      	movs	r3, #1
}
 8101ece:	4618      	mov	r0, r3
 8101ed0:	370c      	adds	r7, #12
 8101ed2:	46bd      	mov	sp, r7
 8101ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ed8:	4770      	bx	lr

08101eda <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101eda:	b480      	push	{r7}
 8101edc:	b085      	sub	sp, #20
 8101ede:	af00      	add	r7, sp, #0
 8101ee0:	60f8      	str	r0, [r7, #12]
 8101ee2:	60b9      	str	r1, [r7, #8]
 8101ee4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8101ee6:	2300      	movs	r3, #0
}
 8101ee8:	4618      	mov	r0, r3
 8101eea:	3714      	adds	r7, #20
 8101eec:	46bd      	mov	sp, r7
 8101eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ef2:	4770      	bx	lr

08101ef4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101ef4:	b580      	push	{r7, lr}
 8101ef6:	b086      	sub	sp, #24
 8101ef8:	af00      	add	r7, sp, #0
 8101efa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101efc:	4a14      	ldr	r2, [pc, #80]	@ (8101f50 <_sbrk+0x5c>)
 8101efe:	4b15      	ldr	r3, [pc, #84]	@ (8101f54 <_sbrk+0x60>)
 8101f00:	1ad3      	subs	r3, r2, r3
 8101f02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101f04:	697b      	ldr	r3, [r7, #20]
 8101f06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101f08:	4b13      	ldr	r3, [pc, #76]	@ (8101f58 <_sbrk+0x64>)
 8101f0a:	681b      	ldr	r3, [r3, #0]
 8101f0c:	2b00      	cmp	r3, #0
 8101f0e:	d102      	bne.n	8101f16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101f10:	4b11      	ldr	r3, [pc, #68]	@ (8101f58 <_sbrk+0x64>)
 8101f12:	4a12      	ldr	r2, [pc, #72]	@ (8101f5c <_sbrk+0x68>)
 8101f14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101f16:	4b10      	ldr	r3, [pc, #64]	@ (8101f58 <_sbrk+0x64>)
 8101f18:	681a      	ldr	r2, [r3, #0]
 8101f1a:	687b      	ldr	r3, [r7, #4]
 8101f1c:	4413      	add	r3, r2
 8101f1e:	693a      	ldr	r2, [r7, #16]
 8101f20:	429a      	cmp	r2, r3
 8101f22:	d207      	bcs.n	8101f34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101f24:	f00a fede 	bl	810cce4 <__errno>
 8101f28:	4603      	mov	r3, r0
 8101f2a:	220c      	movs	r2, #12
 8101f2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8101f32:	e009      	b.n	8101f48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101f34:	4b08      	ldr	r3, [pc, #32]	@ (8101f58 <_sbrk+0x64>)
 8101f36:	681b      	ldr	r3, [r3, #0]
 8101f38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101f3a:	4b07      	ldr	r3, [pc, #28]	@ (8101f58 <_sbrk+0x64>)
 8101f3c:	681a      	ldr	r2, [r3, #0]
 8101f3e:	687b      	ldr	r3, [r7, #4]
 8101f40:	4413      	add	r3, r2
 8101f42:	4a05      	ldr	r2, [pc, #20]	@ (8101f58 <_sbrk+0x64>)
 8101f44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101f46:	68fb      	ldr	r3, [r7, #12]
}
 8101f48:	4618      	mov	r0, r3
 8101f4a:	3718      	adds	r7, #24
 8101f4c:	46bd      	mov	sp, r7
 8101f4e:	bd80      	pop	{r7, pc}
 8101f50:	10048000 	.word	0x10048000
 8101f54:	00000400 	.word	0x00000400
 8101f58:	10000518 	.word	0x10000518
 8101f5c:	10000958 	.word	0x10000958

08101f60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101f60:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8101f9c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8101f64:	f7ff f898 	bl	8101098 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8101f68:	f7ff f87e 	bl	8101068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101f6c:	480c      	ldr	r0, [pc, #48]	@ (8101fa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101f6e:	490d      	ldr	r1, [pc, #52]	@ (8101fa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101f70:	4a0d      	ldr	r2, [pc, #52]	@ (8101fa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101f74:	e002      	b.n	8101f7c <LoopCopyDataInit>

08101f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101f7a:	3304      	adds	r3, #4

08101f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101f80:	d3f9      	bcc.n	8101f76 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101f82:	4a0a      	ldr	r2, [pc, #40]	@ (8101fac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101f84:	4c0a      	ldr	r4, [pc, #40]	@ (8101fb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8101f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101f88:	e001      	b.n	8101f8e <LoopFillZerobss>

08101f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101f8c:	3204      	adds	r2, #4

08101f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101f90:	d3fb      	bcc.n	8101f8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101f92:	f00a fead 	bl	810ccf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101f96:	f7ff f8ad 	bl	81010f4 <main>
  bx  lr
 8101f9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101f9c:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101fa0:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101fa4:	10000250 	.word	0x10000250
  ldr r2, =_sidata
 8101fa8:	081102d8 	.word	0x081102d8
  ldr r2, =_sbss
 8101fac:	10000250 	.word	0x10000250
  ldr r4, =_ebss
 8101fb0:	10000954 	.word	0x10000954

08101fb4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101fb4:	e7fe      	b.n	8101fb4 <ADC3_IRQHandler>
	...

08101fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101fb8:	b580      	push	{r7, lr}
 8101fba:	b082      	sub	sp, #8
 8101fbc:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101fbe:	4b28      	ldr	r3, [pc, #160]	@ (8102060 <HAL_Init+0xa8>)
 8101fc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101fc4:	4a26      	ldr	r2, [pc, #152]	@ (8102060 <HAL_Init+0xa8>)
 8101fc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8101fca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101fce:	4b24      	ldr	r3, [pc, #144]	@ (8102060 <HAL_Init+0xa8>)
 8101fd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101fd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8101fd8:	603b      	str	r3, [r7, #0]
 8101fda:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101fdc:	4b21      	ldr	r3, [pc, #132]	@ (8102064 <HAL_Init+0xac>)
 8101fde:	681b      	ldr	r3, [r3, #0]
 8101fe0:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8101fe4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101fe8:	4a1e      	ldr	r2, [pc, #120]	@ (8102064 <HAL_Init+0xac>)
 8101fea:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8101fee:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8102064 <HAL_Init+0xac>)
 8101ff2:	681b      	ldr	r3, [r3, #0]
 8101ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8102064 <HAL_Init+0xac>)
 8101ff6:	f043 0301 	orr.w	r3, r3, #1
 8101ffa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101ffc:	2003      	movs	r0, #3
 8101ffe:	f000 f965 	bl	81022cc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102002:	f001 fb6f 	bl	81036e4 <HAL_RCC_GetSysClockFreq>
 8102006:	4602      	mov	r2, r0
 8102008:	4b15      	ldr	r3, [pc, #84]	@ (8102060 <HAL_Init+0xa8>)
 810200a:	699b      	ldr	r3, [r3, #24]
 810200c:	0a1b      	lsrs	r3, r3, #8
 810200e:	f003 030f 	and.w	r3, r3, #15
 8102012:	4915      	ldr	r1, [pc, #84]	@ (8102068 <HAL_Init+0xb0>)
 8102014:	5ccb      	ldrb	r3, [r1, r3]
 8102016:	f003 031f 	and.w	r3, r3, #31
 810201a:	fa22 f303 	lsr.w	r3, r2, r3
 810201e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102020:	4b0f      	ldr	r3, [pc, #60]	@ (8102060 <HAL_Init+0xa8>)
 8102022:	699b      	ldr	r3, [r3, #24]
 8102024:	f003 030f 	and.w	r3, r3, #15
 8102028:	4a0f      	ldr	r2, [pc, #60]	@ (8102068 <HAL_Init+0xb0>)
 810202a:	5cd3      	ldrb	r3, [r2, r3]
 810202c:	f003 031f 	and.w	r3, r3, #31
 8102030:	687a      	ldr	r2, [r7, #4]
 8102032:	fa22 f303 	lsr.w	r3, r2, r3
 8102036:	4a0d      	ldr	r2, [pc, #52]	@ (810206c <HAL_Init+0xb4>)
 8102038:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810203a:	4b0c      	ldr	r3, [pc, #48]	@ (810206c <HAL_Init+0xb4>)
 810203c:	681b      	ldr	r3, [r3, #0]
 810203e:	4a0c      	ldr	r2, [pc, #48]	@ (8102070 <HAL_Init+0xb8>)
 8102040:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102042:	2000      	movs	r0, #0
 8102044:	f000 f816 	bl	8102074 <HAL_InitTick>
 8102048:	4603      	mov	r3, r0
 810204a:	2b00      	cmp	r3, #0
 810204c:	d001      	beq.n	8102052 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810204e:	2301      	movs	r3, #1
 8102050:	e002      	b.n	8102058 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8102052:	f7ff fc4d 	bl	81018f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102056:	2300      	movs	r3, #0
}
 8102058:	4618      	mov	r0, r3
 810205a:	3708      	adds	r7, #8
 810205c:	46bd      	mov	sp, r7
 810205e:	bd80      	pop	{r7, pc}
 8102060:	58024400 	.word	0x58024400
 8102064:	40024400 	.word	0x40024400
 8102068:	0810fa74 	.word	0x0810fa74
 810206c:	10000004 	.word	0x10000004
 8102070:	10000000 	.word	0x10000000

08102074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102074:	b580      	push	{r7, lr}
 8102076:	b082      	sub	sp, #8
 8102078:	af00      	add	r7, sp, #0
 810207a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 810207c:	4b15      	ldr	r3, [pc, #84]	@ (81020d4 <HAL_InitTick+0x60>)
 810207e:	781b      	ldrb	r3, [r3, #0]
 8102080:	2b00      	cmp	r3, #0
 8102082:	d101      	bne.n	8102088 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102084:	2301      	movs	r3, #1
 8102086:	e021      	b.n	81020cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102088:	4b13      	ldr	r3, [pc, #76]	@ (81020d8 <HAL_InitTick+0x64>)
 810208a:	681a      	ldr	r2, [r3, #0]
 810208c:	4b11      	ldr	r3, [pc, #68]	@ (81020d4 <HAL_InitTick+0x60>)
 810208e:	781b      	ldrb	r3, [r3, #0]
 8102090:	4619      	mov	r1, r3
 8102092:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8102096:	fbb3 f3f1 	udiv	r3, r3, r1
 810209a:	fbb2 f3f3 	udiv	r3, r2, r3
 810209e:	4618      	mov	r0, r3
 81020a0:	f000 f939 	bl	8102316 <HAL_SYSTICK_Config>
 81020a4:	4603      	mov	r3, r0
 81020a6:	2b00      	cmp	r3, #0
 81020a8:	d001      	beq.n	81020ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81020aa:	2301      	movs	r3, #1
 81020ac:	e00e      	b.n	81020cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81020ae:	687b      	ldr	r3, [r7, #4]
 81020b0:	2b0f      	cmp	r3, #15
 81020b2:	d80a      	bhi.n	81020ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81020b4:	2200      	movs	r2, #0
 81020b6:	6879      	ldr	r1, [r7, #4]
 81020b8:	f04f 30ff 	mov.w	r0, #4294967295
 81020bc:	f000 f911 	bl	81022e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81020c0:	4a06      	ldr	r2, [pc, #24]	@ (81020dc <HAL_InitTick+0x68>)
 81020c2:	687b      	ldr	r3, [r7, #4]
 81020c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81020c6:	2300      	movs	r3, #0
 81020c8:	e000      	b.n	81020cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 81020ca:	2301      	movs	r3, #1
}
 81020cc:	4618      	mov	r0, r3
 81020ce:	3708      	adds	r7, #8
 81020d0:	46bd      	mov	sp, r7
 81020d2:	bd80      	pop	{r7, pc}
 81020d4:	1000000c 	.word	0x1000000c
 81020d8:	10000000 	.word	0x10000000
 81020dc:	10000008 	.word	0x10000008

081020e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81020e0:	b480      	push	{r7}
 81020e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81020e4:	4b06      	ldr	r3, [pc, #24]	@ (8102100 <HAL_IncTick+0x20>)
 81020e6:	781b      	ldrb	r3, [r3, #0]
 81020e8:	461a      	mov	r2, r3
 81020ea:	4b06      	ldr	r3, [pc, #24]	@ (8102104 <HAL_IncTick+0x24>)
 81020ec:	681b      	ldr	r3, [r3, #0]
 81020ee:	4413      	add	r3, r2
 81020f0:	4a04      	ldr	r2, [pc, #16]	@ (8102104 <HAL_IncTick+0x24>)
 81020f2:	6013      	str	r3, [r2, #0]
}
 81020f4:	bf00      	nop
 81020f6:	46bd      	mov	sp, r7
 81020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020fc:	4770      	bx	lr
 81020fe:	bf00      	nop
 8102100:	1000000c 	.word	0x1000000c
 8102104:	1000051c 	.word	0x1000051c

08102108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102108:	b480      	push	{r7}
 810210a:	af00      	add	r7, sp, #0
  return uwTick;
 810210c:	4b03      	ldr	r3, [pc, #12]	@ (810211c <HAL_GetTick+0x14>)
 810210e:	681b      	ldr	r3, [r3, #0]
}
 8102110:	4618      	mov	r0, r3
 8102112:	46bd      	mov	sp, r7
 8102114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102118:	4770      	bx	lr
 810211a:	bf00      	nop
 810211c:	1000051c 	.word	0x1000051c

08102120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102120:	b580      	push	{r7, lr}
 8102122:	b084      	sub	sp, #16
 8102124:	af00      	add	r7, sp, #0
 8102126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102128:	f7ff ffee 	bl	8102108 <HAL_GetTick>
 810212c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810212e:	687b      	ldr	r3, [r7, #4]
 8102130:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8102132:	68fb      	ldr	r3, [r7, #12]
 8102134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102138:	d005      	beq.n	8102146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810213a:	4b0a      	ldr	r3, [pc, #40]	@ (8102164 <HAL_Delay+0x44>)
 810213c:	781b      	ldrb	r3, [r3, #0]
 810213e:	461a      	mov	r2, r3
 8102140:	68fb      	ldr	r3, [r7, #12]
 8102142:	4413      	add	r3, r2
 8102144:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102146:	bf00      	nop
 8102148:	f7ff ffde 	bl	8102108 <HAL_GetTick>
 810214c:	4602      	mov	r2, r0
 810214e:	68bb      	ldr	r3, [r7, #8]
 8102150:	1ad3      	subs	r3, r2, r3
 8102152:	68fa      	ldr	r2, [r7, #12]
 8102154:	429a      	cmp	r2, r3
 8102156:	d8f7      	bhi.n	8102148 <HAL_Delay+0x28>
  {
  }
}
 8102158:	bf00      	nop
 810215a:	bf00      	nop
 810215c:	3710      	adds	r7, #16
 810215e:	46bd      	mov	sp, r7
 8102160:	bd80      	pop	{r7, pc}
 8102162:	bf00      	nop
 8102164:	1000000c 	.word	0x1000000c

08102168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102168:	b480      	push	{r7}
 810216a:	b085      	sub	sp, #20
 810216c:	af00      	add	r7, sp, #0
 810216e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102170:	687b      	ldr	r3, [r7, #4]
 8102172:	f003 0307 	and.w	r3, r3, #7
 8102176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102178:	4b0c      	ldr	r3, [pc, #48]	@ (81021ac <__NVIC_SetPriorityGrouping+0x44>)
 810217a:	68db      	ldr	r3, [r3, #12]
 810217c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810217e:	68ba      	ldr	r2, [r7, #8]
 8102180:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8102184:	4013      	ands	r3, r2
 8102186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102188:	68fb      	ldr	r3, [r7, #12]
 810218a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810218c:	68bb      	ldr	r3, [r7, #8]
 810218e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102190:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8102194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810219a:	4a04      	ldr	r2, [pc, #16]	@ (81021ac <__NVIC_SetPriorityGrouping+0x44>)
 810219c:	68bb      	ldr	r3, [r7, #8]
 810219e:	60d3      	str	r3, [r2, #12]
}
 81021a0:	bf00      	nop
 81021a2:	3714      	adds	r7, #20
 81021a4:	46bd      	mov	sp, r7
 81021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021aa:	4770      	bx	lr
 81021ac:	e000ed00 	.word	0xe000ed00

081021b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81021b0:	b480      	push	{r7}
 81021b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81021b4:	4b04      	ldr	r3, [pc, #16]	@ (81021c8 <__NVIC_GetPriorityGrouping+0x18>)
 81021b6:	68db      	ldr	r3, [r3, #12]
 81021b8:	0a1b      	lsrs	r3, r3, #8
 81021ba:	f003 0307 	and.w	r3, r3, #7
}
 81021be:	4618      	mov	r0, r3
 81021c0:	46bd      	mov	sp, r7
 81021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021c6:	4770      	bx	lr
 81021c8:	e000ed00 	.word	0xe000ed00

081021cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81021cc:	b480      	push	{r7}
 81021ce:	b083      	sub	sp, #12
 81021d0:	af00      	add	r7, sp, #0
 81021d2:	4603      	mov	r3, r0
 81021d4:	6039      	str	r1, [r7, #0]
 81021d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81021d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81021dc:	2b00      	cmp	r3, #0
 81021de:	db0a      	blt.n	81021f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81021e0:	683b      	ldr	r3, [r7, #0]
 81021e2:	b2da      	uxtb	r2, r3
 81021e4:	490c      	ldr	r1, [pc, #48]	@ (8102218 <__NVIC_SetPriority+0x4c>)
 81021e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81021ea:	0112      	lsls	r2, r2, #4
 81021ec:	b2d2      	uxtb	r2, r2
 81021ee:	440b      	add	r3, r1
 81021f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81021f4:	e00a      	b.n	810220c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81021f6:	683b      	ldr	r3, [r7, #0]
 81021f8:	b2da      	uxtb	r2, r3
 81021fa:	4908      	ldr	r1, [pc, #32]	@ (810221c <__NVIC_SetPriority+0x50>)
 81021fc:	88fb      	ldrh	r3, [r7, #6]
 81021fe:	f003 030f 	and.w	r3, r3, #15
 8102202:	3b04      	subs	r3, #4
 8102204:	0112      	lsls	r2, r2, #4
 8102206:	b2d2      	uxtb	r2, r2
 8102208:	440b      	add	r3, r1
 810220a:	761a      	strb	r2, [r3, #24]
}
 810220c:	bf00      	nop
 810220e:	370c      	adds	r7, #12
 8102210:	46bd      	mov	sp, r7
 8102212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102216:	4770      	bx	lr
 8102218:	e000e100 	.word	0xe000e100
 810221c:	e000ed00 	.word	0xe000ed00

08102220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102220:	b480      	push	{r7}
 8102222:	b089      	sub	sp, #36	@ 0x24
 8102224:	af00      	add	r7, sp, #0
 8102226:	60f8      	str	r0, [r7, #12]
 8102228:	60b9      	str	r1, [r7, #8]
 810222a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810222c:	68fb      	ldr	r3, [r7, #12]
 810222e:	f003 0307 	and.w	r3, r3, #7
 8102232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102234:	69fb      	ldr	r3, [r7, #28]
 8102236:	f1c3 0307 	rsb	r3, r3, #7
 810223a:	2b04      	cmp	r3, #4
 810223c:	bf28      	it	cs
 810223e:	2304      	movcs	r3, #4
 8102240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102242:	69fb      	ldr	r3, [r7, #28]
 8102244:	3304      	adds	r3, #4
 8102246:	2b06      	cmp	r3, #6
 8102248:	d902      	bls.n	8102250 <NVIC_EncodePriority+0x30>
 810224a:	69fb      	ldr	r3, [r7, #28]
 810224c:	3b03      	subs	r3, #3
 810224e:	e000      	b.n	8102252 <NVIC_EncodePriority+0x32>
 8102250:	2300      	movs	r3, #0
 8102252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102254:	f04f 32ff 	mov.w	r2, #4294967295
 8102258:	69bb      	ldr	r3, [r7, #24]
 810225a:	fa02 f303 	lsl.w	r3, r2, r3
 810225e:	43da      	mvns	r2, r3
 8102260:	68bb      	ldr	r3, [r7, #8]
 8102262:	401a      	ands	r2, r3
 8102264:	697b      	ldr	r3, [r7, #20]
 8102266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102268:	f04f 31ff 	mov.w	r1, #4294967295
 810226c:	697b      	ldr	r3, [r7, #20]
 810226e:	fa01 f303 	lsl.w	r3, r1, r3
 8102272:	43d9      	mvns	r1, r3
 8102274:	687b      	ldr	r3, [r7, #4]
 8102276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102278:	4313      	orrs	r3, r2
         );
}
 810227a:	4618      	mov	r0, r3
 810227c:	3724      	adds	r7, #36	@ 0x24
 810227e:	46bd      	mov	sp, r7
 8102280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102284:	4770      	bx	lr
	...

08102288 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8102288:	b580      	push	{r7, lr}
 810228a:	b082      	sub	sp, #8
 810228c:	af00      	add	r7, sp, #0
 810228e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8102290:	687b      	ldr	r3, [r7, #4]
 8102292:	3b01      	subs	r3, #1
 8102294:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8102298:	d301      	bcc.n	810229e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810229a:	2301      	movs	r3, #1
 810229c:	e00f      	b.n	81022be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810229e:	4a0a      	ldr	r2, [pc, #40]	@ (81022c8 <SysTick_Config+0x40>)
 81022a0:	687b      	ldr	r3, [r7, #4]
 81022a2:	3b01      	subs	r3, #1
 81022a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81022a6:	210f      	movs	r1, #15
 81022a8:	f04f 30ff 	mov.w	r0, #4294967295
 81022ac:	f7ff ff8e 	bl	81021cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81022b0:	4b05      	ldr	r3, [pc, #20]	@ (81022c8 <SysTick_Config+0x40>)
 81022b2:	2200      	movs	r2, #0
 81022b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81022b6:	4b04      	ldr	r3, [pc, #16]	@ (81022c8 <SysTick_Config+0x40>)
 81022b8:	2207      	movs	r2, #7
 81022ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81022bc:	2300      	movs	r3, #0
}
 81022be:	4618      	mov	r0, r3
 81022c0:	3708      	adds	r7, #8
 81022c2:	46bd      	mov	sp, r7
 81022c4:	bd80      	pop	{r7, pc}
 81022c6:	bf00      	nop
 81022c8:	e000e010 	.word	0xe000e010

081022cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81022cc:	b580      	push	{r7, lr}
 81022ce:	b082      	sub	sp, #8
 81022d0:	af00      	add	r7, sp, #0
 81022d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81022d4:	6878      	ldr	r0, [r7, #4]
 81022d6:	f7ff ff47 	bl	8102168 <__NVIC_SetPriorityGrouping>
}
 81022da:	bf00      	nop
 81022dc:	3708      	adds	r7, #8
 81022de:	46bd      	mov	sp, r7
 81022e0:	bd80      	pop	{r7, pc}

081022e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81022e2:	b580      	push	{r7, lr}
 81022e4:	b086      	sub	sp, #24
 81022e6:	af00      	add	r7, sp, #0
 81022e8:	4603      	mov	r3, r0
 81022ea:	60b9      	str	r1, [r7, #8]
 81022ec:	607a      	str	r2, [r7, #4]
 81022ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81022f0:	f7ff ff5e 	bl	81021b0 <__NVIC_GetPriorityGrouping>
 81022f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81022f6:	687a      	ldr	r2, [r7, #4]
 81022f8:	68b9      	ldr	r1, [r7, #8]
 81022fa:	6978      	ldr	r0, [r7, #20]
 81022fc:	f7ff ff90 	bl	8102220 <NVIC_EncodePriority>
 8102300:	4602      	mov	r2, r0
 8102302:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102306:	4611      	mov	r1, r2
 8102308:	4618      	mov	r0, r3
 810230a:	f7ff ff5f 	bl	81021cc <__NVIC_SetPriority>
}
 810230e:	bf00      	nop
 8102310:	3718      	adds	r7, #24
 8102312:	46bd      	mov	sp, r7
 8102314:	bd80      	pop	{r7, pc}

08102316 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8102316:	b580      	push	{r7, lr}
 8102318:	b082      	sub	sp, #8
 810231a:	af00      	add	r7, sp, #0
 810231c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810231e:	6878      	ldr	r0, [r7, #4]
 8102320:	f7ff ffb2 	bl	8102288 <SysTick_Config>
 8102324:	4603      	mov	r3, r0
}
 8102326:	4618      	mov	r0, r3
 8102328:	3708      	adds	r7, #8
 810232a:	46bd      	mov	sp, r7
 810232c:	bd80      	pop	{r7, pc}

0810232e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 810232e:	b580      	push	{r7, lr}
 8102330:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8102332:	f000 f802 	bl	810233a <HAL_SYSTICK_Callback>
}
 8102336:	bf00      	nop
 8102338:	bd80      	pop	{r7, pc}

0810233a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 810233a:	b480      	push	{r7}
 810233c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 810233e:	bf00      	nop
 8102340:	46bd      	mov	sp, r7
 8102342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102346:	4770      	bx	lr

08102348 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102348:	b480      	push	{r7}
 810234a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 810234c:	4b07      	ldr	r3, [pc, #28]	@ (810236c <HAL_GetCurrentCPUID+0x24>)
 810234e:	681b      	ldr	r3, [r3, #0]
 8102350:	091b      	lsrs	r3, r3, #4
 8102352:	f003 030f 	and.w	r3, r3, #15
 8102356:	2b07      	cmp	r3, #7
 8102358:	d101      	bne.n	810235e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810235a:	2303      	movs	r3, #3
 810235c:	e000      	b.n	8102360 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810235e:	2301      	movs	r3, #1
  }
}
 8102360:	4618      	mov	r0, r3
 8102362:	46bd      	mov	sp, r7
 8102364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102368:	4770      	bx	lr
 810236a:	bf00      	nop
 810236c:	e000ed00 	.word	0xe000ed00

08102370 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8102370:	b480      	push	{r7}
 8102372:	b089      	sub	sp, #36	@ 0x24
 8102374:	af00      	add	r7, sp, #0
 8102376:	6078      	str	r0, [r7, #4]
 8102378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810237a:	2300      	movs	r3, #0
 810237c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810237e:	4b89      	ldr	r3, [pc, #548]	@ (81025a4 <HAL_GPIO_Init+0x234>)
 8102380:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102382:	e194      	b.n	81026ae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102384:	683b      	ldr	r3, [r7, #0]
 8102386:	681a      	ldr	r2, [r3, #0]
 8102388:	2101      	movs	r1, #1
 810238a:	69fb      	ldr	r3, [r7, #28]
 810238c:	fa01 f303 	lsl.w	r3, r1, r3
 8102390:	4013      	ands	r3, r2
 8102392:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102394:	693b      	ldr	r3, [r7, #16]
 8102396:	2b00      	cmp	r3, #0
 8102398:	f000 8186 	beq.w	81026a8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810239c:	683b      	ldr	r3, [r7, #0]
 810239e:	685b      	ldr	r3, [r3, #4]
 81023a0:	f003 0303 	and.w	r3, r3, #3
 81023a4:	2b01      	cmp	r3, #1
 81023a6:	d005      	beq.n	81023b4 <HAL_GPIO_Init+0x44>
 81023a8:	683b      	ldr	r3, [r7, #0]
 81023aa:	685b      	ldr	r3, [r3, #4]
 81023ac:	f003 0303 	and.w	r3, r3, #3
 81023b0:	2b02      	cmp	r3, #2
 81023b2:	d130      	bne.n	8102416 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81023b4:	687b      	ldr	r3, [r7, #4]
 81023b6:	689b      	ldr	r3, [r3, #8]
 81023b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81023ba:	69fb      	ldr	r3, [r7, #28]
 81023bc:	005b      	lsls	r3, r3, #1
 81023be:	2203      	movs	r2, #3
 81023c0:	fa02 f303 	lsl.w	r3, r2, r3
 81023c4:	43db      	mvns	r3, r3
 81023c6:	69ba      	ldr	r2, [r7, #24]
 81023c8:	4013      	ands	r3, r2
 81023ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81023cc:	683b      	ldr	r3, [r7, #0]
 81023ce:	68da      	ldr	r2, [r3, #12]
 81023d0:	69fb      	ldr	r3, [r7, #28]
 81023d2:	005b      	lsls	r3, r3, #1
 81023d4:	fa02 f303 	lsl.w	r3, r2, r3
 81023d8:	69ba      	ldr	r2, [r7, #24]
 81023da:	4313      	orrs	r3, r2
 81023dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81023de:	687b      	ldr	r3, [r7, #4]
 81023e0:	69ba      	ldr	r2, [r7, #24]
 81023e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81023e4:	687b      	ldr	r3, [r7, #4]
 81023e6:	685b      	ldr	r3, [r3, #4]
 81023e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81023ea:	2201      	movs	r2, #1
 81023ec:	69fb      	ldr	r3, [r7, #28]
 81023ee:	fa02 f303 	lsl.w	r3, r2, r3
 81023f2:	43db      	mvns	r3, r3
 81023f4:	69ba      	ldr	r2, [r7, #24]
 81023f6:	4013      	ands	r3, r2
 81023f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81023fa:	683b      	ldr	r3, [r7, #0]
 81023fc:	685b      	ldr	r3, [r3, #4]
 81023fe:	091b      	lsrs	r3, r3, #4
 8102400:	f003 0201 	and.w	r2, r3, #1
 8102404:	69fb      	ldr	r3, [r7, #28]
 8102406:	fa02 f303 	lsl.w	r3, r2, r3
 810240a:	69ba      	ldr	r2, [r7, #24]
 810240c:	4313      	orrs	r3, r2
 810240e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102410:	687b      	ldr	r3, [r7, #4]
 8102412:	69ba      	ldr	r2, [r7, #24]
 8102414:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8102416:	683b      	ldr	r3, [r7, #0]
 8102418:	685b      	ldr	r3, [r3, #4]
 810241a:	f003 0303 	and.w	r3, r3, #3
 810241e:	2b03      	cmp	r3, #3
 8102420:	d017      	beq.n	8102452 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8102422:	687b      	ldr	r3, [r7, #4]
 8102424:	68db      	ldr	r3, [r3, #12]
 8102426:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102428:	69fb      	ldr	r3, [r7, #28]
 810242a:	005b      	lsls	r3, r3, #1
 810242c:	2203      	movs	r2, #3
 810242e:	fa02 f303 	lsl.w	r3, r2, r3
 8102432:	43db      	mvns	r3, r3
 8102434:	69ba      	ldr	r2, [r7, #24]
 8102436:	4013      	ands	r3, r2
 8102438:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810243a:	683b      	ldr	r3, [r7, #0]
 810243c:	689a      	ldr	r2, [r3, #8]
 810243e:	69fb      	ldr	r3, [r7, #28]
 8102440:	005b      	lsls	r3, r3, #1
 8102442:	fa02 f303 	lsl.w	r3, r2, r3
 8102446:	69ba      	ldr	r2, [r7, #24]
 8102448:	4313      	orrs	r3, r2
 810244a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 810244c:	687b      	ldr	r3, [r7, #4]
 810244e:	69ba      	ldr	r2, [r7, #24]
 8102450:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8102452:	683b      	ldr	r3, [r7, #0]
 8102454:	685b      	ldr	r3, [r3, #4]
 8102456:	f003 0303 	and.w	r3, r3, #3
 810245a:	2b02      	cmp	r3, #2
 810245c:	d123      	bne.n	81024a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810245e:	69fb      	ldr	r3, [r7, #28]
 8102460:	08da      	lsrs	r2, r3, #3
 8102462:	687b      	ldr	r3, [r7, #4]
 8102464:	3208      	adds	r2, #8
 8102466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810246a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 810246c:	69fb      	ldr	r3, [r7, #28]
 810246e:	f003 0307 	and.w	r3, r3, #7
 8102472:	009b      	lsls	r3, r3, #2
 8102474:	220f      	movs	r2, #15
 8102476:	fa02 f303 	lsl.w	r3, r2, r3
 810247a:	43db      	mvns	r3, r3
 810247c:	69ba      	ldr	r2, [r7, #24]
 810247e:	4013      	ands	r3, r2
 8102480:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8102482:	683b      	ldr	r3, [r7, #0]
 8102484:	691a      	ldr	r2, [r3, #16]
 8102486:	69fb      	ldr	r3, [r7, #28]
 8102488:	f003 0307 	and.w	r3, r3, #7
 810248c:	009b      	lsls	r3, r3, #2
 810248e:	fa02 f303 	lsl.w	r3, r2, r3
 8102492:	69ba      	ldr	r2, [r7, #24]
 8102494:	4313      	orrs	r3, r2
 8102496:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102498:	69fb      	ldr	r3, [r7, #28]
 810249a:	08da      	lsrs	r2, r3, #3
 810249c:	687b      	ldr	r3, [r7, #4]
 810249e:	3208      	adds	r2, #8
 81024a0:	69b9      	ldr	r1, [r7, #24]
 81024a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81024a6:	687b      	ldr	r3, [r7, #4]
 81024a8:	681b      	ldr	r3, [r3, #0]
 81024aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81024ac:	69fb      	ldr	r3, [r7, #28]
 81024ae:	005b      	lsls	r3, r3, #1
 81024b0:	2203      	movs	r2, #3
 81024b2:	fa02 f303 	lsl.w	r3, r2, r3
 81024b6:	43db      	mvns	r3, r3
 81024b8:	69ba      	ldr	r2, [r7, #24]
 81024ba:	4013      	ands	r3, r2
 81024bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81024be:	683b      	ldr	r3, [r7, #0]
 81024c0:	685b      	ldr	r3, [r3, #4]
 81024c2:	f003 0203 	and.w	r2, r3, #3
 81024c6:	69fb      	ldr	r3, [r7, #28]
 81024c8:	005b      	lsls	r3, r3, #1
 81024ca:	fa02 f303 	lsl.w	r3, r2, r3
 81024ce:	69ba      	ldr	r2, [r7, #24]
 81024d0:	4313      	orrs	r3, r2
 81024d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81024d4:	687b      	ldr	r3, [r7, #4]
 81024d6:	69ba      	ldr	r2, [r7, #24]
 81024d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81024da:	683b      	ldr	r3, [r7, #0]
 81024dc:	685b      	ldr	r3, [r3, #4]
 81024de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81024e2:	2b00      	cmp	r3, #0
 81024e4:	f000 80e0 	beq.w	81026a8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81024e8:	4b2f      	ldr	r3, [pc, #188]	@ (81025a8 <HAL_GPIO_Init+0x238>)
 81024ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81024ee:	4a2e      	ldr	r2, [pc, #184]	@ (81025a8 <HAL_GPIO_Init+0x238>)
 81024f0:	f043 0302 	orr.w	r3, r3, #2
 81024f4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81024f8:	4b2b      	ldr	r3, [pc, #172]	@ (81025a8 <HAL_GPIO_Init+0x238>)
 81024fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81024fe:	f003 0302 	and.w	r3, r3, #2
 8102502:	60fb      	str	r3, [r7, #12]
 8102504:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102506:	4a29      	ldr	r2, [pc, #164]	@ (81025ac <HAL_GPIO_Init+0x23c>)
 8102508:	69fb      	ldr	r3, [r7, #28]
 810250a:	089b      	lsrs	r3, r3, #2
 810250c:	3302      	adds	r3, #2
 810250e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102512:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102514:	69fb      	ldr	r3, [r7, #28]
 8102516:	f003 0303 	and.w	r3, r3, #3
 810251a:	009b      	lsls	r3, r3, #2
 810251c:	220f      	movs	r2, #15
 810251e:	fa02 f303 	lsl.w	r3, r2, r3
 8102522:	43db      	mvns	r3, r3
 8102524:	69ba      	ldr	r2, [r7, #24]
 8102526:	4013      	ands	r3, r2
 8102528:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810252a:	687b      	ldr	r3, [r7, #4]
 810252c:	4a20      	ldr	r2, [pc, #128]	@ (81025b0 <HAL_GPIO_Init+0x240>)
 810252e:	4293      	cmp	r3, r2
 8102530:	d052      	beq.n	81025d8 <HAL_GPIO_Init+0x268>
 8102532:	687b      	ldr	r3, [r7, #4]
 8102534:	4a1f      	ldr	r2, [pc, #124]	@ (81025b4 <HAL_GPIO_Init+0x244>)
 8102536:	4293      	cmp	r3, r2
 8102538:	d031      	beq.n	810259e <HAL_GPIO_Init+0x22e>
 810253a:	687b      	ldr	r3, [r7, #4]
 810253c:	4a1e      	ldr	r2, [pc, #120]	@ (81025b8 <HAL_GPIO_Init+0x248>)
 810253e:	4293      	cmp	r3, r2
 8102540:	d02b      	beq.n	810259a <HAL_GPIO_Init+0x22a>
 8102542:	687b      	ldr	r3, [r7, #4]
 8102544:	4a1d      	ldr	r2, [pc, #116]	@ (81025bc <HAL_GPIO_Init+0x24c>)
 8102546:	4293      	cmp	r3, r2
 8102548:	d025      	beq.n	8102596 <HAL_GPIO_Init+0x226>
 810254a:	687b      	ldr	r3, [r7, #4]
 810254c:	4a1c      	ldr	r2, [pc, #112]	@ (81025c0 <HAL_GPIO_Init+0x250>)
 810254e:	4293      	cmp	r3, r2
 8102550:	d01f      	beq.n	8102592 <HAL_GPIO_Init+0x222>
 8102552:	687b      	ldr	r3, [r7, #4]
 8102554:	4a1b      	ldr	r2, [pc, #108]	@ (81025c4 <HAL_GPIO_Init+0x254>)
 8102556:	4293      	cmp	r3, r2
 8102558:	d019      	beq.n	810258e <HAL_GPIO_Init+0x21e>
 810255a:	687b      	ldr	r3, [r7, #4]
 810255c:	4a1a      	ldr	r2, [pc, #104]	@ (81025c8 <HAL_GPIO_Init+0x258>)
 810255e:	4293      	cmp	r3, r2
 8102560:	d013      	beq.n	810258a <HAL_GPIO_Init+0x21a>
 8102562:	687b      	ldr	r3, [r7, #4]
 8102564:	4a19      	ldr	r2, [pc, #100]	@ (81025cc <HAL_GPIO_Init+0x25c>)
 8102566:	4293      	cmp	r3, r2
 8102568:	d00d      	beq.n	8102586 <HAL_GPIO_Init+0x216>
 810256a:	687b      	ldr	r3, [r7, #4]
 810256c:	4a18      	ldr	r2, [pc, #96]	@ (81025d0 <HAL_GPIO_Init+0x260>)
 810256e:	4293      	cmp	r3, r2
 8102570:	d007      	beq.n	8102582 <HAL_GPIO_Init+0x212>
 8102572:	687b      	ldr	r3, [r7, #4]
 8102574:	4a17      	ldr	r2, [pc, #92]	@ (81025d4 <HAL_GPIO_Init+0x264>)
 8102576:	4293      	cmp	r3, r2
 8102578:	d101      	bne.n	810257e <HAL_GPIO_Init+0x20e>
 810257a:	2309      	movs	r3, #9
 810257c:	e02d      	b.n	81025da <HAL_GPIO_Init+0x26a>
 810257e:	230a      	movs	r3, #10
 8102580:	e02b      	b.n	81025da <HAL_GPIO_Init+0x26a>
 8102582:	2308      	movs	r3, #8
 8102584:	e029      	b.n	81025da <HAL_GPIO_Init+0x26a>
 8102586:	2307      	movs	r3, #7
 8102588:	e027      	b.n	81025da <HAL_GPIO_Init+0x26a>
 810258a:	2306      	movs	r3, #6
 810258c:	e025      	b.n	81025da <HAL_GPIO_Init+0x26a>
 810258e:	2305      	movs	r3, #5
 8102590:	e023      	b.n	81025da <HAL_GPIO_Init+0x26a>
 8102592:	2304      	movs	r3, #4
 8102594:	e021      	b.n	81025da <HAL_GPIO_Init+0x26a>
 8102596:	2303      	movs	r3, #3
 8102598:	e01f      	b.n	81025da <HAL_GPIO_Init+0x26a>
 810259a:	2302      	movs	r3, #2
 810259c:	e01d      	b.n	81025da <HAL_GPIO_Init+0x26a>
 810259e:	2301      	movs	r3, #1
 81025a0:	e01b      	b.n	81025da <HAL_GPIO_Init+0x26a>
 81025a2:	bf00      	nop
 81025a4:	580000c0 	.word	0x580000c0
 81025a8:	58024400 	.word	0x58024400
 81025ac:	58000400 	.word	0x58000400
 81025b0:	58020000 	.word	0x58020000
 81025b4:	58020400 	.word	0x58020400
 81025b8:	58020800 	.word	0x58020800
 81025bc:	58020c00 	.word	0x58020c00
 81025c0:	58021000 	.word	0x58021000
 81025c4:	58021400 	.word	0x58021400
 81025c8:	58021800 	.word	0x58021800
 81025cc:	58021c00 	.word	0x58021c00
 81025d0:	58022000 	.word	0x58022000
 81025d4:	58022400 	.word	0x58022400
 81025d8:	2300      	movs	r3, #0
 81025da:	69fa      	ldr	r2, [r7, #28]
 81025dc:	f002 0203 	and.w	r2, r2, #3
 81025e0:	0092      	lsls	r2, r2, #2
 81025e2:	4093      	lsls	r3, r2
 81025e4:	69ba      	ldr	r2, [r7, #24]
 81025e6:	4313      	orrs	r3, r2
 81025e8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81025ea:	4938      	ldr	r1, [pc, #224]	@ (81026cc <HAL_GPIO_Init+0x35c>)
 81025ec:	69fb      	ldr	r3, [r7, #28]
 81025ee:	089b      	lsrs	r3, r3, #2
 81025f0:	3302      	adds	r3, #2
 81025f2:	69ba      	ldr	r2, [r7, #24]
 81025f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81025f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 81025fc:	681b      	ldr	r3, [r3, #0]
 81025fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102600:	693b      	ldr	r3, [r7, #16]
 8102602:	43db      	mvns	r3, r3
 8102604:	69ba      	ldr	r2, [r7, #24]
 8102606:	4013      	ands	r3, r2
 8102608:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810260a:	683b      	ldr	r3, [r7, #0]
 810260c:	685b      	ldr	r3, [r3, #4]
 810260e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8102612:	2b00      	cmp	r3, #0
 8102614:	d003      	beq.n	810261e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8102616:	69ba      	ldr	r2, [r7, #24]
 8102618:	693b      	ldr	r3, [r7, #16]
 810261a:	4313      	orrs	r3, r2
 810261c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810261e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102622:	69bb      	ldr	r3, [r7, #24]
 8102624:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102626:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 810262a:	685b      	ldr	r3, [r3, #4]
 810262c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810262e:	693b      	ldr	r3, [r7, #16]
 8102630:	43db      	mvns	r3, r3
 8102632:	69ba      	ldr	r2, [r7, #24]
 8102634:	4013      	ands	r3, r2
 8102636:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8102638:	683b      	ldr	r3, [r7, #0]
 810263a:	685b      	ldr	r3, [r3, #4]
 810263c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8102640:	2b00      	cmp	r3, #0
 8102642:	d003      	beq.n	810264c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8102644:	69ba      	ldr	r2, [r7, #24]
 8102646:	693b      	ldr	r3, [r7, #16]
 8102648:	4313      	orrs	r3, r2
 810264a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 810264c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102650:	69bb      	ldr	r3, [r7, #24]
 8102652:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102654:	697b      	ldr	r3, [r7, #20]
 8102656:	685b      	ldr	r3, [r3, #4]
 8102658:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810265a:	693b      	ldr	r3, [r7, #16]
 810265c:	43db      	mvns	r3, r3
 810265e:	69ba      	ldr	r2, [r7, #24]
 8102660:	4013      	ands	r3, r2
 8102662:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102664:	683b      	ldr	r3, [r7, #0]
 8102666:	685b      	ldr	r3, [r3, #4]
 8102668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810266c:	2b00      	cmp	r3, #0
 810266e:	d003      	beq.n	8102678 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102670:	69ba      	ldr	r2, [r7, #24]
 8102672:	693b      	ldr	r3, [r7, #16]
 8102674:	4313      	orrs	r3, r2
 8102676:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102678:	697b      	ldr	r3, [r7, #20]
 810267a:	69ba      	ldr	r2, [r7, #24]
 810267c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810267e:	697b      	ldr	r3, [r7, #20]
 8102680:	681b      	ldr	r3, [r3, #0]
 8102682:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102684:	693b      	ldr	r3, [r7, #16]
 8102686:	43db      	mvns	r3, r3
 8102688:	69ba      	ldr	r2, [r7, #24]
 810268a:	4013      	ands	r3, r2
 810268c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 810268e:	683b      	ldr	r3, [r7, #0]
 8102690:	685b      	ldr	r3, [r3, #4]
 8102692:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8102696:	2b00      	cmp	r3, #0
 8102698:	d003      	beq.n	81026a2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810269a:	69ba      	ldr	r2, [r7, #24]
 810269c:	693b      	ldr	r3, [r7, #16]
 810269e:	4313      	orrs	r3, r2
 81026a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81026a2:	697b      	ldr	r3, [r7, #20]
 81026a4:	69ba      	ldr	r2, [r7, #24]
 81026a6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81026a8:	69fb      	ldr	r3, [r7, #28]
 81026aa:	3301      	adds	r3, #1
 81026ac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81026ae:	683b      	ldr	r3, [r7, #0]
 81026b0:	681a      	ldr	r2, [r3, #0]
 81026b2:	69fb      	ldr	r3, [r7, #28]
 81026b4:	fa22 f303 	lsr.w	r3, r2, r3
 81026b8:	2b00      	cmp	r3, #0
 81026ba:	f47f ae63 	bne.w	8102384 <HAL_GPIO_Init+0x14>
  }
}
 81026be:	bf00      	nop
 81026c0:	bf00      	nop
 81026c2:	3724      	adds	r7, #36	@ 0x24
 81026c4:	46bd      	mov	sp, r7
 81026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026ca:	4770      	bx	lr
 81026cc:	58000400 	.word	0x58000400

081026d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 81026d0:	b480      	push	{r7}
 81026d2:	b083      	sub	sp, #12
 81026d4:	af00      	add	r7, sp, #0
 81026d6:	6078      	str	r0, [r7, #4]
 81026d8:	460b      	mov	r3, r1
 81026da:	807b      	strh	r3, [r7, #2]
 81026dc:	4613      	mov	r3, r2
 81026de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81026e0:	787b      	ldrb	r3, [r7, #1]
 81026e2:	2b00      	cmp	r3, #0
 81026e4:	d003      	beq.n	81026ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81026e6:	887a      	ldrh	r2, [r7, #2]
 81026e8:	687b      	ldr	r3, [r7, #4]
 81026ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81026ec:	e003      	b.n	81026f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81026ee:	887b      	ldrh	r3, [r7, #2]
 81026f0:	041a      	lsls	r2, r3, #16
 81026f2:	687b      	ldr	r3, [r7, #4]
 81026f4:	619a      	str	r2, [r3, #24]
}
 81026f6:	bf00      	nop
 81026f8:	370c      	adds	r7, #12
 81026fa:	46bd      	mov	sp, r7
 81026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102700:	4770      	bx	lr
	...

08102704 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102704:	b480      	push	{r7}
 8102706:	b083      	sub	sp, #12
 8102708:	af00      	add	r7, sp, #0
 810270a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810270c:	4b05      	ldr	r3, [pc, #20]	@ (8102724 <HAL_HSEM_ActivateNotification+0x20>)
 810270e:	681a      	ldr	r2, [r3, #0]
 8102710:	4904      	ldr	r1, [pc, #16]	@ (8102724 <HAL_HSEM_ActivateNotification+0x20>)
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	4313      	orrs	r3, r2
 8102716:	600b      	str	r3, [r1, #0]
#endif
}
 8102718:	bf00      	nop
 810271a:	370c      	adds	r7, #12
 810271c:	46bd      	mov	sp, r7
 810271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102722:	4770      	bx	lr
 8102724:	58026510 	.word	0x58026510

08102728 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8102728:	b580      	push	{r7, lr}
 810272a:	b082      	sub	sp, #8
 810272c:	af00      	add	r7, sp, #0
 810272e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8102730:	687b      	ldr	r3, [r7, #4]
 8102732:	2b00      	cmp	r3, #0
 8102734:	d101      	bne.n	810273a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8102736:	2301      	movs	r3, #1
 8102738:	e08d      	b.n	8102856 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 810273a:	687b      	ldr	r3, [r7, #4]
 810273c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8102740:	b2db      	uxtb	r3, r3
 8102742:	2b00      	cmp	r3, #0
 8102744:	d106      	bne.n	8102754 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8102746:	687b      	ldr	r3, [r7, #4]
 8102748:	2200      	movs	r2, #0
 810274a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 810274e:	6878      	ldr	r0, [r7, #4]
 8102750:	f7ff f8e8 	bl	8101924 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8102754:	687b      	ldr	r3, [r7, #4]
 8102756:	2224      	movs	r2, #36	@ 0x24
 8102758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 810275c:	687b      	ldr	r3, [r7, #4]
 810275e:	681b      	ldr	r3, [r3, #0]
 8102760:	681a      	ldr	r2, [r3, #0]
 8102762:	687b      	ldr	r3, [r7, #4]
 8102764:	681b      	ldr	r3, [r3, #0]
 8102766:	f022 0201 	bic.w	r2, r2, #1
 810276a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 810276c:	687b      	ldr	r3, [r7, #4]
 810276e:	685a      	ldr	r2, [r3, #4]
 8102770:	687b      	ldr	r3, [r7, #4]
 8102772:	681b      	ldr	r3, [r3, #0]
 8102774:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8102778:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 810277a:	687b      	ldr	r3, [r7, #4]
 810277c:	681b      	ldr	r3, [r3, #0]
 810277e:	689a      	ldr	r2, [r3, #8]
 8102780:	687b      	ldr	r3, [r7, #4]
 8102782:	681b      	ldr	r3, [r3, #0]
 8102784:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8102788:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 810278a:	687b      	ldr	r3, [r7, #4]
 810278c:	68db      	ldr	r3, [r3, #12]
 810278e:	2b01      	cmp	r3, #1
 8102790:	d107      	bne.n	81027a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8102792:	687b      	ldr	r3, [r7, #4]
 8102794:	689a      	ldr	r2, [r3, #8]
 8102796:	687b      	ldr	r3, [r7, #4]
 8102798:	681b      	ldr	r3, [r3, #0]
 810279a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 810279e:	609a      	str	r2, [r3, #8]
 81027a0:	e006      	b.n	81027b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	689a      	ldr	r2, [r3, #8]
 81027a6:	687b      	ldr	r3, [r7, #4]
 81027a8:	681b      	ldr	r3, [r3, #0]
 81027aa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 81027ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 81027b0:	687b      	ldr	r3, [r7, #4]
 81027b2:	68db      	ldr	r3, [r3, #12]
 81027b4:	2b02      	cmp	r3, #2
 81027b6:	d108      	bne.n	81027ca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 81027b8:	687b      	ldr	r3, [r7, #4]
 81027ba:	681b      	ldr	r3, [r3, #0]
 81027bc:	685a      	ldr	r2, [r3, #4]
 81027be:	687b      	ldr	r3, [r7, #4]
 81027c0:	681b      	ldr	r3, [r3, #0]
 81027c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 81027c6:	605a      	str	r2, [r3, #4]
 81027c8:	e007      	b.n	81027da <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 81027ca:	687b      	ldr	r3, [r7, #4]
 81027cc:	681b      	ldr	r3, [r3, #0]
 81027ce:	685a      	ldr	r2, [r3, #4]
 81027d0:	687b      	ldr	r3, [r7, #4]
 81027d2:	681b      	ldr	r3, [r3, #0]
 81027d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 81027d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 81027da:	687b      	ldr	r3, [r7, #4]
 81027dc:	681b      	ldr	r3, [r3, #0]
 81027de:	685b      	ldr	r3, [r3, #4]
 81027e0:	687a      	ldr	r2, [r7, #4]
 81027e2:	6812      	ldr	r2, [r2, #0]
 81027e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 81027e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 81027ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 81027ee:	687b      	ldr	r3, [r7, #4]
 81027f0:	681b      	ldr	r3, [r3, #0]
 81027f2:	68da      	ldr	r2, [r3, #12]
 81027f4:	687b      	ldr	r3, [r7, #4]
 81027f6:	681b      	ldr	r3, [r3, #0]
 81027f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 81027fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 81027fe:	687b      	ldr	r3, [r7, #4]
 8102800:	691a      	ldr	r2, [r3, #16]
 8102802:	687b      	ldr	r3, [r7, #4]
 8102804:	695b      	ldr	r3, [r3, #20]
 8102806:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 810280a:	687b      	ldr	r3, [r7, #4]
 810280c:	699b      	ldr	r3, [r3, #24]
 810280e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	681b      	ldr	r3, [r3, #0]
 8102814:	430a      	orrs	r2, r1
 8102816:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8102818:	687b      	ldr	r3, [r7, #4]
 810281a:	69d9      	ldr	r1, [r3, #28]
 810281c:	687b      	ldr	r3, [r7, #4]
 810281e:	6a1a      	ldr	r2, [r3, #32]
 8102820:	687b      	ldr	r3, [r7, #4]
 8102822:	681b      	ldr	r3, [r3, #0]
 8102824:	430a      	orrs	r2, r1
 8102826:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8102828:	687b      	ldr	r3, [r7, #4]
 810282a:	681b      	ldr	r3, [r3, #0]
 810282c:	681a      	ldr	r2, [r3, #0]
 810282e:	687b      	ldr	r3, [r7, #4]
 8102830:	681b      	ldr	r3, [r3, #0]
 8102832:	f042 0201 	orr.w	r2, r2, #1
 8102836:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102838:	687b      	ldr	r3, [r7, #4]
 810283a:	2200      	movs	r2, #0
 810283c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 810283e:	687b      	ldr	r3, [r7, #4]
 8102840:	2220      	movs	r2, #32
 8102842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8102846:	687b      	ldr	r3, [r7, #4]
 8102848:	2200      	movs	r2, #0
 810284a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 810284c:	687b      	ldr	r3, [r7, #4]
 810284e:	2200      	movs	r2, #0
 8102850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8102854:	2300      	movs	r3, #0
}
 8102856:	4618      	mov	r0, r3
 8102858:	3708      	adds	r7, #8
 810285a:	46bd      	mov	sp, r7
 810285c:	bd80      	pop	{r7, pc}
	...

08102860 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8102860:	b580      	push	{r7, lr}
 8102862:	b088      	sub	sp, #32
 8102864:	af02      	add	r7, sp, #8
 8102866:	60f8      	str	r0, [r7, #12]
 8102868:	607a      	str	r2, [r7, #4]
 810286a:	461a      	mov	r2, r3
 810286c:	460b      	mov	r3, r1
 810286e:	817b      	strh	r3, [r7, #10]
 8102870:	4613      	mov	r3, r2
 8102872:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102874:	68fb      	ldr	r3, [r7, #12]
 8102876:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 810287a:	b2db      	uxtb	r3, r3
 810287c:	2b20      	cmp	r3, #32
 810287e:	f040 80fd 	bne.w	8102a7c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102882:	68fb      	ldr	r3, [r7, #12]
 8102884:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8102888:	2b01      	cmp	r3, #1
 810288a:	d101      	bne.n	8102890 <HAL_I2C_Master_Transmit+0x30>
 810288c:	2302      	movs	r3, #2
 810288e:	e0f6      	b.n	8102a7e <HAL_I2C_Master_Transmit+0x21e>
 8102890:	68fb      	ldr	r3, [r7, #12]
 8102892:	2201      	movs	r2, #1
 8102894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102898:	f7ff fc36 	bl	8102108 <HAL_GetTick>
 810289c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 810289e:	693b      	ldr	r3, [r7, #16]
 81028a0:	9300      	str	r3, [sp, #0]
 81028a2:	2319      	movs	r3, #25
 81028a4:	2201      	movs	r2, #1
 81028a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 81028aa:	68f8      	ldr	r0, [r7, #12]
 81028ac:	f000 fb78 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 81028b0:	4603      	mov	r3, r0
 81028b2:	2b00      	cmp	r3, #0
 81028b4:	d001      	beq.n	81028ba <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 81028b6:	2301      	movs	r3, #1
 81028b8:	e0e1      	b.n	8102a7e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 81028ba:	68fb      	ldr	r3, [r7, #12]
 81028bc:	2221      	movs	r2, #33	@ 0x21
 81028be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 81028c2:	68fb      	ldr	r3, [r7, #12]
 81028c4:	2210      	movs	r2, #16
 81028c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81028ca:	68fb      	ldr	r3, [r7, #12]
 81028cc:	2200      	movs	r2, #0
 81028ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81028d0:	68fb      	ldr	r3, [r7, #12]
 81028d2:	687a      	ldr	r2, [r7, #4]
 81028d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 81028d6:	68fb      	ldr	r3, [r7, #12]
 81028d8:	893a      	ldrh	r2, [r7, #8]
 81028da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 81028dc:	68fb      	ldr	r3, [r7, #12]
 81028de:	2200      	movs	r2, #0
 81028e0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81028e2:	68fb      	ldr	r3, [r7, #12]
 81028e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81028e6:	b29b      	uxth	r3, r3
 81028e8:	2bff      	cmp	r3, #255	@ 0xff
 81028ea:	d906      	bls.n	81028fa <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81028ec:	68fb      	ldr	r3, [r7, #12]
 81028ee:	22ff      	movs	r2, #255	@ 0xff
 81028f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 81028f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81028f6:	617b      	str	r3, [r7, #20]
 81028f8:	e007      	b.n	810290a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 81028fa:	68fb      	ldr	r3, [r7, #12]
 81028fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81028fe:	b29a      	uxth	r2, r3
 8102900:	68fb      	ldr	r3, [r7, #12]
 8102902:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8102904:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8102908:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 810290a:	68fb      	ldr	r3, [r7, #12]
 810290c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810290e:	2b00      	cmp	r3, #0
 8102910:	d024      	beq.n	810295c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8102912:	68fb      	ldr	r3, [r7, #12]
 8102914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102916:	781a      	ldrb	r2, [r3, #0]
 8102918:	68fb      	ldr	r3, [r7, #12]
 810291a:	681b      	ldr	r3, [r3, #0]
 810291c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810291e:	68fb      	ldr	r3, [r7, #12]
 8102920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102922:	1c5a      	adds	r2, r3, #1
 8102924:	68fb      	ldr	r3, [r7, #12]
 8102926:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8102928:	68fb      	ldr	r3, [r7, #12]
 810292a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810292c:	b29b      	uxth	r3, r3
 810292e:	3b01      	subs	r3, #1
 8102930:	b29a      	uxth	r2, r3
 8102932:	68fb      	ldr	r3, [r7, #12]
 8102934:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8102936:	68fb      	ldr	r3, [r7, #12]
 8102938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810293a:	3b01      	subs	r3, #1
 810293c:	b29a      	uxth	r2, r3
 810293e:	68fb      	ldr	r3, [r7, #12]
 8102940:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8102942:	68fb      	ldr	r3, [r7, #12]
 8102944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102946:	b2db      	uxtb	r3, r3
 8102948:	3301      	adds	r3, #1
 810294a:	b2da      	uxtb	r2, r3
 810294c:	8979      	ldrh	r1, [r7, #10]
 810294e:	4b4e      	ldr	r3, [pc, #312]	@ (8102a88 <HAL_I2C_Master_Transmit+0x228>)
 8102950:	9300      	str	r3, [sp, #0]
 8102952:	697b      	ldr	r3, [r7, #20]
 8102954:	68f8      	ldr	r0, [r7, #12]
 8102956:	f000 fd73 	bl	8103440 <I2C_TransferConfig>
 810295a:	e066      	b.n	8102a2a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 810295c:	68fb      	ldr	r3, [r7, #12]
 810295e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102960:	b2da      	uxtb	r2, r3
 8102962:	8979      	ldrh	r1, [r7, #10]
 8102964:	4b48      	ldr	r3, [pc, #288]	@ (8102a88 <HAL_I2C_Master_Transmit+0x228>)
 8102966:	9300      	str	r3, [sp, #0]
 8102968:	697b      	ldr	r3, [r7, #20]
 810296a:	68f8      	ldr	r0, [r7, #12]
 810296c:	f000 fd68 	bl	8103440 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8102970:	e05b      	b.n	8102a2a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102972:	693a      	ldr	r2, [r7, #16]
 8102974:	6a39      	ldr	r1, [r7, #32]
 8102976:	68f8      	ldr	r0, [r7, #12]
 8102978:	f000 fb6b 	bl	8103052 <I2C_WaitOnTXISFlagUntilTimeout>
 810297c:	4603      	mov	r3, r0
 810297e:	2b00      	cmp	r3, #0
 8102980:	d001      	beq.n	8102986 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8102982:	2301      	movs	r3, #1
 8102984:	e07b      	b.n	8102a7e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8102986:	68fb      	ldr	r3, [r7, #12]
 8102988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810298a:	781a      	ldrb	r2, [r3, #0]
 810298c:	68fb      	ldr	r3, [r7, #12]
 810298e:	681b      	ldr	r3, [r3, #0]
 8102990:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102992:	68fb      	ldr	r3, [r7, #12]
 8102994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102996:	1c5a      	adds	r2, r3, #1
 8102998:	68fb      	ldr	r3, [r7, #12]
 810299a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 810299c:	68fb      	ldr	r3, [r7, #12]
 810299e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81029a0:	b29b      	uxth	r3, r3
 81029a2:	3b01      	subs	r3, #1
 81029a4:	b29a      	uxth	r2, r3
 81029a6:	68fb      	ldr	r3, [r7, #12]
 81029a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 81029aa:	68fb      	ldr	r3, [r7, #12]
 81029ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81029ae:	3b01      	subs	r3, #1
 81029b0:	b29a      	uxth	r2, r3
 81029b2:	68fb      	ldr	r3, [r7, #12]
 81029b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81029b6:	68fb      	ldr	r3, [r7, #12]
 81029b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81029ba:	b29b      	uxth	r3, r3
 81029bc:	2b00      	cmp	r3, #0
 81029be:	d034      	beq.n	8102a2a <HAL_I2C_Master_Transmit+0x1ca>
 81029c0:	68fb      	ldr	r3, [r7, #12]
 81029c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81029c4:	2b00      	cmp	r3, #0
 81029c6:	d130      	bne.n	8102a2a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81029c8:	693b      	ldr	r3, [r7, #16]
 81029ca:	9300      	str	r3, [sp, #0]
 81029cc:	6a3b      	ldr	r3, [r7, #32]
 81029ce:	2200      	movs	r2, #0
 81029d0:	2180      	movs	r1, #128	@ 0x80
 81029d2:	68f8      	ldr	r0, [r7, #12]
 81029d4:	f000 fae4 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 81029d8:	4603      	mov	r3, r0
 81029da:	2b00      	cmp	r3, #0
 81029dc:	d001      	beq.n	81029e2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 81029de:	2301      	movs	r3, #1
 81029e0:	e04d      	b.n	8102a7e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81029e2:	68fb      	ldr	r3, [r7, #12]
 81029e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81029e6:	b29b      	uxth	r3, r3
 81029e8:	2bff      	cmp	r3, #255	@ 0xff
 81029ea:	d90e      	bls.n	8102a0a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81029ec:	68fb      	ldr	r3, [r7, #12]
 81029ee:	22ff      	movs	r2, #255	@ 0xff
 81029f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 81029f2:	68fb      	ldr	r3, [r7, #12]
 81029f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81029f6:	b2da      	uxtb	r2, r3
 81029f8:	8979      	ldrh	r1, [r7, #10]
 81029fa:	2300      	movs	r3, #0
 81029fc:	9300      	str	r3, [sp, #0]
 81029fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8102a02:	68f8      	ldr	r0, [r7, #12]
 8102a04:	f000 fd1c 	bl	8103440 <I2C_TransferConfig>
 8102a08:	e00f      	b.n	8102a2a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8102a0a:	68fb      	ldr	r3, [r7, #12]
 8102a0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102a0e:	b29a      	uxth	r2, r3
 8102a10:	68fb      	ldr	r3, [r7, #12]
 8102a12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102a14:	68fb      	ldr	r3, [r7, #12]
 8102a16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102a18:	b2da      	uxtb	r2, r3
 8102a1a:	8979      	ldrh	r1, [r7, #10]
 8102a1c:	2300      	movs	r3, #0
 8102a1e:	9300      	str	r3, [sp, #0]
 8102a20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8102a24:	68f8      	ldr	r0, [r7, #12]
 8102a26:	f000 fd0b 	bl	8103440 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8102a2a:	68fb      	ldr	r3, [r7, #12]
 8102a2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102a2e:	b29b      	uxth	r3, r3
 8102a30:	2b00      	cmp	r3, #0
 8102a32:	d19e      	bne.n	8102972 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102a34:	693a      	ldr	r2, [r7, #16]
 8102a36:	6a39      	ldr	r1, [r7, #32]
 8102a38:	68f8      	ldr	r0, [r7, #12]
 8102a3a:	f000 fb51 	bl	81030e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8102a3e:	4603      	mov	r3, r0
 8102a40:	2b00      	cmp	r3, #0
 8102a42:	d001      	beq.n	8102a48 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8102a44:	2301      	movs	r3, #1
 8102a46:	e01a      	b.n	8102a7e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102a48:	68fb      	ldr	r3, [r7, #12]
 8102a4a:	681b      	ldr	r3, [r3, #0]
 8102a4c:	2220      	movs	r2, #32
 8102a4e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102a50:	68fb      	ldr	r3, [r7, #12]
 8102a52:	681b      	ldr	r3, [r3, #0]
 8102a54:	6859      	ldr	r1, [r3, #4]
 8102a56:	68fb      	ldr	r3, [r7, #12]
 8102a58:	681a      	ldr	r2, [r3, #0]
 8102a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8102a8c <HAL_I2C_Master_Transmit+0x22c>)
 8102a5c:	400b      	ands	r3, r1
 8102a5e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102a60:	68fb      	ldr	r3, [r7, #12]
 8102a62:	2220      	movs	r2, #32
 8102a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102a68:	68fb      	ldr	r3, [r7, #12]
 8102a6a:	2200      	movs	r2, #0
 8102a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102a70:	68fb      	ldr	r3, [r7, #12]
 8102a72:	2200      	movs	r2, #0
 8102a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8102a78:	2300      	movs	r3, #0
 8102a7a:	e000      	b.n	8102a7e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8102a7c:	2302      	movs	r3, #2
  }
}
 8102a7e:	4618      	mov	r0, r3
 8102a80:	3718      	adds	r7, #24
 8102a82:	46bd      	mov	sp, r7
 8102a84:	bd80      	pop	{r7, pc}
 8102a86:	bf00      	nop
 8102a88:	80002000 	.word	0x80002000
 8102a8c:	fe00e800 	.word	0xfe00e800

08102a90 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8102a90:	b580      	push	{r7, lr}
 8102a92:	b088      	sub	sp, #32
 8102a94:	af02      	add	r7, sp, #8
 8102a96:	60f8      	str	r0, [r7, #12]
 8102a98:	607a      	str	r2, [r7, #4]
 8102a9a:	461a      	mov	r2, r3
 8102a9c:	460b      	mov	r3, r1
 8102a9e:	817b      	strh	r3, [r7, #10]
 8102aa0:	4613      	mov	r3, r2
 8102aa2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102aa4:	68fb      	ldr	r3, [r7, #12]
 8102aa6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8102aaa:	b2db      	uxtb	r3, r3
 8102aac:	2b20      	cmp	r3, #32
 8102aae:	f040 80db 	bne.w	8102c68 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102ab2:	68fb      	ldr	r3, [r7, #12]
 8102ab4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8102ab8:	2b01      	cmp	r3, #1
 8102aba:	d101      	bne.n	8102ac0 <HAL_I2C_Master_Receive+0x30>
 8102abc:	2302      	movs	r3, #2
 8102abe:	e0d4      	b.n	8102c6a <HAL_I2C_Master_Receive+0x1da>
 8102ac0:	68fb      	ldr	r3, [r7, #12]
 8102ac2:	2201      	movs	r2, #1
 8102ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102ac8:	f7ff fb1e 	bl	8102108 <HAL_GetTick>
 8102acc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102ace:	697b      	ldr	r3, [r7, #20]
 8102ad0:	9300      	str	r3, [sp, #0]
 8102ad2:	2319      	movs	r3, #25
 8102ad4:	2201      	movs	r2, #1
 8102ad6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8102ada:	68f8      	ldr	r0, [r7, #12]
 8102adc:	f000 fa60 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 8102ae0:	4603      	mov	r3, r0
 8102ae2:	2b00      	cmp	r3, #0
 8102ae4:	d001      	beq.n	8102aea <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8102ae6:	2301      	movs	r3, #1
 8102ae8:	e0bf      	b.n	8102c6a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8102aea:	68fb      	ldr	r3, [r7, #12]
 8102aec:	2222      	movs	r2, #34	@ 0x22
 8102aee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8102af2:	68fb      	ldr	r3, [r7, #12]
 8102af4:	2210      	movs	r2, #16
 8102af6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102afa:	68fb      	ldr	r3, [r7, #12]
 8102afc:	2200      	movs	r2, #0
 8102afe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8102b00:	68fb      	ldr	r3, [r7, #12]
 8102b02:	687a      	ldr	r2, [r7, #4]
 8102b04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8102b06:	68fb      	ldr	r3, [r7, #12]
 8102b08:	893a      	ldrh	r2, [r7, #8]
 8102b0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8102b0c:	68fb      	ldr	r3, [r7, #12]
 8102b0e:	2200      	movs	r2, #0
 8102b10:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102b12:	68fb      	ldr	r3, [r7, #12]
 8102b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102b16:	b29b      	uxth	r3, r3
 8102b18:	2bff      	cmp	r3, #255	@ 0xff
 8102b1a:	d90e      	bls.n	8102b3a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102b1c:	68fb      	ldr	r3, [r7, #12]
 8102b1e:	22ff      	movs	r2, #255	@ 0xff
 8102b20:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102b22:	68fb      	ldr	r3, [r7, #12]
 8102b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102b26:	b2da      	uxtb	r2, r3
 8102b28:	8979      	ldrh	r1, [r7, #10]
 8102b2a:	4b52      	ldr	r3, [pc, #328]	@ (8102c74 <HAL_I2C_Master_Receive+0x1e4>)
 8102b2c:	9300      	str	r3, [sp, #0]
 8102b2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8102b32:	68f8      	ldr	r0, [r7, #12]
 8102b34:	f000 fc84 	bl	8103440 <I2C_TransferConfig>
 8102b38:	e06d      	b.n	8102c16 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102b3a:	68fb      	ldr	r3, [r7, #12]
 8102b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102b3e:	b29a      	uxth	r2, r3
 8102b40:	68fb      	ldr	r3, [r7, #12]
 8102b42:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102b44:	68fb      	ldr	r3, [r7, #12]
 8102b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102b48:	b2da      	uxtb	r2, r3
 8102b4a:	8979      	ldrh	r1, [r7, #10]
 8102b4c:	4b49      	ldr	r3, [pc, #292]	@ (8102c74 <HAL_I2C_Master_Receive+0x1e4>)
 8102b4e:	9300      	str	r3, [sp, #0]
 8102b50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8102b54:	68f8      	ldr	r0, [r7, #12]
 8102b56:	f000 fc73 	bl	8103440 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8102b5a:	e05c      	b.n	8102c16 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102b5c:	697a      	ldr	r2, [r7, #20]
 8102b5e:	6a39      	ldr	r1, [r7, #32]
 8102b60:	68f8      	ldr	r0, [r7, #12]
 8102b62:	f000 fb01 	bl	8103168 <I2C_WaitOnRXNEFlagUntilTimeout>
 8102b66:	4603      	mov	r3, r0
 8102b68:	2b00      	cmp	r3, #0
 8102b6a:	d001      	beq.n	8102b70 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8102b6c:	2301      	movs	r3, #1
 8102b6e:	e07c      	b.n	8102c6a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8102b70:	68fb      	ldr	r3, [r7, #12]
 8102b72:	681b      	ldr	r3, [r3, #0]
 8102b74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8102b76:	68fb      	ldr	r3, [r7, #12]
 8102b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102b7a:	b2d2      	uxtb	r2, r2
 8102b7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102b7e:	68fb      	ldr	r3, [r7, #12]
 8102b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102b82:	1c5a      	adds	r2, r3, #1
 8102b84:	68fb      	ldr	r3, [r7, #12]
 8102b86:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8102b88:	68fb      	ldr	r3, [r7, #12]
 8102b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102b8c:	3b01      	subs	r3, #1
 8102b8e:	b29a      	uxth	r2, r3
 8102b90:	68fb      	ldr	r3, [r7, #12]
 8102b92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8102b94:	68fb      	ldr	r3, [r7, #12]
 8102b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102b98:	b29b      	uxth	r3, r3
 8102b9a:	3b01      	subs	r3, #1
 8102b9c:	b29a      	uxth	r2, r3
 8102b9e:	68fb      	ldr	r3, [r7, #12]
 8102ba0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102ba2:	68fb      	ldr	r3, [r7, #12]
 8102ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102ba6:	b29b      	uxth	r3, r3
 8102ba8:	2b00      	cmp	r3, #0
 8102baa:	d034      	beq.n	8102c16 <HAL_I2C_Master_Receive+0x186>
 8102bac:	68fb      	ldr	r3, [r7, #12]
 8102bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102bb0:	2b00      	cmp	r3, #0
 8102bb2:	d130      	bne.n	8102c16 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8102bb4:	697b      	ldr	r3, [r7, #20]
 8102bb6:	9300      	str	r3, [sp, #0]
 8102bb8:	6a3b      	ldr	r3, [r7, #32]
 8102bba:	2200      	movs	r2, #0
 8102bbc:	2180      	movs	r1, #128	@ 0x80
 8102bbe:	68f8      	ldr	r0, [r7, #12]
 8102bc0:	f000 f9ee 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 8102bc4:	4603      	mov	r3, r0
 8102bc6:	2b00      	cmp	r3, #0
 8102bc8:	d001      	beq.n	8102bce <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8102bca:	2301      	movs	r3, #1
 8102bcc:	e04d      	b.n	8102c6a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102bce:	68fb      	ldr	r3, [r7, #12]
 8102bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102bd2:	b29b      	uxth	r3, r3
 8102bd4:	2bff      	cmp	r3, #255	@ 0xff
 8102bd6:	d90e      	bls.n	8102bf6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8102bd8:	68fb      	ldr	r3, [r7, #12]
 8102bda:	22ff      	movs	r2, #255	@ 0xff
 8102bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102bde:	68fb      	ldr	r3, [r7, #12]
 8102be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102be2:	b2da      	uxtb	r2, r3
 8102be4:	8979      	ldrh	r1, [r7, #10]
 8102be6:	2300      	movs	r3, #0
 8102be8:	9300      	str	r3, [sp, #0]
 8102bea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8102bee:	68f8      	ldr	r0, [r7, #12]
 8102bf0:	f000 fc26 	bl	8103440 <I2C_TransferConfig>
 8102bf4:	e00f      	b.n	8102c16 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8102bf6:	68fb      	ldr	r3, [r7, #12]
 8102bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102bfa:	b29a      	uxth	r2, r3
 8102bfc:	68fb      	ldr	r3, [r7, #12]
 8102bfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102c00:	68fb      	ldr	r3, [r7, #12]
 8102c02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102c04:	b2da      	uxtb	r2, r3
 8102c06:	8979      	ldrh	r1, [r7, #10]
 8102c08:	2300      	movs	r3, #0
 8102c0a:	9300      	str	r3, [sp, #0]
 8102c0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8102c10:	68f8      	ldr	r0, [r7, #12]
 8102c12:	f000 fc15 	bl	8103440 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8102c16:	68fb      	ldr	r3, [r7, #12]
 8102c18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102c1a:	b29b      	uxth	r3, r3
 8102c1c:	2b00      	cmp	r3, #0
 8102c1e:	d19d      	bne.n	8102b5c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102c20:	697a      	ldr	r2, [r7, #20]
 8102c22:	6a39      	ldr	r1, [r7, #32]
 8102c24:	68f8      	ldr	r0, [r7, #12]
 8102c26:	f000 fa5b 	bl	81030e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8102c2a:	4603      	mov	r3, r0
 8102c2c:	2b00      	cmp	r3, #0
 8102c2e:	d001      	beq.n	8102c34 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8102c30:	2301      	movs	r3, #1
 8102c32:	e01a      	b.n	8102c6a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102c34:	68fb      	ldr	r3, [r7, #12]
 8102c36:	681b      	ldr	r3, [r3, #0]
 8102c38:	2220      	movs	r2, #32
 8102c3a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102c3c:	68fb      	ldr	r3, [r7, #12]
 8102c3e:	681b      	ldr	r3, [r3, #0]
 8102c40:	6859      	ldr	r1, [r3, #4]
 8102c42:	68fb      	ldr	r3, [r7, #12]
 8102c44:	681a      	ldr	r2, [r3, #0]
 8102c46:	4b0c      	ldr	r3, [pc, #48]	@ (8102c78 <HAL_I2C_Master_Receive+0x1e8>)
 8102c48:	400b      	ands	r3, r1
 8102c4a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102c4c:	68fb      	ldr	r3, [r7, #12]
 8102c4e:	2220      	movs	r2, #32
 8102c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102c54:	68fb      	ldr	r3, [r7, #12]
 8102c56:	2200      	movs	r2, #0
 8102c58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102c5c:	68fb      	ldr	r3, [r7, #12]
 8102c5e:	2200      	movs	r2, #0
 8102c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8102c64:	2300      	movs	r3, #0
 8102c66:	e000      	b.n	8102c6a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8102c68:	2302      	movs	r3, #2
  }
}
 8102c6a:	4618      	mov	r0, r3
 8102c6c:	3718      	adds	r7, #24
 8102c6e:	46bd      	mov	sp, r7
 8102c70:	bd80      	pop	{r7, pc}
 8102c72:	bf00      	nop
 8102c74:	80002400 	.word	0x80002400
 8102c78:	fe00e800 	.word	0xfe00e800

08102c7c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8102c7c:	b580      	push	{r7, lr}
 8102c7e:	b088      	sub	sp, #32
 8102c80:	af02      	add	r7, sp, #8
 8102c82:	60f8      	str	r0, [r7, #12]
 8102c84:	4608      	mov	r0, r1
 8102c86:	4611      	mov	r1, r2
 8102c88:	461a      	mov	r2, r3
 8102c8a:	4603      	mov	r3, r0
 8102c8c:	817b      	strh	r3, [r7, #10]
 8102c8e:	460b      	mov	r3, r1
 8102c90:	813b      	strh	r3, [r7, #8]
 8102c92:	4613      	mov	r3, r2
 8102c94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102c96:	68fb      	ldr	r3, [r7, #12]
 8102c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8102c9c:	b2db      	uxtb	r3, r3
 8102c9e:	2b20      	cmp	r3, #32
 8102ca0:	f040 80fd 	bne.w	8102e9e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8102ca4:	6a3b      	ldr	r3, [r7, #32]
 8102ca6:	2b00      	cmp	r3, #0
 8102ca8:	d002      	beq.n	8102cb0 <HAL_I2C_Mem_Read+0x34>
 8102caa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8102cac:	2b00      	cmp	r3, #0
 8102cae:	d105      	bne.n	8102cbc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8102cb0:	68fb      	ldr	r3, [r7, #12]
 8102cb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8102cb6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8102cb8:	2301      	movs	r3, #1
 8102cba:	e0f1      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102cbc:	68fb      	ldr	r3, [r7, #12]
 8102cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8102cc2:	2b01      	cmp	r3, #1
 8102cc4:	d101      	bne.n	8102cca <HAL_I2C_Mem_Read+0x4e>
 8102cc6:	2302      	movs	r3, #2
 8102cc8:	e0ea      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
 8102cca:	68fb      	ldr	r3, [r7, #12]
 8102ccc:	2201      	movs	r2, #1
 8102cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102cd2:	f7ff fa19 	bl	8102108 <HAL_GetTick>
 8102cd6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102cd8:	697b      	ldr	r3, [r7, #20]
 8102cda:	9300      	str	r3, [sp, #0]
 8102cdc:	2319      	movs	r3, #25
 8102cde:	2201      	movs	r2, #1
 8102ce0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8102ce4:	68f8      	ldr	r0, [r7, #12]
 8102ce6:	f000 f95b 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 8102cea:	4603      	mov	r3, r0
 8102cec:	2b00      	cmp	r3, #0
 8102cee:	d001      	beq.n	8102cf4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8102cf0:	2301      	movs	r3, #1
 8102cf2:	e0d5      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8102cf4:	68fb      	ldr	r3, [r7, #12]
 8102cf6:	2222      	movs	r2, #34	@ 0x22
 8102cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8102cfc:	68fb      	ldr	r3, [r7, #12]
 8102cfe:	2240      	movs	r2, #64	@ 0x40
 8102d00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102d04:	68fb      	ldr	r3, [r7, #12]
 8102d06:	2200      	movs	r2, #0
 8102d08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8102d0a:	68fb      	ldr	r3, [r7, #12]
 8102d0c:	6a3a      	ldr	r2, [r7, #32]
 8102d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8102d10:	68fb      	ldr	r3, [r7, #12]
 8102d12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8102d14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8102d16:	68fb      	ldr	r3, [r7, #12]
 8102d18:	2200      	movs	r2, #0
 8102d1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8102d1c:	88f8      	ldrh	r0, [r7, #6]
 8102d1e:	893a      	ldrh	r2, [r7, #8]
 8102d20:	8979      	ldrh	r1, [r7, #10]
 8102d22:	697b      	ldr	r3, [r7, #20]
 8102d24:	9301      	str	r3, [sp, #4]
 8102d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8102d28:	9300      	str	r3, [sp, #0]
 8102d2a:	4603      	mov	r3, r0
 8102d2c:	68f8      	ldr	r0, [r7, #12]
 8102d2e:	f000 f8bf 	bl	8102eb0 <I2C_RequestMemoryRead>
 8102d32:	4603      	mov	r3, r0
 8102d34:	2b00      	cmp	r3, #0
 8102d36:	d005      	beq.n	8102d44 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8102d38:	68fb      	ldr	r3, [r7, #12]
 8102d3a:	2200      	movs	r2, #0
 8102d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8102d40:	2301      	movs	r3, #1
 8102d42:	e0ad      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102d44:	68fb      	ldr	r3, [r7, #12]
 8102d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102d48:	b29b      	uxth	r3, r3
 8102d4a:	2bff      	cmp	r3, #255	@ 0xff
 8102d4c:	d90e      	bls.n	8102d6c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102d4e:	68fb      	ldr	r3, [r7, #12]
 8102d50:	22ff      	movs	r2, #255	@ 0xff
 8102d52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102d54:	68fb      	ldr	r3, [r7, #12]
 8102d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102d58:	b2da      	uxtb	r2, r3
 8102d5a:	8979      	ldrh	r1, [r7, #10]
 8102d5c:	4b52      	ldr	r3, [pc, #328]	@ (8102ea8 <HAL_I2C_Mem_Read+0x22c>)
 8102d5e:	9300      	str	r3, [sp, #0]
 8102d60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8102d64:	68f8      	ldr	r0, [r7, #12]
 8102d66:	f000 fb6b 	bl	8103440 <I2C_TransferConfig>
 8102d6a:	e00f      	b.n	8102d8c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102d6c:	68fb      	ldr	r3, [r7, #12]
 8102d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102d70:	b29a      	uxth	r2, r3
 8102d72:	68fb      	ldr	r3, [r7, #12]
 8102d74:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102d76:	68fb      	ldr	r3, [r7, #12]
 8102d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102d7a:	b2da      	uxtb	r2, r3
 8102d7c:	8979      	ldrh	r1, [r7, #10]
 8102d7e:	4b4a      	ldr	r3, [pc, #296]	@ (8102ea8 <HAL_I2C_Mem_Read+0x22c>)
 8102d80:	9300      	str	r3, [sp, #0]
 8102d82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8102d86:	68f8      	ldr	r0, [r7, #12]
 8102d88:	f000 fb5a 	bl	8103440 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8102d8c:	697b      	ldr	r3, [r7, #20]
 8102d8e:	9300      	str	r3, [sp, #0]
 8102d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8102d92:	2200      	movs	r2, #0
 8102d94:	2104      	movs	r1, #4
 8102d96:	68f8      	ldr	r0, [r7, #12]
 8102d98:	f000 f902 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 8102d9c:	4603      	mov	r3, r0
 8102d9e:	2b00      	cmp	r3, #0
 8102da0:	d001      	beq.n	8102da6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8102da2:	2301      	movs	r3, #1
 8102da4:	e07c      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8102da6:	68fb      	ldr	r3, [r7, #12]
 8102da8:	681b      	ldr	r3, [r3, #0]
 8102daa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8102dac:	68fb      	ldr	r3, [r7, #12]
 8102dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102db0:	b2d2      	uxtb	r2, r2
 8102db2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102db4:	68fb      	ldr	r3, [r7, #12]
 8102db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102db8:	1c5a      	adds	r2, r3, #1
 8102dba:	68fb      	ldr	r3, [r7, #12]
 8102dbc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8102dbe:	68fb      	ldr	r3, [r7, #12]
 8102dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102dc2:	3b01      	subs	r3, #1
 8102dc4:	b29a      	uxth	r2, r3
 8102dc6:	68fb      	ldr	r3, [r7, #12]
 8102dc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8102dca:	68fb      	ldr	r3, [r7, #12]
 8102dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102dce:	b29b      	uxth	r3, r3
 8102dd0:	3b01      	subs	r3, #1
 8102dd2:	b29a      	uxth	r2, r3
 8102dd4:	68fb      	ldr	r3, [r7, #12]
 8102dd6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102dd8:	68fb      	ldr	r3, [r7, #12]
 8102dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102ddc:	b29b      	uxth	r3, r3
 8102dde:	2b00      	cmp	r3, #0
 8102de0:	d034      	beq.n	8102e4c <HAL_I2C_Mem_Read+0x1d0>
 8102de2:	68fb      	ldr	r3, [r7, #12]
 8102de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102de6:	2b00      	cmp	r3, #0
 8102de8:	d130      	bne.n	8102e4c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8102dea:	697b      	ldr	r3, [r7, #20]
 8102dec:	9300      	str	r3, [sp, #0]
 8102dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8102df0:	2200      	movs	r2, #0
 8102df2:	2180      	movs	r1, #128	@ 0x80
 8102df4:	68f8      	ldr	r0, [r7, #12]
 8102df6:	f000 f8d3 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 8102dfa:	4603      	mov	r3, r0
 8102dfc:	2b00      	cmp	r3, #0
 8102dfe:	d001      	beq.n	8102e04 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8102e00:	2301      	movs	r3, #1
 8102e02:	e04d      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102e04:	68fb      	ldr	r3, [r7, #12]
 8102e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102e08:	b29b      	uxth	r3, r3
 8102e0a:	2bff      	cmp	r3, #255	@ 0xff
 8102e0c:	d90e      	bls.n	8102e2c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8102e0e:	68fb      	ldr	r3, [r7, #12]
 8102e10:	22ff      	movs	r2, #255	@ 0xff
 8102e12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8102e14:	68fb      	ldr	r3, [r7, #12]
 8102e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102e18:	b2da      	uxtb	r2, r3
 8102e1a:	8979      	ldrh	r1, [r7, #10]
 8102e1c:	2300      	movs	r3, #0
 8102e1e:	9300      	str	r3, [sp, #0]
 8102e20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8102e24:	68f8      	ldr	r0, [r7, #12]
 8102e26:	f000 fb0b 	bl	8103440 <I2C_TransferConfig>
 8102e2a:	e00f      	b.n	8102e4c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8102e2c:	68fb      	ldr	r3, [r7, #12]
 8102e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102e30:	b29a      	uxth	r2, r3
 8102e32:	68fb      	ldr	r3, [r7, #12]
 8102e34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102e36:	68fb      	ldr	r3, [r7, #12]
 8102e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8102e3a:	b2da      	uxtb	r2, r3
 8102e3c:	8979      	ldrh	r1, [r7, #10]
 8102e3e:	2300      	movs	r3, #0
 8102e40:	9300      	str	r3, [sp, #0]
 8102e42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8102e46:	68f8      	ldr	r0, [r7, #12]
 8102e48:	f000 fafa 	bl	8103440 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8102e4c:	68fb      	ldr	r3, [r7, #12]
 8102e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8102e50:	b29b      	uxth	r3, r3
 8102e52:	2b00      	cmp	r3, #0
 8102e54:	d19a      	bne.n	8102d8c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102e56:	697a      	ldr	r2, [r7, #20]
 8102e58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8102e5a:	68f8      	ldr	r0, [r7, #12]
 8102e5c:	f000 f940 	bl	81030e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8102e60:	4603      	mov	r3, r0
 8102e62:	2b00      	cmp	r3, #0
 8102e64:	d001      	beq.n	8102e6a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8102e66:	2301      	movs	r3, #1
 8102e68:	e01a      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102e6a:	68fb      	ldr	r3, [r7, #12]
 8102e6c:	681b      	ldr	r3, [r3, #0]
 8102e6e:	2220      	movs	r2, #32
 8102e70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102e72:	68fb      	ldr	r3, [r7, #12]
 8102e74:	681b      	ldr	r3, [r3, #0]
 8102e76:	6859      	ldr	r1, [r3, #4]
 8102e78:	68fb      	ldr	r3, [r7, #12]
 8102e7a:	681a      	ldr	r2, [r3, #0]
 8102e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8102eac <HAL_I2C_Mem_Read+0x230>)
 8102e7e:	400b      	ands	r3, r1
 8102e80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102e82:	68fb      	ldr	r3, [r7, #12]
 8102e84:	2220      	movs	r2, #32
 8102e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102e8a:	68fb      	ldr	r3, [r7, #12]
 8102e8c:	2200      	movs	r2, #0
 8102e8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102e92:	68fb      	ldr	r3, [r7, #12]
 8102e94:	2200      	movs	r2, #0
 8102e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8102e9a:	2300      	movs	r3, #0
 8102e9c:	e000      	b.n	8102ea0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8102e9e:	2302      	movs	r3, #2
  }
}
 8102ea0:	4618      	mov	r0, r3
 8102ea2:	3718      	adds	r7, #24
 8102ea4:	46bd      	mov	sp, r7
 8102ea6:	bd80      	pop	{r7, pc}
 8102ea8:	80002400 	.word	0x80002400
 8102eac:	fe00e800 	.word	0xfe00e800

08102eb0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8102eb0:	b580      	push	{r7, lr}
 8102eb2:	b086      	sub	sp, #24
 8102eb4:	af02      	add	r7, sp, #8
 8102eb6:	60f8      	str	r0, [r7, #12]
 8102eb8:	4608      	mov	r0, r1
 8102eba:	4611      	mov	r1, r2
 8102ebc:	461a      	mov	r2, r3
 8102ebe:	4603      	mov	r3, r0
 8102ec0:	817b      	strh	r3, [r7, #10]
 8102ec2:	460b      	mov	r3, r1
 8102ec4:	813b      	strh	r3, [r7, #8]
 8102ec6:	4613      	mov	r3, r2
 8102ec8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8102eca:	88fb      	ldrh	r3, [r7, #6]
 8102ecc:	b2da      	uxtb	r2, r3
 8102ece:	8979      	ldrh	r1, [r7, #10]
 8102ed0:	4b20      	ldr	r3, [pc, #128]	@ (8102f54 <I2C_RequestMemoryRead+0xa4>)
 8102ed2:	9300      	str	r3, [sp, #0]
 8102ed4:	2300      	movs	r3, #0
 8102ed6:	68f8      	ldr	r0, [r7, #12]
 8102ed8:	f000 fab2 	bl	8103440 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102edc:	69fa      	ldr	r2, [r7, #28]
 8102ede:	69b9      	ldr	r1, [r7, #24]
 8102ee0:	68f8      	ldr	r0, [r7, #12]
 8102ee2:	f000 f8b6 	bl	8103052 <I2C_WaitOnTXISFlagUntilTimeout>
 8102ee6:	4603      	mov	r3, r0
 8102ee8:	2b00      	cmp	r3, #0
 8102eea:	d001      	beq.n	8102ef0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8102eec:	2301      	movs	r3, #1
 8102eee:	e02c      	b.n	8102f4a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8102ef0:	88fb      	ldrh	r3, [r7, #6]
 8102ef2:	2b01      	cmp	r3, #1
 8102ef4:	d105      	bne.n	8102f02 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102ef6:	893b      	ldrh	r3, [r7, #8]
 8102ef8:	b2da      	uxtb	r2, r3
 8102efa:	68fb      	ldr	r3, [r7, #12]
 8102efc:	681b      	ldr	r3, [r3, #0]
 8102efe:	629a      	str	r2, [r3, #40]	@ 0x28
 8102f00:	e015      	b.n	8102f2e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8102f02:	893b      	ldrh	r3, [r7, #8]
 8102f04:	0a1b      	lsrs	r3, r3, #8
 8102f06:	b29b      	uxth	r3, r3
 8102f08:	b2da      	uxtb	r2, r3
 8102f0a:	68fb      	ldr	r3, [r7, #12]
 8102f0c:	681b      	ldr	r3, [r3, #0]
 8102f0e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102f10:	69fa      	ldr	r2, [r7, #28]
 8102f12:	69b9      	ldr	r1, [r7, #24]
 8102f14:	68f8      	ldr	r0, [r7, #12]
 8102f16:	f000 f89c 	bl	8103052 <I2C_WaitOnTXISFlagUntilTimeout>
 8102f1a:	4603      	mov	r3, r0
 8102f1c:	2b00      	cmp	r3, #0
 8102f1e:	d001      	beq.n	8102f24 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8102f20:	2301      	movs	r3, #1
 8102f22:	e012      	b.n	8102f4a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102f24:	893b      	ldrh	r3, [r7, #8]
 8102f26:	b2da      	uxtb	r2, r3
 8102f28:	68fb      	ldr	r3, [r7, #12]
 8102f2a:	681b      	ldr	r3, [r3, #0]
 8102f2c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8102f2e:	69fb      	ldr	r3, [r7, #28]
 8102f30:	9300      	str	r3, [sp, #0]
 8102f32:	69bb      	ldr	r3, [r7, #24]
 8102f34:	2200      	movs	r2, #0
 8102f36:	2140      	movs	r1, #64	@ 0x40
 8102f38:	68f8      	ldr	r0, [r7, #12]
 8102f3a:	f000 f831 	bl	8102fa0 <I2C_WaitOnFlagUntilTimeout>
 8102f3e:	4603      	mov	r3, r0
 8102f40:	2b00      	cmp	r3, #0
 8102f42:	d001      	beq.n	8102f48 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8102f44:	2301      	movs	r3, #1
 8102f46:	e000      	b.n	8102f4a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8102f48:	2300      	movs	r3, #0
}
 8102f4a:	4618      	mov	r0, r3
 8102f4c:	3710      	adds	r7, #16
 8102f4e:	46bd      	mov	sp, r7
 8102f50:	bd80      	pop	{r7, pc}
 8102f52:	bf00      	nop
 8102f54:	80002000 	.word	0x80002000

08102f58 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8102f58:	b480      	push	{r7}
 8102f5a:	b083      	sub	sp, #12
 8102f5c:	af00      	add	r7, sp, #0
 8102f5e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8102f60:	687b      	ldr	r3, [r7, #4]
 8102f62:	681b      	ldr	r3, [r3, #0]
 8102f64:	699b      	ldr	r3, [r3, #24]
 8102f66:	f003 0302 	and.w	r3, r3, #2
 8102f6a:	2b02      	cmp	r3, #2
 8102f6c:	d103      	bne.n	8102f76 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8102f6e:	687b      	ldr	r3, [r7, #4]
 8102f70:	681b      	ldr	r3, [r3, #0]
 8102f72:	2200      	movs	r2, #0
 8102f74:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8102f76:	687b      	ldr	r3, [r7, #4]
 8102f78:	681b      	ldr	r3, [r3, #0]
 8102f7a:	699b      	ldr	r3, [r3, #24]
 8102f7c:	f003 0301 	and.w	r3, r3, #1
 8102f80:	2b01      	cmp	r3, #1
 8102f82:	d007      	beq.n	8102f94 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8102f84:	687b      	ldr	r3, [r7, #4]
 8102f86:	681b      	ldr	r3, [r3, #0]
 8102f88:	699a      	ldr	r2, [r3, #24]
 8102f8a:	687b      	ldr	r3, [r7, #4]
 8102f8c:	681b      	ldr	r3, [r3, #0]
 8102f8e:	f042 0201 	orr.w	r2, r2, #1
 8102f92:	619a      	str	r2, [r3, #24]
  }
}
 8102f94:	bf00      	nop
 8102f96:	370c      	adds	r7, #12
 8102f98:	46bd      	mov	sp, r7
 8102f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f9e:	4770      	bx	lr

08102fa0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8102fa0:	b580      	push	{r7, lr}
 8102fa2:	b084      	sub	sp, #16
 8102fa4:	af00      	add	r7, sp, #0
 8102fa6:	60f8      	str	r0, [r7, #12]
 8102fa8:	60b9      	str	r1, [r7, #8]
 8102faa:	603b      	str	r3, [r7, #0]
 8102fac:	4613      	mov	r3, r2
 8102fae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102fb0:	e03b      	b.n	810302a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8102fb2:	69ba      	ldr	r2, [r7, #24]
 8102fb4:	6839      	ldr	r1, [r7, #0]
 8102fb6:	68f8      	ldr	r0, [r7, #12]
 8102fb8:	f000 f962 	bl	8103280 <I2C_IsErrorOccurred>
 8102fbc:	4603      	mov	r3, r0
 8102fbe:	2b00      	cmp	r3, #0
 8102fc0:	d001      	beq.n	8102fc6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8102fc2:	2301      	movs	r3, #1
 8102fc4:	e041      	b.n	810304a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8102fc6:	683b      	ldr	r3, [r7, #0]
 8102fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102fcc:	d02d      	beq.n	810302a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102fce:	f7ff f89b 	bl	8102108 <HAL_GetTick>
 8102fd2:	4602      	mov	r2, r0
 8102fd4:	69bb      	ldr	r3, [r7, #24]
 8102fd6:	1ad3      	subs	r3, r2, r3
 8102fd8:	683a      	ldr	r2, [r7, #0]
 8102fda:	429a      	cmp	r2, r3
 8102fdc:	d302      	bcc.n	8102fe4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8102fde:	683b      	ldr	r3, [r7, #0]
 8102fe0:	2b00      	cmp	r3, #0
 8102fe2:	d122      	bne.n	810302a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8102fe4:	68fb      	ldr	r3, [r7, #12]
 8102fe6:	681b      	ldr	r3, [r3, #0]
 8102fe8:	699a      	ldr	r2, [r3, #24]
 8102fea:	68bb      	ldr	r3, [r7, #8]
 8102fec:	4013      	ands	r3, r2
 8102fee:	68ba      	ldr	r2, [r7, #8]
 8102ff0:	429a      	cmp	r2, r3
 8102ff2:	bf0c      	ite	eq
 8102ff4:	2301      	moveq	r3, #1
 8102ff6:	2300      	movne	r3, #0
 8102ff8:	b2db      	uxtb	r3, r3
 8102ffa:	461a      	mov	r2, r3
 8102ffc:	79fb      	ldrb	r3, [r7, #7]
 8102ffe:	429a      	cmp	r2, r3
 8103000:	d113      	bne.n	810302a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103002:	68fb      	ldr	r3, [r7, #12]
 8103004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103006:	f043 0220 	orr.w	r2, r3, #32
 810300a:	68fb      	ldr	r3, [r7, #12]
 810300c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 810300e:	68fb      	ldr	r3, [r7, #12]
 8103010:	2220      	movs	r2, #32
 8103012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8103016:	68fb      	ldr	r3, [r7, #12]
 8103018:	2200      	movs	r2, #0
 810301a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 810301e:	68fb      	ldr	r3, [r7, #12]
 8103020:	2200      	movs	r2, #0
 8103022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8103026:	2301      	movs	r3, #1
 8103028:	e00f      	b.n	810304a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810302a:	68fb      	ldr	r3, [r7, #12]
 810302c:	681b      	ldr	r3, [r3, #0]
 810302e:	699a      	ldr	r2, [r3, #24]
 8103030:	68bb      	ldr	r3, [r7, #8]
 8103032:	4013      	ands	r3, r2
 8103034:	68ba      	ldr	r2, [r7, #8]
 8103036:	429a      	cmp	r2, r3
 8103038:	bf0c      	ite	eq
 810303a:	2301      	moveq	r3, #1
 810303c:	2300      	movne	r3, #0
 810303e:	b2db      	uxtb	r3, r3
 8103040:	461a      	mov	r2, r3
 8103042:	79fb      	ldrb	r3, [r7, #7]
 8103044:	429a      	cmp	r2, r3
 8103046:	d0b4      	beq.n	8102fb2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8103048:	2300      	movs	r3, #0
}
 810304a:	4618      	mov	r0, r3
 810304c:	3710      	adds	r7, #16
 810304e:	46bd      	mov	sp, r7
 8103050:	bd80      	pop	{r7, pc}

08103052 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103052:	b580      	push	{r7, lr}
 8103054:	b084      	sub	sp, #16
 8103056:	af00      	add	r7, sp, #0
 8103058:	60f8      	str	r0, [r7, #12]
 810305a:	60b9      	str	r1, [r7, #8]
 810305c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 810305e:	e033      	b.n	81030c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103060:	687a      	ldr	r2, [r7, #4]
 8103062:	68b9      	ldr	r1, [r7, #8]
 8103064:	68f8      	ldr	r0, [r7, #12]
 8103066:	f000 f90b 	bl	8103280 <I2C_IsErrorOccurred>
 810306a:	4603      	mov	r3, r0
 810306c:	2b00      	cmp	r3, #0
 810306e:	d001      	beq.n	8103074 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8103070:	2301      	movs	r3, #1
 8103072:	e031      	b.n	81030d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8103074:	68bb      	ldr	r3, [r7, #8]
 8103076:	f1b3 3fff 	cmp.w	r3, #4294967295
 810307a:	d025      	beq.n	81030c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810307c:	f7ff f844 	bl	8102108 <HAL_GetTick>
 8103080:	4602      	mov	r2, r0
 8103082:	687b      	ldr	r3, [r7, #4]
 8103084:	1ad3      	subs	r3, r2, r3
 8103086:	68ba      	ldr	r2, [r7, #8]
 8103088:	429a      	cmp	r2, r3
 810308a:	d302      	bcc.n	8103092 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 810308c:	68bb      	ldr	r3, [r7, #8]
 810308e:	2b00      	cmp	r3, #0
 8103090:	d11a      	bne.n	81030c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8103092:	68fb      	ldr	r3, [r7, #12]
 8103094:	681b      	ldr	r3, [r3, #0]
 8103096:	699b      	ldr	r3, [r3, #24]
 8103098:	f003 0302 	and.w	r3, r3, #2
 810309c:	2b02      	cmp	r3, #2
 810309e:	d013      	beq.n	81030c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81030a0:	68fb      	ldr	r3, [r7, #12]
 81030a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81030a4:	f043 0220 	orr.w	r2, r3, #32
 81030a8:	68fb      	ldr	r3, [r7, #12]
 81030aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 81030ac:	68fb      	ldr	r3, [r7, #12]
 81030ae:	2220      	movs	r2, #32
 81030b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 81030b4:	68fb      	ldr	r3, [r7, #12]
 81030b6:	2200      	movs	r2, #0
 81030b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 81030bc:	68fb      	ldr	r3, [r7, #12]
 81030be:	2200      	movs	r2, #0
 81030c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 81030c4:	2301      	movs	r3, #1
 81030c6:	e007      	b.n	81030d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81030c8:	68fb      	ldr	r3, [r7, #12]
 81030ca:	681b      	ldr	r3, [r3, #0]
 81030cc:	699b      	ldr	r3, [r3, #24]
 81030ce:	f003 0302 	and.w	r3, r3, #2
 81030d2:	2b02      	cmp	r3, #2
 81030d4:	d1c4      	bne.n	8103060 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 81030d6:	2300      	movs	r3, #0
}
 81030d8:	4618      	mov	r0, r3
 81030da:	3710      	adds	r7, #16
 81030dc:	46bd      	mov	sp, r7
 81030de:	bd80      	pop	{r7, pc}

081030e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 81030e0:	b580      	push	{r7, lr}
 81030e2:	b084      	sub	sp, #16
 81030e4:	af00      	add	r7, sp, #0
 81030e6:	60f8      	str	r0, [r7, #12]
 81030e8:	60b9      	str	r1, [r7, #8]
 81030ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81030ec:	e02f      	b.n	810314e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 81030ee:	687a      	ldr	r2, [r7, #4]
 81030f0:	68b9      	ldr	r1, [r7, #8]
 81030f2:	68f8      	ldr	r0, [r7, #12]
 81030f4:	f000 f8c4 	bl	8103280 <I2C_IsErrorOccurred>
 81030f8:	4603      	mov	r3, r0
 81030fa:	2b00      	cmp	r3, #0
 81030fc:	d001      	beq.n	8103102 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81030fe:	2301      	movs	r3, #1
 8103100:	e02d      	b.n	810315e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103102:	f7ff f801 	bl	8102108 <HAL_GetTick>
 8103106:	4602      	mov	r2, r0
 8103108:	687b      	ldr	r3, [r7, #4]
 810310a:	1ad3      	subs	r3, r2, r3
 810310c:	68ba      	ldr	r2, [r7, #8]
 810310e:	429a      	cmp	r2, r3
 8103110:	d302      	bcc.n	8103118 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8103112:	68bb      	ldr	r3, [r7, #8]
 8103114:	2b00      	cmp	r3, #0
 8103116:	d11a      	bne.n	810314e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8103118:	68fb      	ldr	r3, [r7, #12]
 810311a:	681b      	ldr	r3, [r3, #0]
 810311c:	699b      	ldr	r3, [r3, #24]
 810311e:	f003 0320 	and.w	r3, r3, #32
 8103122:	2b20      	cmp	r3, #32
 8103124:	d013      	beq.n	810314e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103126:	68fb      	ldr	r3, [r7, #12]
 8103128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810312a:	f043 0220 	orr.w	r2, r3, #32
 810312e:	68fb      	ldr	r3, [r7, #12]
 8103130:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8103132:	68fb      	ldr	r3, [r7, #12]
 8103134:	2220      	movs	r2, #32
 8103136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810313a:	68fb      	ldr	r3, [r7, #12]
 810313c:	2200      	movs	r2, #0
 810313e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103142:	68fb      	ldr	r3, [r7, #12]
 8103144:	2200      	movs	r2, #0
 8103146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 810314a:	2301      	movs	r3, #1
 810314c:	e007      	b.n	810315e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810314e:	68fb      	ldr	r3, [r7, #12]
 8103150:	681b      	ldr	r3, [r3, #0]
 8103152:	699b      	ldr	r3, [r3, #24]
 8103154:	f003 0320 	and.w	r3, r3, #32
 8103158:	2b20      	cmp	r3, #32
 810315a:	d1c8      	bne.n	81030ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 810315c:	2300      	movs	r3, #0
}
 810315e:	4618      	mov	r0, r3
 8103160:	3710      	adds	r7, #16
 8103162:	46bd      	mov	sp, r7
 8103164:	bd80      	pop	{r7, pc}
	...

08103168 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103168:	b580      	push	{r7, lr}
 810316a:	b086      	sub	sp, #24
 810316c:	af00      	add	r7, sp, #0
 810316e:	60f8      	str	r0, [r7, #12]
 8103170:	60b9      	str	r1, [r7, #8]
 8103172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103174:	2300      	movs	r3, #0
 8103176:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8103178:	e071      	b.n	810325e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810317a:	687a      	ldr	r2, [r7, #4]
 810317c:	68b9      	ldr	r1, [r7, #8]
 810317e:	68f8      	ldr	r0, [r7, #12]
 8103180:	f000 f87e 	bl	8103280 <I2C_IsErrorOccurred>
 8103184:	4603      	mov	r3, r0
 8103186:	2b00      	cmp	r3, #0
 8103188:	d001      	beq.n	810318e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 810318a:	2301      	movs	r3, #1
 810318c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 810318e:	68fb      	ldr	r3, [r7, #12]
 8103190:	681b      	ldr	r3, [r3, #0]
 8103192:	699b      	ldr	r3, [r3, #24]
 8103194:	f003 0320 	and.w	r3, r3, #32
 8103198:	2b20      	cmp	r3, #32
 810319a:	d13b      	bne.n	8103214 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 810319c:	7dfb      	ldrb	r3, [r7, #23]
 810319e:	2b00      	cmp	r3, #0
 81031a0:	d138      	bne.n	8103214 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 81031a2:	68fb      	ldr	r3, [r7, #12]
 81031a4:	681b      	ldr	r3, [r3, #0]
 81031a6:	699b      	ldr	r3, [r3, #24]
 81031a8:	f003 0304 	and.w	r3, r3, #4
 81031ac:	2b04      	cmp	r3, #4
 81031ae:	d105      	bne.n	81031bc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 81031b0:	68fb      	ldr	r3, [r7, #12]
 81031b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81031b4:	2b00      	cmp	r3, #0
 81031b6:	d001      	beq.n	81031bc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 81031b8:	2300      	movs	r3, #0
 81031ba:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 81031bc:	68fb      	ldr	r3, [r7, #12]
 81031be:	681b      	ldr	r3, [r3, #0]
 81031c0:	699b      	ldr	r3, [r3, #24]
 81031c2:	f003 0310 	and.w	r3, r3, #16
 81031c6:	2b10      	cmp	r3, #16
 81031c8:	d121      	bne.n	810320e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81031ca:	68fb      	ldr	r3, [r7, #12]
 81031cc:	681b      	ldr	r3, [r3, #0]
 81031ce:	2210      	movs	r2, #16
 81031d0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 81031d2:	68fb      	ldr	r3, [r7, #12]
 81031d4:	2204      	movs	r2, #4
 81031d6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81031d8:	68fb      	ldr	r3, [r7, #12]
 81031da:	681b      	ldr	r3, [r3, #0]
 81031dc:	2220      	movs	r2, #32
 81031de:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 81031e0:	68fb      	ldr	r3, [r7, #12]
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	6859      	ldr	r1, [r3, #4]
 81031e6:	68fb      	ldr	r3, [r7, #12]
 81031e8:	681a      	ldr	r2, [r3, #0]
 81031ea:	4b24      	ldr	r3, [pc, #144]	@ (810327c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 81031ec:	400b      	ands	r3, r1
 81031ee:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 81031f0:	68fb      	ldr	r3, [r7, #12]
 81031f2:	2220      	movs	r2, #32
 81031f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81031f8:	68fb      	ldr	r3, [r7, #12]
 81031fa:	2200      	movs	r2, #0
 81031fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103200:	68fb      	ldr	r3, [r7, #12]
 8103202:	2200      	movs	r2, #0
 8103204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8103208:	2301      	movs	r3, #1
 810320a:	75fb      	strb	r3, [r7, #23]
 810320c:	e002      	b.n	8103214 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810320e:	68fb      	ldr	r3, [r7, #12]
 8103210:	2200      	movs	r2, #0
 8103212:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8103214:	f7fe ff78 	bl	8102108 <HAL_GetTick>
 8103218:	4602      	mov	r2, r0
 810321a:	687b      	ldr	r3, [r7, #4]
 810321c:	1ad3      	subs	r3, r2, r3
 810321e:	68ba      	ldr	r2, [r7, #8]
 8103220:	429a      	cmp	r2, r3
 8103222:	d302      	bcc.n	810322a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8103224:	68bb      	ldr	r3, [r7, #8]
 8103226:	2b00      	cmp	r3, #0
 8103228:	d119      	bne.n	810325e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 810322a:	7dfb      	ldrb	r3, [r7, #23]
 810322c:	2b00      	cmp	r3, #0
 810322e:	d116      	bne.n	810325e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8103230:	68fb      	ldr	r3, [r7, #12]
 8103232:	681b      	ldr	r3, [r3, #0]
 8103234:	699b      	ldr	r3, [r3, #24]
 8103236:	f003 0304 	and.w	r3, r3, #4
 810323a:	2b04      	cmp	r3, #4
 810323c:	d00f      	beq.n	810325e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810323e:	68fb      	ldr	r3, [r7, #12]
 8103240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103242:	f043 0220 	orr.w	r2, r3, #32
 8103246:	68fb      	ldr	r3, [r7, #12]
 8103248:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810324a:	68fb      	ldr	r3, [r7, #12]
 810324c:	2220      	movs	r2, #32
 810324e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103252:	68fb      	ldr	r3, [r7, #12]
 8103254:	2200      	movs	r2, #0
 8103256:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 810325a:	2301      	movs	r3, #1
 810325c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 810325e:	68fb      	ldr	r3, [r7, #12]
 8103260:	681b      	ldr	r3, [r3, #0]
 8103262:	699b      	ldr	r3, [r3, #24]
 8103264:	f003 0304 	and.w	r3, r3, #4
 8103268:	2b04      	cmp	r3, #4
 810326a:	d002      	beq.n	8103272 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 810326c:	7dfb      	ldrb	r3, [r7, #23]
 810326e:	2b00      	cmp	r3, #0
 8103270:	d083      	beq.n	810317a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8103272:	7dfb      	ldrb	r3, [r7, #23]
}
 8103274:	4618      	mov	r0, r3
 8103276:	3718      	adds	r7, #24
 8103278:	46bd      	mov	sp, r7
 810327a:	bd80      	pop	{r7, pc}
 810327c:	fe00e800 	.word	0xfe00e800

08103280 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8103280:	b580      	push	{r7, lr}
 8103282:	b08a      	sub	sp, #40	@ 0x28
 8103284:	af00      	add	r7, sp, #0
 8103286:	60f8      	str	r0, [r7, #12]
 8103288:	60b9      	str	r1, [r7, #8]
 810328a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810328c:	2300      	movs	r3, #0
 810328e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8103292:	68fb      	ldr	r3, [r7, #12]
 8103294:	681b      	ldr	r3, [r3, #0]
 8103296:	699b      	ldr	r3, [r3, #24]
 8103298:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 810329a:	2300      	movs	r3, #0
 810329c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 810329e:	687b      	ldr	r3, [r7, #4]
 81032a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 81032a2:	69bb      	ldr	r3, [r7, #24]
 81032a4:	f003 0310 	and.w	r3, r3, #16
 81032a8:	2b00      	cmp	r3, #0
 81032aa:	d068      	beq.n	810337e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81032ac:	68fb      	ldr	r3, [r7, #12]
 81032ae:	681b      	ldr	r3, [r3, #0]
 81032b0:	2210      	movs	r2, #16
 81032b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 81032b4:	e049      	b.n	810334a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 81032b6:	68bb      	ldr	r3, [r7, #8]
 81032b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81032bc:	d045      	beq.n	810334a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 81032be:	f7fe ff23 	bl	8102108 <HAL_GetTick>
 81032c2:	4602      	mov	r2, r0
 81032c4:	69fb      	ldr	r3, [r7, #28]
 81032c6:	1ad3      	subs	r3, r2, r3
 81032c8:	68ba      	ldr	r2, [r7, #8]
 81032ca:	429a      	cmp	r2, r3
 81032cc:	d302      	bcc.n	81032d4 <I2C_IsErrorOccurred+0x54>
 81032ce:	68bb      	ldr	r3, [r7, #8]
 81032d0:	2b00      	cmp	r3, #0
 81032d2:	d13a      	bne.n	810334a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 81032d4:	68fb      	ldr	r3, [r7, #12]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	685b      	ldr	r3, [r3, #4]
 81032da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81032de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 81032e0:	68fb      	ldr	r3, [r7, #12]
 81032e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 81032e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 81032e8:	68fb      	ldr	r3, [r7, #12]
 81032ea:	681b      	ldr	r3, [r3, #0]
 81032ec:	699b      	ldr	r3, [r3, #24]
 81032ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81032f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81032f6:	d121      	bne.n	810333c <I2C_IsErrorOccurred+0xbc>
 81032f8:	697b      	ldr	r3, [r7, #20]
 81032fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81032fe:	d01d      	beq.n	810333c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8103300:	7cfb      	ldrb	r3, [r7, #19]
 8103302:	2b20      	cmp	r3, #32
 8103304:	d01a      	beq.n	810333c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8103306:	68fb      	ldr	r3, [r7, #12]
 8103308:	681b      	ldr	r3, [r3, #0]
 810330a:	685a      	ldr	r2, [r3, #4]
 810330c:	68fb      	ldr	r3, [r7, #12]
 810330e:	681b      	ldr	r3, [r3, #0]
 8103310:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8103314:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8103316:	f7fe fef7 	bl	8102108 <HAL_GetTick>
 810331a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810331c:	e00e      	b.n	810333c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 810331e:	f7fe fef3 	bl	8102108 <HAL_GetTick>
 8103322:	4602      	mov	r2, r0
 8103324:	69fb      	ldr	r3, [r7, #28]
 8103326:	1ad3      	subs	r3, r2, r3
 8103328:	2b19      	cmp	r3, #25
 810332a:	d907      	bls.n	810333c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 810332c:	6a3b      	ldr	r3, [r7, #32]
 810332e:	f043 0320 	orr.w	r3, r3, #32
 8103332:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8103334:	2301      	movs	r3, #1
 8103336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 810333a:	e006      	b.n	810334a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810333c:	68fb      	ldr	r3, [r7, #12]
 810333e:	681b      	ldr	r3, [r3, #0]
 8103340:	699b      	ldr	r3, [r3, #24]
 8103342:	f003 0320 	and.w	r3, r3, #32
 8103346:	2b20      	cmp	r3, #32
 8103348:	d1e9      	bne.n	810331e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 810334a:	68fb      	ldr	r3, [r7, #12]
 810334c:	681b      	ldr	r3, [r3, #0]
 810334e:	699b      	ldr	r3, [r3, #24]
 8103350:	f003 0320 	and.w	r3, r3, #32
 8103354:	2b20      	cmp	r3, #32
 8103356:	d003      	beq.n	8103360 <I2C_IsErrorOccurred+0xe0>
 8103358:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810335c:	2b00      	cmp	r3, #0
 810335e:	d0aa      	beq.n	81032b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8103360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8103364:	2b00      	cmp	r3, #0
 8103366:	d103      	bne.n	8103370 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103368:	68fb      	ldr	r3, [r7, #12]
 810336a:	681b      	ldr	r3, [r3, #0]
 810336c:	2220      	movs	r2, #32
 810336e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8103370:	6a3b      	ldr	r3, [r7, #32]
 8103372:	f043 0304 	orr.w	r3, r3, #4
 8103376:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8103378:	2301      	movs	r3, #1
 810337a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 810337e:	68fb      	ldr	r3, [r7, #12]
 8103380:	681b      	ldr	r3, [r3, #0]
 8103382:	699b      	ldr	r3, [r3, #24]
 8103384:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8103386:	69bb      	ldr	r3, [r7, #24]
 8103388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810338c:	2b00      	cmp	r3, #0
 810338e:	d00b      	beq.n	81033a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8103390:	6a3b      	ldr	r3, [r7, #32]
 8103392:	f043 0301 	orr.w	r3, r3, #1
 8103396:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8103398:	68fb      	ldr	r3, [r7, #12]
 810339a:	681b      	ldr	r3, [r3, #0]
 810339c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 81033a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81033a2:	2301      	movs	r3, #1
 81033a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 81033a8:	69bb      	ldr	r3, [r7, #24]
 81033aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 81033ae:	2b00      	cmp	r3, #0
 81033b0:	d00b      	beq.n	81033ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 81033b2:	6a3b      	ldr	r3, [r7, #32]
 81033b4:	f043 0308 	orr.w	r3, r3, #8
 81033b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 81033ba:	68fb      	ldr	r3, [r7, #12]
 81033bc:	681b      	ldr	r3, [r3, #0]
 81033be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 81033c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81033c4:	2301      	movs	r3, #1
 81033c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 81033ca:	69bb      	ldr	r3, [r7, #24]
 81033cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81033d0:	2b00      	cmp	r3, #0
 81033d2:	d00b      	beq.n	81033ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 81033d4:	6a3b      	ldr	r3, [r7, #32]
 81033d6:	f043 0302 	orr.w	r3, r3, #2
 81033da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 81033dc:	68fb      	ldr	r3, [r7, #12]
 81033de:	681b      	ldr	r3, [r3, #0]
 81033e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81033e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81033e6:	2301      	movs	r3, #1
 81033e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 81033ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81033f0:	2b00      	cmp	r3, #0
 81033f2:	d01c      	beq.n	810342e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 81033f4:	68f8      	ldr	r0, [r7, #12]
 81033f6:	f7ff fdaf 	bl	8102f58 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81033fa:	68fb      	ldr	r3, [r7, #12]
 81033fc:	681b      	ldr	r3, [r3, #0]
 81033fe:	6859      	ldr	r1, [r3, #4]
 8103400:	68fb      	ldr	r3, [r7, #12]
 8103402:	681a      	ldr	r2, [r3, #0]
 8103404:	4b0d      	ldr	r3, [pc, #52]	@ (810343c <I2C_IsErrorOccurred+0x1bc>)
 8103406:	400b      	ands	r3, r1
 8103408:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 810340a:	68fb      	ldr	r3, [r7, #12]
 810340c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 810340e:	6a3b      	ldr	r3, [r7, #32]
 8103410:	431a      	orrs	r2, r3
 8103412:	68fb      	ldr	r3, [r7, #12]
 8103414:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8103416:	68fb      	ldr	r3, [r7, #12]
 8103418:	2220      	movs	r2, #32
 810341a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 810341e:	68fb      	ldr	r3, [r7, #12]
 8103420:	2200      	movs	r2, #0
 8103422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103426:	68fb      	ldr	r3, [r7, #12]
 8103428:	2200      	movs	r2, #0
 810342a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 810342e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8103432:	4618      	mov	r0, r3
 8103434:	3728      	adds	r7, #40	@ 0x28
 8103436:	46bd      	mov	sp, r7
 8103438:	bd80      	pop	{r7, pc}
 810343a:	bf00      	nop
 810343c:	fe00e800 	.word	0xfe00e800

08103440 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8103440:	b480      	push	{r7}
 8103442:	b087      	sub	sp, #28
 8103444:	af00      	add	r7, sp, #0
 8103446:	60f8      	str	r0, [r7, #12]
 8103448:	607b      	str	r3, [r7, #4]
 810344a:	460b      	mov	r3, r1
 810344c:	817b      	strh	r3, [r7, #10]
 810344e:	4613      	mov	r3, r2
 8103450:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103452:	897b      	ldrh	r3, [r7, #10]
 8103454:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103458:	7a7b      	ldrb	r3, [r7, #9]
 810345a:	041b      	lsls	r3, r3, #16
 810345c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103460:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103462:	687b      	ldr	r3, [r7, #4]
 8103464:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103466:	6a3b      	ldr	r3, [r7, #32]
 8103468:	4313      	orrs	r3, r2
 810346a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810346e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8103470:	68fb      	ldr	r3, [r7, #12]
 8103472:	681b      	ldr	r3, [r3, #0]
 8103474:	685a      	ldr	r2, [r3, #4]
 8103476:	6a3b      	ldr	r3, [r7, #32]
 8103478:	0d5b      	lsrs	r3, r3, #21
 810347a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 810347e:	4b08      	ldr	r3, [pc, #32]	@ (81034a0 <I2C_TransferConfig+0x60>)
 8103480:	430b      	orrs	r3, r1
 8103482:	43db      	mvns	r3, r3
 8103484:	ea02 0103 	and.w	r1, r2, r3
 8103488:	68fb      	ldr	r3, [r7, #12]
 810348a:	681b      	ldr	r3, [r3, #0]
 810348c:	697a      	ldr	r2, [r7, #20]
 810348e:	430a      	orrs	r2, r1
 8103490:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8103492:	bf00      	nop
 8103494:	371c      	adds	r7, #28
 8103496:	46bd      	mov	sp, r7
 8103498:	f85d 7b04 	ldr.w	r7, [sp], #4
 810349c:	4770      	bx	lr
 810349e:	bf00      	nop
 81034a0:	03ff63ff 	.word	0x03ff63ff

081034a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 81034a4:	b480      	push	{r7}
 81034a6:	b083      	sub	sp, #12
 81034a8:	af00      	add	r7, sp, #0
 81034aa:	6078      	str	r0, [r7, #4]
 81034ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81034ae:	687b      	ldr	r3, [r7, #4]
 81034b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81034b4:	b2db      	uxtb	r3, r3
 81034b6:	2b20      	cmp	r3, #32
 81034b8:	d138      	bne.n	810352c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81034ba:	687b      	ldr	r3, [r7, #4]
 81034bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81034c0:	2b01      	cmp	r3, #1
 81034c2:	d101      	bne.n	81034c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 81034c4:	2302      	movs	r3, #2
 81034c6:	e032      	b.n	810352e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 81034c8:	687b      	ldr	r3, [r7, #4]
 81034ca:	2201      	movs	r2, #1
 81034cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81034d0:	687b      	ldr	r3, [r7, #4]
 81034d2:	2224      	movs	r2, #36	@ 0x24
 81034d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81034d8:	687b      	ldr	r3, [r7, #4]
 81034da:	681b      	ldr	r3, [r3, #0]
 81034dc:	681a      	ldr	r2, [r3, #0]
 81034de:	687b      	ldr	r3, [r7, #4]
 81034e0:	681b      	ldr	r3, [r3, #0]
 81034e2:	f022 0201 	bic.w	r2, r2, #1
 81034e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81034e8:	687b      	ldr	r3, [r7, #4]
 81034ea:	681b      	ldr	r3, [r3, #0]
 81034ec:	681a      	ldr	r2, [r3, #0]
 81034ee:	687b      	ldr	r3, [r7, #4]
 81034f0:	681b      	ldr	r3, [r3, #0]
 81034f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 81034f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81034f8:	687b      	ldr	r3, [r7, #4]
 81034fa:	681b      	ldr	r3, [r3, #0]
 81034fc:	6819      	ldr	r1, [r3, #0]
 81034fe:	687b      	ldr	r3, [r7, #4]
 8103500:	681b      	ldr	r3, [r3, #0]
 8103502:	683a      	ldr	r2, [r7, #0]
 8103504:	430a      	orrs	r2, r1
 8103506:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8103508:	687b      	ldr	r3, [r7, #4]
 810350a:	681b      	ldr	r3, [r3, #0]
 810350c:	681a      	ldr	r2, [r3, #0]
 810350e:	687b      	ldr	r3, [r7, #4]
 8103510:	681b      	ldr	r3, [r3, #0]
 8103512:	f042 0201 	orr.w	r2, r2, #1
 8103516:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8103518:	687b      	ldr	r3, [r7, #4]
 810351a:	2220      	movs	r2, #32
 810351c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103520:	687b      	ldr	r3, [r7, #4]
 8103522:	2200      	movs	r2, #0
 8103524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8103528:	2300      	movs	r3, #0
 810352a:	e000      	b.n	810352e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 810352c:	2302      	movs	r3, #2
  }
}
 810352e:	4618      	mov	r0, r3
 8103530:	370c      	adds	r7, #12
 8103532:	46bd      	mov	sp, r7
 8103534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103538:	4770      	bx	lr

0810353a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 810353a:	b480      	push	{r7}
 810353c:	b085      	sub	sp, #20
 810353e:	af00      	add	r7, sp, #0
 8103540:	6078      	str	r0, [r7, #4]
 8103542:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103544:	687b      	ldr	r3, [r7, #4]
 8103546:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 810354a:	b2db      	uxtb	r3, r3
 810354c:	2b20      	cmp	r3, #32
 810354e:	d139      	bne.n	81035c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103550:	687b      	ldr	r3, [r7, #4]
 8103552:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8103556:	2b01      	cmp	r3, #1
 8103558:	d101      	bne.n	810355e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 810355a:	2302      	movs	r3, #2
 810355c:	e033      	b.n	81035c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 810355e:	687b      	ldr	r3, [r7, #4]
 8103560:	2201      	movs	r2, #1
 8103562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8103566:	687b      	ldr	r3, [r7, #4]
 8103568:	2224      	movs	r2, #36	@ 0x24
 810356a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810356e:	687b      	ldr	r3, [r7, #4]
 8103570:	681b      	ldr	r3, [r3, #0]
 8103572:	681a      	ldr	r2, [r3, #0]
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	681b      	ldr	r3, [r3, #0]
 8103578:	f022 0201 	bic.w	r2, r2, #1
 810357c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 810357e:	687b      	ldr	r3, [r7, #4]
 8103580:	681b      	ldr	r3, [r3, #0]
 8103582:	681b      	ldr	r3, [r3, #0]
 8103584:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8103586:	68fb      	ldr	r3, [r7, #12]
 8103588:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 810358c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 810358e:	683b      	ldr	r3, [r7, #0]
 8103590:	021b      	lsls	r3, r3, #8
 8103592:	68fa      	ldr	r2, [r7, #12]
 8103594:	4313      	orrs	r3, r2
 8103596:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8103598:	687b      	ldr	r3, [r7, #4]
 810359a:	681b      	ldr	r3, [r3, #0]
 810359c:	68fa      	ldr	r2, [r7, #12]
 810359e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81035a0:	687b      	ldr	r3, [r7, #4]
 81035a2:	681b      	ldr	r3, [r3, #0]
 81035a4:	681a      	ldr	r2, [r3, #0]
 81035a6:	687b      	ldr	r3, [r7, #4]
 81035a8:	681b      	ldr	r3, [r3, #0]
 81035aa:	f042 0201 	orr.w	r2, r2, #1
 81035ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81035b0:	687b      	ldr	r3, [r7, #4]
 81035b2:	2220      	movs	r2, #32
 81035b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81035b8:	687b      	ldr	r3, [r7, #4]
 81035ba:	2200      	movs	r2, #0
 81035bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 81035c0:	2300      	movs	r3, #0
 81035c2:	e000      	b.n	81035c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 81035c4:	2302      	movs	r3, #2
  }
}
 81035c6:	4618      	mov	r0, r3
 81035c8:	3714      	adds	r7, #20
 81035ca:	46bd      	mov	sp, r7
 81035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81035d0:	4770      	bx	lr
	...

081035d4 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81035d4:	b580      	push	{r7, lr}
 81035d6:	b084      	sub	sp, #16
 81035d8:	af00      	add	r7, sp, #0
 81035da:	60f8      	str	r0, [r7, #12]
 81035dc:	460b      	mov	r3, r1
 81035de:	607a      	str	r2, [r7, #4]
 81035e0:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81035e2:	4b37      	ldr	r3, [pc, #220]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035e4:	681b      	ldr	r3, [r3, #0]
 81035e6:	f023 0201 	bic.w	r2, r3, #1
 81035ea:	4935      	ldr	r1, [pc, #212]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81035ec:	68fb      	ldr	r3, [r7, #12]
 81035ee:	4313      	orrs	r3, r2
 81035f0:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81035f2:	687b      	ldr	r3, [r7, #4]
 81035f4:	2b00      	cmp	r3, #0
 81035f6:	d123      	bne.n	8103640 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81035f8:	f7fe fea6 	bl	8102348 <HAL_GetCurrentCPUID>
 81035fc:	4603      	mov	r3, r0
 81035fe:	2b03      	cmp	r3, #3
 8103600:	d158      	bne.n	81036b4 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103602:	4b2f      	ldr	r3, [pc, #188]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103604:	691b      	ldr	r3, [r3, #16]
 8103606:	4a2e      	ldr	r2, [pc, #184]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103608:	f023 0301 	bic.w	r3, r3, #1
 810360c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810360e:	4b2d      	ldr	r3, [pc, #180]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103610:	691b      	ldr	r3, [r3, #16]
 8103612:	4a2c      	ldr	r2, [pc, #176]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103614:	f043 0304 	orr.w	r3, r3, #4
 8103618:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810361a:	f3bf 8f4f 	dsb	sy
}
 810361e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103620:	f3bf 8f6f 	isb	sy
}
 8103624:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103626:	7afb      	ldrb	r3, [r7, #11]
 8103628:	2b01      	cmp	r3, #1
 810362a:	d101      	bne.n	8103630 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810362c:	bf30      	wfi
 810362e:	e000      	b.n	8103632 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103630:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103632:	4b24      	ldr	r3, [pc, #144]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103634:	691b      	ldr	r3, [r3, #16]
 8103636:	4a23      	ldr	r2, [pc, #140]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103638:	f023 0304 	bic.w	r3, r3, #4
 810363c:	6113      	str	r3, [r2, #16]
 810363e:	e03c      	b.n	81036ba <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103640:	687b      	ldr	r3, [r7, #4]
 8103642:	2b01      	cmp	r3, #1
 8103644:	d123      	bne.n	810368e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8103646:	f7fe fe7f 	bl	8102348 <HAL_GetCurrentCPUID>
 810364a:	4603      	mov	r3, r0
 810364c:	2b01      	cmp	r3, #1
 810364e:	d133      	bne.n	81036b8 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8103650:	4b1b      	ldr	r3, [pc, #108]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103652:	695b      	ldr	r3, [r3, #20]
 8103654:	4a1a      	ldr	r2, [pc, #104]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103656:	f023 0302 	bic.w	r3, r3, #2
 810365a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810365c:	4b19      	ldr	r3, [pc, #100]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810365e:	691b      	ldr	r3, [r3, #16]
 8103660:	4a18      	ldr	r2, [pc, #96]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103662:	f043 0304 	orr.w	r3, r3, #4
 8103666:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103668:	f3bf 8f4f 	dsb	sy
}
 810366c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810366e:	f3bf 8f6f 	isb	sy
}
 8103672:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103674:	7afb      	ldrb	r3, [r7, #11]
 8103676:	2b01      	cmp	r3, #1
 8103678:	d101      	bne.n	810367e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810367a:	bf30      	wfi
 810367c:	e000      	b.n	8103680 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810367e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103680:	4b10      	ldr	r3, [pc, #64]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103682:	691b      	ldr	r3, [r3, #16]
 8103684:	4a0f      	ldr	r2, [pc, #60]	@ (81036c4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103686:	f023 0304 	bic.w	r3, r3, #4
 810368a:	6113      	str	r3, [r2, #16]
 810368c:	e015      	b.n	81036ba <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810368e:	f7fe fe5b 	bl	8102348 <HAL_GetCurrentCPUID>
 8103692:	4603      	mov	r3, r0
 8103694:	2b03      	cmp	r3, #3
 8103696:	d106      	bne.n	81036a6 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8103698:	4b09      	ldr	r3, [pc, #36]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 810369a:	691b      	ldr	r3, [r3, #16]
 810369c:	4a08      	ldr	r2, [pc, #32]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 810369e:	f023 0304 	bic.w	r3, r3, #4
 81036a2:	6113      	str	r3, [r2, #16]
 81036a4:	e009      	b.n	81036ba <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81036a6:	4b06      	ldr	r3, [pc, #24]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81036a8:	695b      	ldr	r3, [r3, #20]
 81036aa:	4a05      	ldr	r2, [pc, #20]	@ (81036c0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81036ac:	f023 0304 	bic.w	r3, r3, #4
 81036b0:	6153      	str	r3, [r2, #20]
 81036b2:	e002      	b.n	81036ba <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81036b4:	bf00      	nop
 81036b6:	e000      	b.n	81036ba <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81036b8:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81036ba:	3710      	adds	r7, #16
 81036bc:	46bd      	mov	sp, r7
 81036be:	bd80      	pop	{r7, pc}
 81036c0:	58024800 	.word	0x58024800
 81036c4:	e000ed00 	.word	0xe000ed00

081036c8 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81036c8:	b580      	push	{r7, lr}
 81036ca:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81036cc:	f7fe fe3c 	bl	8102348 <HAL_GetCurrentCPUID>
 81036d0:	4603      	mov	r3, r0
 81036d2:	2b03      	cmp	r3, #3
 81036d4:	d101      	bne.n	81036da <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81036d6:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81036d8:	e001      	b.n	81036de <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81036da:	bf40      	sev
    __WFE ();
 81036dc:	bf20      	wfe
}
 81036de:	bf00      	nop
 81036e0:	bd80      	pop	{r7, pc}
	...

081036e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81036e4:	b480      	push	{r7}
 81036e6:	b089      	sub	sp, #36	@ 0x24
 81036e8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81036ea:	4bb3      	ldr	r3, [pc, #716]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81036ec:	691b      	ldr	r3, [r3, #16]
 81036ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81036f2:	2b18      	cmp	r3, #24
 81036f4:	f200 8155 	bhi.w	81039a2 <HAL_RCC_GetSysClockFreq+0x2be>
 81036f8:	a201      	add	r2, pc, #4	@ (adr r2, 8103700 <HAL_RCC_GetSysClockFreq+0x1c>)
 81036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81036fe:	bf00      	nop
 8103700:	08103765 	.word	0x08103765
 8103704:	081039a3 	.word	0x081039a3
 8103708:	081039a3 	.word	0x081039a3
 810370c:	081039a3 	.word	0x081039a3
 8103710:	081039a3 	.word	0x081039a3
 8103714:	081039a3 	.word	0x081039a3
 8103718:	081039a3 	.word	0x081039a3
 810371c:	081039a3 	.word	0x081039a3
 8103720:	0810378b 	.word	0x0810378b
 8103724:	081039a3 	.word	0x081039a3
 8103728:	081039a3 	.word	0x081039a3
 810372c:	081039a3 	.word	0x081039a3
 8103730:	081039a3 	.word	0x081039a3
 8103734:	081039a3 	.word	0x081039a3
 8103738:	081039a3 	.word	0x081039a3
 810373c:	081039a3 	.word	0x081039a3
 8103740:	08103791 	.word	0x08103791
 8103744:	081039a3 	.word	0x081039a3
 8103748:	081039a3 	.word	0x081039a3
 810374c:	081039a3 	.word	0x081039a3
 8103750:	081039a3 	.word	0x081039a3
 8103754:	081039a3 	.word	0x081039a3
 8103758:	081039a3 	.word	0x081039a3
 810375c:	081039a3 	.word	0x081039a3
 8103760:	08103797 	.word	0x08103797
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103764:	4b94      	ldr	r3, [pc, #592]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103766:	681b      	ldr	r3, [r3, #0]
 8103768:	f003 0320 	and.w	r3, r3, #32
 810376c:	2b00      	cmp	r3, #0
 810376e:	d009      	beq.n	8103784 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103770:	4b91      	ldr	r3, [pc, #580]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103772:	681b      	ldr	r3, [r3, #0]
 8103774:	08db      	lsrs	r3, r3, #3
 8103776:	f003 0303 	and.w	r3, r3, #3
 810377a:	4a90      	ldr	r2, [pc, #576]	@ (81039bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 810377c:	fa22 f303 	lsr.w	r3, r2, r3
 8103780:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8103782:	e111      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8103784:	4b8d      	ldr	r3, [pc, #564]	@ (81039bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103786:	61bb      	str	r3, [r7, #24]
      break;
 8103788:	e10e      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 810378a:	4b8d      	ldr	r3, [pc, #564]	@ (81039c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810378c:	61bb      	str	r3, [r7, #24]
      break;
 810378e:	e10b      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8103790:	4b8c      	ldr	r3, [pc, #560]	@ (81039c4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8103792:	61bb      	str	r3, [r7, #24]
      break;
 8103794:	e108      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103796:	4b88      	ldr	r3, [pc, #544]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810379a:	f003 0303 	and.w	r3, r3, #3
 810379e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81037a0:	4b85      	ldr	r3, [pc, #532]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81037a4:	091b      	lsrs	r3, r3, #4
 81037a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81037aa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81037ac:	4b82      	ldr	r3, [pc, #520]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81037b0:	f003 0301 	and.w	r3, r3, #1
 81037b4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81037b6:	4b80      	ldr	r3, [pc, #512]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81037ba:	08db      	lsrs	r3, r3, #3
 81037bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81037c0:	68fa      	ldr	r2, [r7, #12]
 81037c2:	fb02 f303 	mul.w	r3, r2, r3
 81037c6:	ee07 3a90 	vmov	s15, r3
 81037ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81037ce:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 81037d2:	693b      	ldr	r3, [r7, #16]
 81037d4:	2b00      	cmp	r3, #0
 81037d6:	f000 80e1 	beq.w	810399c <HAL_RCC_GetSysClockFreq+0x2b8>
 81037da:	697b      	ldr	r3, [r7, #20]
 81037dc:	2b02      	cmp	r3, #2
 81037de:	f000 8083 	beq.w	81038e8 <HAL_RCC_GetSysClockFreq+0x204>
 81037e2:	697b      	ldr	r3, [r7, #20]
 81037e4:	2b02      	cmp	r3, #2
 81037e6:	f200 80a1 	bhi.w	810392c <HAL_RCC_GetSysClockFreq+0x248>
 81037ea:	697b      	ldr	r3, [r7, #20]
 81037ec:	2b00      	cmp	r3, #0
 81037ee:	d003      	beq.n	81037f8 <HAL_RCC_GetSysClockFreq+0x114>
 81037f0:	697b      	ldr	r3, [r7, #20]
 81037f2:	2b01      	cmp	r3, #1
 81037f4:	d056      	beq.n	81038a4 <HAL_RCC_GetSysClockFreq+0x1c0>
 81037f6:	e099      	b.n	810392c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81037f8:	4b6f      	ldr	r3, [pc, #444]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037fa:	681b      	ldr	r3, [r3, #0]
 81037fc:	f003 0320 	and.w	r3, r3, #32
 8103800:	2b00      	cmp	r3, #0
 8103802:	d02d      	beq.n	8103860 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103804:	4b6c      	ldr	r3, [pc, #432]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103806:	681b      	ldr	r3, [r3, #0]
 8103808:	08db      	lsrs	r3, r3, #3
 810380a:	f003 0303 	and.w	r3, r3, #3
 810380e:	4a6b      	ldr	r2, [pc, #428]	@ (81039bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103810:	fa22 f303 	lsr.w	r3, r2, r3
 8103814:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103816:	687b      	ldr	r3, [r7, #4]
 8103818:	ee07 3a90 	vmov	s15, r3
 810381c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103820:	693b      	ldr	r3, [r7, #16]
 8103822:	ee07 3a90 	vmov	s15, r3
 8103826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810382a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810382e:	4b62      	ldr	r3, [pc, #392]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8103832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103836:	ee07 3a90 	vmov	s15, r3
 810383a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810383e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103842:	eddf 5a61 	vldr	s11, [pc, #388]	@ 81039c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810384a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810384e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8103852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103856:	ee67 7a27 	vmul.f32	s15, s14, s15
 810385a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 810385e:	e087      	b.n	8103970 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103860:	693b      	ldr	r3, [r7, #16]
 8103862:	ee07 3a90 	vmov	s15, r3
 8103866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810386a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 81039cc <HAL_RCC_GetSysClockFreq+0x2e8>
 810386e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103872:	4b51      	ldr	r3, [pc, #324]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8103876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810387a:	ee07 3a90 	vmov	s15, r3
 810387e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103882:	ed97 6a02 	vldr	s12, [r7, #8]
 8103886:	eddf 5a50 	vldr	s11, [pc, #320]	@ 81039c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 810388a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810388e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8103896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810389a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810389e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81038a2:	e065      	b.n	8103970 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81038a4:	693b      	ldr	r3, [r7, #16]
 81038a6:	ee07 3a90 	vmov	s15, r3
 81038aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81038ae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 81039d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 81038b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81038b6:	4b40      	ldr	r3, [pc, #256]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81038ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81038be:	ee07 3a90 	vmov	s15, r3
 81038c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81038c6:	ed97 6a02 	vldr	s12, [r7, #8]
 81038ca:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 81039c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 81038ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81038d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81038d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81038da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81038de:	ee67 7a27 	vmul.f32	s15, s14, s15
 81038e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81038e6:	e043      	b.n	8103970 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81038e8:	693b      	ldr	r3, [r7, #16]
 81038ea:	ee07 3a90 	vmov	s15, r3
 81038ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81038f2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 81039d4 <HAL_RCC_GetSysClockFreq+0x2f0>
 81038f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81038fa:	4b2f      	ldr	r3, [pc, #188]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81038fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103902:	ee07 3a90 	vmov	s15, r3
 8103906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810390a:	ed97 6a02 	vldr	s12, [r7, #8]
 810390e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 81039c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810391a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810391e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103926:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810392a:	e021      	b.n	8103970 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810392c:	693b      	ldr	r3, [r7, #16]
 810392e:	ee07 3a90 	vmov	s15, r3
 8103932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103936:	eddf 6a26 	vldr	s13, [pc, #152]	@ 81039d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 810393a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810393e:	4b1e      	ldr	r3, [pc, #120]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8103942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103946:	ee07 3a90 	vmov	s15, r3
 810394a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810394e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103952:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 81039c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810395a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810395e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8103962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103966:	ee67 7a27 	vmul.f32	s15, s14, s15
 810396a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810396e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8103970:	4b11      	ldr	r3, [pc, #68]	@ (81039b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8103974:	0a5b      	lsrs	r3, r3, #9
 8103976:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810397a:	3301      	adds	r3, #1
 810397c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 810397e:	683b      	ldr	r3, [r7, #0]
 8103980:	ee07 3a90 	vmov	s15, r3
 8103984:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103988:	edd7 6a07 	vldr	s13, [r7, #28]
 810398c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103994:	ee17 3a90 	vmov	r3, s15
 8103998:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 810399a:	e005      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 810399c:	2300      	movs	r3, #0
 810399e:	61bb      	str	r3, [r7, #24]
      break;
 81039a0:	e002      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81039a2:	4b07      	ldr	r3, [pc, #28]	@ (81039c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81039a4:	61bb      	str	r3, [r7, #24]
      break;
 81039a6:	bf00      	nop
  }

  return sysclockfreq;
 81039a8:	69bb      	ldr	r3, [r7, #24]
}
 81039aa:	4618      	mov	r0, r3
 81039ac:	3724      	adds	r7, #36	@ 0x24
 81039ae:	46bd      	mov	sp, r7
 81039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039b4:	4770      	bx	lr
 81039b6:	bf00      	nop
 81039b8:	58024400 	.word	0x58024400
 81039bc:	03d09000 	.word	0x03d09000
 81039c0:	003d0900 	.word	0x003d0900
 81039c4:	017d7840 	.word	0x017d7840
 81039c8:	46000000 	.word	0x46000000
 81039cc:	4c742400 	.word	0x4c742400
 81039d0:	4a742400 	.word	0x4a742400
 81039d4:	4bbebc20 	.word	0x4bbebc20

081039d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81039d8:	b580      	push	{r7, lr}
 81039da:	b082      	sub	sp, #8
 81039dc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81039de:	f7ff fe81 	bl	81036e4 <HAL_RCC_GetSysClockFreq>
 81039e2:	4602      	mov	r2, r0
 81039e4:	4b11      	ldr	r3, [pc, #68]	@ (8103a2c <HAL_RCC_GetHCLKFreq+0x54>)
 81039e6:	699b      	ldr	r3, [r3, #24]
 81039e8:	0a1b      	lsrs	r3, r3, #8
 81039ea:	f003 030f 	and.w	r3, r3, #15
 81039ee:	4910      	ldr	r1, [pc, #64]	@ (8103a30 <HAL_RCC_GetHCLKFreq+0x58>)
 81039f0:	5ccb      	ldrb	r3, [r1, r3]
 81039f2:	f003 031f 	and.w	r3, r3, #31
 81039f6:	fa22 f303 	lsr.w	r3, r2, r3
 81039fa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81039fc:	4b0b      	ldr	r3, [pc, #44]	@ (8103a2c <HAL_RCC_GetHCLKFreq+0x54>)
 81039fe:	699b      	ldr	r3, [r3, #24]
 8103a00:	f003 030f 	and.w	r3, r3, #15
 8103a04:	4a0a      	ldr	r2, [pc, #40]	@ (8103a30 <HAL_RCC_GetHCLKFreq+0x58>)
 8103a06:	5cd3      	ldrb	r3, [r2, r3]
 8103a08:	f003 031f 	and.w	r3, r3, #31
 8103a0c:	687a      	ldr	r2, [r7, #4]
 8103a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8103a12:	4a08      	ldr	r2, [pc, #32]	@ (8103a34 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103a14:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103a16:	4b07      	ldr	r3, [pc, #28]	@ (8103a34 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103a18:	681b      	ldr	r3, [r3, #0]
 8103a1a:	4a07      	ldr	r2, [pc, #28]	@ (8103a38 <HAL_RCC_GetHCLKFreq+0x60>)
 8103a1c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8103a1e:	4b05      	ldr	r3, [pc, #20]	@ (8103a34 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103a20:	681b      	ldr	r3, [r3, #0]
}
 8103a22:	4618      	mov	r0, r3
 8103a24:	3708      	adds	r7, #8
 8103a26:	46bd      	mov	sp, r7
 8103a28:	bd80      	pop	{r7, pc}
 8103a2a:	bf00      	nop
 8103a2c:	58024400 	.word	0x58024400
 8103a30:	0810fa74 	.word	0x0810fa74
 8103a34:	10000004 	.word	0x10000004
 8103a38:	10000000 	.word	0x10000000

08103a3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8103a3c:	b580      	push	{r7, lr}
 8103a3e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8103a40:	f7ff ffca 	bl	81039d8 <HAL_RCC_GetHCLKFreq>
 8103a44:	4602      	mov	r2, r0
 8103a46:	4b06      	ldr	r3, [pc, #24]	@ (8103a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8103a48:	69db      	ldr	r3, [r3, #28]
 8103a4a:	091b      	lsrs	r3, r3, #4
 8103a4c:	f003 0307 	and.w	r3, r3, #7
 8103a50:	4904      	ldr	r1, [pc, #16]	@ (8103a64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8103a52:	5ccb      	ldrb	r3, [r1, r3]
 8103a54:	f003 031f 	and.w	r3, r3, #31
 8103a58:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8103a5c:	4618      	mov	r0, r3
 8103a5e:	bd80      	pop	{r7, pc}
 8103a60:	58024400 	.word	0x58024400
 8103a64:	0810fa74 	.word	0x0810fa74

08103a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8103a68:	b580      	push	{r7, lr}
 8103a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8103a6c:	f7ff ffb4 	bl	81039d8 <HAL_RCC_GetHCLKFreq>
 8103a70:	4602      	mov	r2, r0
 8103a72:	4b06      	ldr	r3, [pc, #24]	@ (8103a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8103a74:	69db      	ldr	r3, [r3, #28]
 8103a76:	0a1b      	lsrs	r3, r3, #8
 8103a78:	f003 0307 	and.w	r3, r3, #7
 8103a7c:	4904      	ldr	r1, [pc, #16]	@ (8103a90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8103a7e:	5ccb      	ldrb	r3, [r1, r3]
 8103a80:	f003 031f 	and.w	r3, r3, #31
 8103a84:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8103a88:	4618      	mov	r0, r3
 8103a8a:	bd80      	pop	{r7, pc}
 8103a8c:	58024400 	.word	0x58024400
 8103a90:	0810fa74 	.word	0x0810fa74

08103a94 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8103a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8103a98:	b0ca      	sub	sp, #296	@ 0x128
 8103a9a:	af00      	add	r7, sp, #0
 8103a9c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8103aa0:	2300      	movs	r3, #0
 8103aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8103aa6:	2300      	movs	r3, #0
 8103aa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8103aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103ab4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8103ab8:	2500      	movs	r5, #0
 8103aba:	ea54 0305 	orrs.w	r3, r4, r5
 8103abe:	d049      	beq.n	8103b54 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8103ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ac4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8103ac6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103aca:	d02f      	beq.n	8103b2c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8103acc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103ad0:	d828      	bhi.n	8103b24 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8103ad2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103ad6:	d01a      	beq.n	8103b0e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8103ad8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103adc:	d822      	bhi.n	8103b24 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8103ade:	2b00      	cmp	r3, #0
 8103ae0:	d003      	beq.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0x56>
 8103ae2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8103ae6:	d007      	beq.n	8103af8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8103ae8:	e01c      	b.n	8103b24 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103aea:	4bb8      	ldr	r3, [pc, #736]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103aee:	4ab7      	ldr	r2, [pc, #732]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103af4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8103af6:	e01a      	b.n	8103b2e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103afc:	3308      	adds	r3, #8
 8103afe:	2102      	movs	r1, #2
 8103b00:	4618      	mov	r0, r3
 8103b02:	f001 fc8f 	bl	8105424 <RCCEx_PLL2_Config>
 8103b06:	4603      	mov	r3, r0
 8103b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8103b0c:	e00f      	b.n	8103b2e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b12:	3328      	adds	r3, #40	@ 0x28
 8103b14:	2102      	movs	r1, #2
 8103b16:	4618      	mov	r0, r3
 8103b18:	f001 fd36 	bl	8105588 <RCCEx_PLL3_Config>
 8103b1c:	4603      	mov	r3, r0
 8103b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8103b22:	e004      	b.n	8103b2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103b24:	2301      	movs	r3, #1
 8103b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103b2a:	e000      	b.n	8103b2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8103b2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103b2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103b32:	2b00      	cmp	r3, #0
 8103b34:	d10a      	bne.n	8103b4c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8103b36:	4ba5      	ldr	r3, [pc, #660]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103b3a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8103b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8103b44:	4aa1      	ldr	r2, [pc, #644]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103b46:	430b      	orrs	r3, r1
 8103b48:	6513      	str	r3, [r2, #80]	@ 0x50
 8103b4a:	e003      	b.n	8103b54 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103b50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8103b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103b5c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8103b60:	f04f 0900 	mov.w	r9, #0
 8103b64:	ea58 0309 	orrs.w	r3, r8, r9
 8103b68:	d047      	beq.n	8103bfa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8103b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103b70:	2b04      	cmp	r3, #4
 8103b72:	d82a      	bhi.n	8103bca <HAL_RCCEx_PeriphCLKConfig+0x136>
 8103b74:	a201      	add	r2, pc, #4	@ (adr r2, 8103b7c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8103b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b7a:	bf00      	nop
 8103b7c:	08103b91 	.word	0x08103b91
 8103b80:	08103b9f 	.word	0x08103b9f
 8103b84:	08103bb5 	.word	0x08103bb5
 8103b88:	08103bd3 	.word	0x08103bd3
 8103b8c:	08103bd3 	.word	0x08103bd3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103b90:	4b8e      	ldr	r3, [pc, #568]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103b94:	4a8d      	ldr	r2, [pc, #564]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103b96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103b9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103b9c:	e01a      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ba2:	3308      	adds	r3, #8
 8103ba4:	2100      	movs	r1, #0
 8103ba6:	4618      	mov	r0, r3
 8103ba8:	f001 fc3c 	bl	8105424 <RCCEx_PLL2_Config>
 8103bac:	4603      	mov	r3, r0
 8103bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103bb2:	e00f      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103bb8:	3328      	adds	r3, #40	@ 0x28
 8103bba:	2100      	movs	r1, #0
 8103bbc:	4618      	mov	r0, r3
 8103bbe:	f001 fce3 	bl	8105588 <RCCEx_PLL3_Config>
 8103bc2:	4603      	mov	r3, r0
 8103bc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103bc8:	e004      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103bca:	2301      	movs	r3, #1
 8103bcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103bd0:	e000      	b.n	8103bd4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8103bd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103bd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103bd8:	2b00      	cmp	r3, #0
 8103bda:	d10a      	bne.n	8103bf2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103bdc:	4b7b      	ldr	r3, [pc, #492]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103bde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103be0:	f023 0107 	bic.w	r1, r3, #7
 8103be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103bea:	4a78      	ldr	r2, [pc, #480]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103bec:	430b      	orrs	r3, r1
 8103bee:	6513      	str	r3, [r2, #80]	@ 0x50
 8103bf0:	e003      	b.n	8103bfa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103bf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103bf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8103bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c02:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8103c06:	f04f 0b00 	mov.w	fp, #0
 8103c0a:	ea5a 030b 	orrs.w	r3, sl, fp
 8103c0e:	d04c      	beq.n	8103caa <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8103c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103c16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103c1a:	d030      	beq.n	8103c7e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8103c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103c20:	d829      	bhi.n	8103c76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103c22:	2bc0      	cmp	r3, #192	@ 0xc0
 8103c24:	d02d      	beq.n	8103c82 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8103c26:	2bc0      	cmp	r3, #192	@ 0xc0
 8103c28:	d825      	bhi.n	8103c76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103c2a:	2b80      	cmp	r3, #128	@ 0x80
 8103c2c:	d018      	beq.n	8103c60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8103c2e:	2b80      	cmp	r3, #128	@ 0x80
 8103c30:	d821      	bhi.n	8103c76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103c32:	2b00      	cmp	r3, #0
 8103c34:	d002      	beq.n	8103c3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8103c36:	2b40      	cmp	r3, #64	@ 0x40
 8103c38:	d007      	beq.n	8103c4a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8103c3a:	e01c      	b.n	8103c76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103c3c:	4b63      	ldr	r3, [pc, #396]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103c40:	4a62      	ldr	r2, [pc, #392]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103c42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103c46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103c48:	e01c      	b.n	8103c84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c4e:	3308      	adds	r3, #8
 8103c50:	2100      	movs	r1, #0
 8103c52:	4618      	mov	r0, r3
 8103c54:	f001 fbe6 	bl	8105424 <RCCEx_PLL2_Config>
 8103c58:	4603      	mov	r3, r0
 8103c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103c5e:	e011      	b.n	8103c84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c64:	3328      	adds	r3, #40	@ 0x28
 8103c66:	2100      	movs	r1, #0
 8103c68:	4618      	mov	r0, r3
 8103c6a:	f001 fc8d 	bl	8105588 <RCCEx_PLL3_Config>
 8103c6e:	4603      	mov	r3, r0
 8103c70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103c74:	e006      	b.n	8103c84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103c76:	2301      	movs	r3, #1
 8103c78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103c7c:	e002      	b.n	8103c84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8103c7e:	bf00      	nop
 8103c80:	e000      	b.n	8103c84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8103c82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103c84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103c88:	2b00      	cmp	r3, #0
 8103c8a:	d10a      	bne.n	8103ca2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8103c8c:	4b4f      	ldr	r3, [pc, #316]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103c90:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8103c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103c9a:	4a4c      	ldr	r2, [pc, #304]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103c9c:	430b      	orrs	r3, r1
 8103c9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103ca0:	e003      	b.n	8103caa <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103ca2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103ca6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8103caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103cb2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8103cb6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8103cba:	2300      	movs	r3, #0
 8103cbc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8103cc0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8103cc4:	460b      	mov	r3, r1
 8103cc6:	4313      	orrs	r3, r2
 8103cc8:	d053      	beq.n	8103d72 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8103cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8103cd2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8103cd6:	d035      	beq.n	8103d44 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8103cd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8103cdc:	d82e      	bhi.n	8103d3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103cde:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8103ce2:	d031      	beq.n	8103d48 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8103ce4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8103ce8:	d828      	bhi.n	8103d3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103cea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103cee:	d01a      	beq.n	8103d26 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8103cf0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103cf4:	d822      	bhi.n	8103d3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103cf6:	2b00      	cmp	r3, #0
 8103cf8:	d003      	beq.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8103cfa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103cfe:	d007      	beq.n	8103d10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8103d00:	e01c      	b.n	8103d3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103d02:	4b32      	ldr	r3, [pc, #200]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103d06:	4a31      	ldr	r2, [pc, #196]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103d0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103d0e:	e01c      	b.n	8103d4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d14:	3308      	adds	r3, #8
 8103d16:	2100      	movs	r1, #0
 8103d18:	4618      	mov	r0, r3
 8103d1a:	f001 fb83 	bl	8105424 <RCCEx_PLL2_Config>
 8103d1e:	4603      	mov	r3, r0
 8103d20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103d24:	e011      	b.n	8103d4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d2a:	3328      	adds	r3, #40	@ 0x28
 8103d2c:	2100      	movs	r1, #0
 8103d2e:	4618      	mov	r0, r3
 8103d30:	f001 fc2a 	bl	8105588 <RCCEx_PLL3_Config>
 8103d34:	4603      	mov	r3, r0
 8103d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103d3a:	e006      	b.n	8103d4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103d3c:	2301      	movs	r3, #1
 8103d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103d42:	e002      	b.n	8103d4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103d44:	bf00      	nop
 8103d46:	e000      	b.n	8103d4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103d48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103d4e:	2b00      	cmp	r3, #0
 8103d50:	d10b      	bne.n	8103d6a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8103d52:	4b1e      	ldr	r3, [pc, #120]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103d56:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8103d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8103d62:	4a1a      	ldr	r2, [pc, #104]	@ (8103dcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103d64:	430b      	orrs	r3, r1
 8103d66:	6593      	str	r3, [r2, #88]	@ 0x58
 8103d68:	e003      	b.n	8103d72 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103d6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d7a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8103d7e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8103d82:	2300      	movs	r3, #0
 8103d84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8103d88:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8103d8c:	460b      	mov	r3, r1
 8103d8e:	4313      	orrs	r3, r2
 8103d90:	d056      	beq.n	8103e40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8103d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d96:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8103d9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103d9e:	d038      	beq.n	8103e12 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8103da0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103da4:	d831      	bhi.n	8103e0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103da6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103daa:	d034      	beq.n	8103e16 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8103dac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103db0:	d82b      	bhi.n	8103e0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103db2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103db6:	d01d      	beq.n	8103df4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8103db8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103dbc:	d825      	bhi.n	8103e0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103dbe:	2b00      	cmp	r3, #0
 8103dc0:	d006      	beq.n	8103dd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8103dc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8103dc6:	d00a      	beq.n	8103dde <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8103dc8:	e01f      	b.n	8103e0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103dca:	bf00      	nop
 8103dcc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103dd0:	4ba2      	ldr	r3, [pc, #648]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103dd4:	4aa1      	ldr	r2, [pc, #644]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103dd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103dda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103ddc:	e01c      	b.n	8103e18 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103de2:	3308      	adds	r3, #8
 8103de4:	2100      	movs	r1, #0
 8103de6:	4618      	mov	r0, r3
 8103de8:	f001 fb1c 	bl	8105424 <RCCEx_PLL2_Config>
 8103dec:	4603      	mov	r3, r0
 8103dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103df2:	e011      	b.n	8103e18 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103df8:	3328      	adds	r3, #40	@ 0x28
 8103dfa:	2100      	movs	r1, #0
 8103dfc:	4618      	mov	r0, r3
 8103dfe:	f001 fbc3 	bl	8105588 <RCCEx_PLL3_Config>
 8103e02:	4603      	mov	r3, r0
 8103e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103e08:	e006      	b.n	8103e18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103e0a:	2301      	movs	r3, #1
 8103e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103e10:	e002      	b.n	8103e18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8103e12:	bf00      	nop
 8103e14:	e000      	b.n	8103e18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8103e16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103e1c:	2b00      	cmp	r3, #0
 8103e1e:	d10b      	bne.n	8103e38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103e20:	4b8e      	ldr	r3, [pc, #568]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103e24:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8103e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8103e30:	4a8a      	ldr	r2, [pc, #552]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103e32:	430b      	orrs	r3, r1
 8103e34:	6593      	str	r3, [r2, #88]	@ 0x58
 8103e36:	e003      	b.n	8103e40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103e3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103e48:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8103e4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8103e50:	2300      	movs	r3, #0
 8103e52:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8103e56:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8103e5a:	460b      	mov	r3, r1
 8103e5c:	4313      	orrs	r3, r2
 8103e5e:	d03a      	beq.n	8103ed6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8103e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103e66:	2b30      	cmp	r3, #48	@ 0x30
 8103e68:	d01f      	beq.n	8103eaa <HAL_RCCEx_PeriphCLKConfig+0x416>
 8103e6a:	2b30      	cmp	r3, #48	@ 0x30
 8103e6c:	d819      	bhi.n	8103ea2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103e6e:	2b20      	cmp	r3, #32
 8103e70:	d00c      	beq.n	8103e8c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8103e72:	2b20      	cmp	r3, #32
 8103e74:	d815      	bhi.n	8103ea2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103e76:	2b00      	cmp	r3, #0
 8103e78:	d019      	beq.n	8103eae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8103e7a:	2b10      	cmp	r3, #16
 8103e7c:	d111      	bne.n	8103ea2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103e7e:	4b77      	ldr	r3, [pc, #476]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103e82:	4a76      	ldr	r2, [pc, #472]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103e84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103e88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103e8a:	e011      	b.n	8103eb0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e90:	3308      	adds	r3, #8
 8103e92:	2102      	movs	r1, #2
 8103e94:	4618      	mov	r0, r3
 8103e96:	f001 fac5 	bl	8105424 <RCCEx_PLL2_Config>
 8103e9a:	4603      	mov	r3, r0
 8103e9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103ea0:	e006      	b.n	8103eb0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103ea2:	2301      	movs	r3, #1
 8103ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103ea8:	e002      	b.n	8103eb0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103eaa:	bf00      	nop
 8103eac:	e000      	b.n	8103eb0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8103eae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103eb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103eb4:	2b00      	cmp	r3, #0
 8103eb6:	d10a      	bne.n	8103ece <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103eb8:	4b68      	ldr	r3, [pc, #416]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103ebc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8103ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103ec6:	4a65      	ldr	r2, [pc, #404]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103ec8:	430b      	orrs	r3, r1
 8103eca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8103ecc:	e003      	b.n	8103ed6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8103ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103ede:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8103ee2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8103ee6:	2300      	movs	r3, #0
 8103ee8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8103eec:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8103ef0:	460b      	mov	r3, r1
 8103ef2:	4313      	orrs	r3, r2
 8103ef4:	d051      	beq.n	8103f9a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8103ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103efa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8103efc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103f00:	d035      	beq.n	8103f6e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8103f02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103f06:	d82e      	bhi.n	8103f66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103f08:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8103f0c:	d031      	beq.n	8103f72 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8103f0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8103f12:	d828      	bhi.n	8103f66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103f18:	d01a      	beq.n	8103f50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8103f1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103f1e:	d822      	bhi.n	8103f66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103f20:	2b00      	cmp	r3, #0
 8103f22:	d003      	beq.n	8103f2c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8103f24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103f28:	d007      	beq.n	8103f3a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8103f2a:	e01c      	b.n	8103f66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103f2c:	4b4b      	ldr	r3, [pc, #300]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103f30:	4a4a      	ldr	r2, [pc, #296]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103f36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103f38:	e01c      	b.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f3e:	3308      	adds	r3, #8
 8103f40:	2100      	movs	r1, #0
 8103f42:	4618      	mov	r0, r3
 8103f44:	f001 fa6e 	bl	8105424 <RCCEx_PLL2_Config>
 8103f48:	4603      	mov	r3, r0
 8103f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103f4e:	e011      	b.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f54:	3328      	adds	r3, #40	@ 0x28
 8103f56:	2100      	movs	r1, #0
 8103f58:	4618      	mov	r0, r3
 8103f5a:	f001 fb15 	bl	8105588 <RCCEx_PLL3_Config>
 8103f5e:	4603      	mov	r3, r0
 8103f60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103f64:	e006      	b.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103f66:	2301      	movs	r3, #1
 8103f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103f6c:	e002      	b.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103f6e:	bf00      	nop
 8103f70:	e000      	b.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103f72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103f74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103f78:	2b00      	cmp	r3, #0
 8103f7a:	d10a      	bne.n	8103f92 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8103f7c:	4b37      	ldr	r3, [pc, #220]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103f80:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8103f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8103f8a:	4a34      	ldr	r2, [pc, #208]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103f8c:	430b      	orrs	r3, r1
 8103f8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103f90:	e003      	b.n	8103f9a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103fa2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8103fa6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8103faa:	2300      	movs	r3, #0
 8103fac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8103fb0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8103fb4:	460b      	mov	r3, r1
 8103fb6:	4313      	orrs	r3, r2
 8103fb8:	d056      	beq.n	8104068 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8103fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103fbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103fc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8103fc4:	d033      	beq.n	810402e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8103fc6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8103fca:	d82c      	bhi.n	8104026 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103fcc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8103fd0:	d02f      	beq.n	8104032 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8103fd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8103fd6:	d826      	bhi.n	8104026 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103fd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8103fdc:	d02b      	beq.n	8104036 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8103fde:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8103fe2:	d820      	bhi.n	8104026 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103fe4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103fe8:	d012      	beq.n	8104010 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8103fea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103fee:	d81a      	bhi.n	8104026 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103ff0:	2b00      	cmp	r3, #0
 8103ff2:	d022      	beq.n	810403a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8103ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103ff8:	d115      	bne.n	8104026 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ffe:	3308      	adds	r3, #8
 8104000:	2101      	movs	r1, #1
 8104002:	4618      	mov	r0, r3
 8104004:	f001 fa0e 	bl	8105424 <RCCEx_PLL2_Config>
 8104008:	4603      	mov	r3, r0
 810400a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 810400e:	e015      	b.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104014:	3328      	adds	r3, #40	@ 0x28
 8104016:	2101      	movs	r1, #1
 8104018:	4618      	mov	r0, r3
 810401a:	f001 fab5 	bl	8105588 <RCCEx_PLL3_Config>
 810401e:	4603      	mov	r3, r0
 8104020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8104024:	e00a      	b.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104026:	2301      	movs	r3, #1
 8104028:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810402c:	e006      	b.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810402e:	bf00      	nop
 8104030:	e004      	b.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104032:	bf00      	nop
 8104034:	e002      	b.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104036:	bf00      	nop
 8104038:	e000      	b.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810403a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810403c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104040:	2b00      	cmp	r3, #0
 8104042:	d10d      	bne.n	8104060 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104044:	4b05      	ldr	r3, [pc, #20]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104048:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 810404c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104050:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104052:	4a02      	ldr	r2, [pc, #8]	@ (810405c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104054:	430b      	orrs	r3, r1
 8104056:	6513      	str	r3, [r2, #80]	@ 0x50
 8104058:	e006      	b.n	8104068 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 810405a:	bf00      	nop
 810405c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104064:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810406c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104070:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8104074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8104078:	2300      	movs	r3, #0
 810407a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 810407e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8104082:	460b      	mov	r3, r1
 8104084:	4313      	orrs	r3, r2
 8104086:	d055      	beq.n	8104134 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8104088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810408c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8104090:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104094:	d033      	beq.n	81040fe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8104096:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810409a:	d82c      	bhi.n	81040f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 810409c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81040a0:	d02f      	beq.n	8104102 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 81040a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81040a6:	d826      	bhi.n	81040f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81040a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81040ac:	d02b      	beq.n	8104106 <HAL_RCCEx_PeriphCLKConfig+0x672>
 81040ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81040b2:	d820      	bhi.n	81040f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81040b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81040b8:	d012      	beq.n	81040e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 81040ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81040be:	d81a      	bhi.n	81040f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81040c0:	2b00      	cmp	r3, #0
 81040c2:	d022      	beq.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x676>
 81040c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81040c8:	d115      	bne.n	81040f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81040ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040ce:	3308      	adds	r3, #8
 81040d0:	2101      	movs	r1, #1
 81040d2:	4618      	mov	r0, r3
 81040d4:	f001 f9a6 	bl	8105424 <RCCEx_PLL2_Config>
 81040d8:	4603      	mov	r3, r0
 81040da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81040de:	e015      	b.n	810410c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81040e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040e4:	3328      	adds	r3, #40	@ 0x28
 81040e6:	2101      	movs	r1, #1
 81040e8:	4618      	mov	r0, r3
 81040ea:	f001 fa4d 	bl	8105588 <RCCEx_PLL3_Config>
 81040ee:	4603      	mov	r3, r0
 81040f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81040f4:	e00a      	b.n	810410c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 81040f6:	2301      	movs	r3, #1
 81040f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81040fc:	e006      	b.n	810410c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81040fe:	bf00      	nop
 8104100:	e004      	b.n	810410c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104102:	bf00      	nop
 8104104:	e002      	b.n	810410c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104106:	bf00      	nop
 8104108:	e000      	b.n	810410c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810410a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810410c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104110:	2b00      	cmp	r3, #0
 8104112:	d10b      	bne.n	810412c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104114:	4ba4      	ldr	r3, [pc, #656]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104118:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 810411c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104120:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8104124:	4aa0      	ldr	r2, [pc, #640]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104126:	430b      	orrs	r3, r1
 8104128:	6593      	str	r3, [r2, #88]	@ 0x58
 810412a:	e003      	b.n	8104134 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810412c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104130:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104138:	e9d3 2300 	ldrd	r2, r3, [r3]
 810413c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8104140:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8104144:	2300      	movs	r3, #0
 8104146:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 810414a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 810414e:	460b      	mov	r3, r1
 8104150:	4313      	orrs	r3, r2
 8104152:	d037      	beq.n	81041c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8104154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810415a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810415e:	d00e      	beq.n	810417e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8104160:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104164:	d816      	bhi.n	8104194 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8104166:	2b00      	cmp	r3, #0
 8104168:	d018      	beq.n	810419c <HAL_RCCEx_PeriphCLKConfig+0x708>
 810416a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810416e:	d111      	bne.n	8104194 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104170:	4b8d      	ldr	r3, [pc, #564]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104174:	4a8c      	ldr	r2, [pc, #560]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104176:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810417a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 810417c:	e00f      	b.n	810419e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104182:	3308      	adds	r3, #8
 8104184:	2101      	movs	r1, #1
 8104186:	4618      	mov	r0, r3
 8104188:	f001 f94c 	bl	8105424 <RCCEx_PLL2_Config>
 810418c:	4603      	mov	r3, r0
 810418e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8104192:	e004      	b.n	810419e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104194:	2301      	movs	r3, #1
 8104196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810419a:	e000      	b.n	810419e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 810419c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810419e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81041a2:	2b00      	cmp	r3, #0
 81041a4:	d10a      	bne.n	81041bc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81041a6:	4b80      	ldr	r3, [pc, #512]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81041aa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81041ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81041b4:	4a7c      	ldr	r2, [pc, #496]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81041b6:	430b      	orrs	r3, r1
 81041b8:	6513      	str	r3, [r2, #80]	@ 0x50
 81041ba:	e003      	b.n	81041c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81041c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81041c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81041cc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81041d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81041d4:	2300      	movs	r3, #0
 81041d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81041da:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81041de:	460b      	mov	r3, r1
 81041e0:	4313      	orrs	r3, r2
 81041e2:	d039      	beq.n	8104258 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81041e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81041ea:	2b03      	cmp	r3, #3
 81041ec:	d81c      	bhi.n	8104228 <HAL_RCCEx_PeriphCLKConfig+0x794>
 81041ee:	a201      	add	r2, pc, #4	@ (adr r2, 81041f4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 81041f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81041f4:	08104231 	.word	0x08104231
 81041f8:	08104205 	.word	0x08104205
 81041fc:	08104213 	.word	0x08104213
 8104200:	08104231 	.word	0x08104231
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104204:	4b68      	ldr	r3, [pc, #416]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104208:	4a67      	ldr	r2, [pc, #412]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810420a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810420e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8104210:	e00f      	b.n	8104232 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104216:	3308      	adds	r3, #8
 8104218:	2102      	movs	r1, #2
 810421a:	4618      	mov	r0, r3
 810421c:	f001 f902 	bl	8105424 <RCCEx_PLL2_Config>
 8104220:	4603      	mov	r3, r0
 8104222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8104226:	e004      	b.n	8104232 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8104228:	2301      	movs	r3, #1
 810422a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810422e:	e000      	b.n	8104232 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8104230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104236:	2b00      	cmp	r3, #0
 8104238:	d10a      	bne.n	8104250 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810423a:	4b5b      	ldr	r3, [pc, #364]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810423c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810423e:	f023 0103 	bic.w	r1, r3, #3
 8104242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104246:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104248:	4a57      	ldr	r2, [pc, #348]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810424a:	430b      	orrs	r3, r1
 810424c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810424e:	e003      	b.n	8104258 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8104258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810425c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104260:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8104264:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8104268:	2300      	movs	r3, #0
 810426a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 810426e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8104272:	460b      	mov	r3, r1
 8104274:	4313      	orrs	r3, r2
 8104276:	f000 809f 	beq.w	81043b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810427a:	4b4c      	ldr	r3, [pc, #304]	@ (81043ac <HAL_RCCEx_PeriphCLKConfig+0x918>)
 810427c:	681b      	ldr	r3, [r3, #0]
 810427e:	4a4b      	ldr	r2, [pc, #300]	@ (81043ac <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8104280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8104284:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8104286:	f7fd ff3f 	bl	8102108 <HAL_GetTick>
 810428a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810428e:	e00b      	b.n	81042a8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8104290:	f7fd ff3a 	bl	8102108 <HAL_GetTick>
 8104294:	4602      	mov	r2, r0
 8104296:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 810429a:	1ad3      	subs	r3, r2, r3
 810429c:	2b64      	cmp	r3, #100	@ 0x64
 810429e:	d903      	bls.n	81042a8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81042a0:	2303      	movs	r3, #3
 81042a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81042a6:	e005      	b.n	81042b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81042a8:	4b40      	ldr	r3, [pc, #256]	@ (81043ac <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81042aa:	681b      	ldr	r3, [r3, #0]
 81042ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81042b0:	2b00      	cmp	r3, #0
 81042b2:	d0ed      	beq.n	8104290 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 81042b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81042b8:	2b00      	cmp	r3, #0
 81042ba:	d179      	bne.n	81043b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81042bc:	4b3a      	ldr	r3, [pc, #232]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81042be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81042c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81042c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81042c8:	4053      	eors	r3, r2
 81042ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81042ce:	2b00      	cmp	r3, #0
 81042d0:	d015      	beq.n	81042fe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81042d2:	4b35      	ldr	r3, [pc, #212]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81042d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81042d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81042da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81042de:	4b32      	ldr	r3, [pc, #200]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81042e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81042e2:	4a31      	ldr	r2, [pc, #196]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81042e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 81042e8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81042ea:	4b2f      	ldr	r3, [pc, #188]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81042ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81042ee:	4a2e      	ldr	r2, [pc, #184]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81042f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 81042f4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81042f6:	4a2c      	ldr	r2, [pc, #176]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81042f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81042fc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81042fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104302:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104306:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810430a:	d118      	bne.n	810433e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810430c:	f7fd fefc 	bl	8102108 <HAL_GetTick>
 8104310:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104314:	e00d      	b.n	8104332 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104316:	f7fd fef7 	bl	8102108 <HAL_GetTick>
 810431a:	4602      	mov	r2, r0
 810431c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8104320:	1ad2      	subs	r2, r2, r3
 8104322:	f241 3388 	movw	r3, #5000	@ 0x1388
 8104326:	429a      	cmp	r2, r3
 8104328:	d903      	bls.n	8104332 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 810432a:	2303      	movs	r3, #3
 810432c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8104330:	e005      	b.n	810433e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104332:	4b1d      	ldr	r3, [pc, #116]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104336:	f003 0302 	and.w	r3, r3, #2
 810433a:	2b00      	cmp	r3, #0
 810433c:	d0eb      	beq.n	8104316 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 810433e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104342:	2b00      	cmp	r3, #0
 8104344:	d12b      	bne.n	810439e <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810434a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810434e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8104352:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104356:	d110      	bne.n	810437a <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8104358:	4b13      	ldr	r3, [pc, #76]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810435a:	691b      	ldr	r3, [r3, #16]
 810435c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8104360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104364:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104368:	091b      	lsrs	r3, r3, #4
 810436a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 810436e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8104372:	4a0d      	ldr	r2, [pc, #52]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104374:	430b      	orrs	r3, r1
 8104376:	6113      	str	r3, [r2, #16]
 8104378:	e005      	b.n	8104386 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 810437a:	4b0b      	ldr	r3, [pc, #44]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810437c:	691b      	ldr	r3, [r3, #16]
 810437e:	4a0a      	ldr	r2, [pc, #40]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104380:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8104384:	6113      	str	r3, [r2, #16]
 8104386:	4b08      	ldr	r3, [pc, #32]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104388:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 810438a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810438e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104392:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104396:	4a04      	ldr	r2, [pc, #16]	@ (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104398:	430b      	orrs	r3, r1
 810439a:	6713      	str	r3, [r2, #112]	@ 0x70
 810439c:	e00c      	b.n	81043b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810439e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81043a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 81043a6:	e007      	b.n	81043b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 81043a8:	58024400 	.word	0x58024400
 81043ac:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81043b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81043b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81043b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81043c0:	f002 0301 	and.w	r3, r2, #1
 81043c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 81043c8:	2300      	movs	r3, #0
 81043ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 81043ce:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 81043d2:	460b      	mov	r3, r1
 81043d4:	4313      	orrs	r3, r2
 81043d6:	f000 8089 	beq.w	81044ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81043da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81043de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81043e0:	2b28      	cmp	r3, #40	@ 0x28
 81043e2:	d86b      	bhi.n	81044bc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 81043e4:	a201      	add	r2, pc, #4	@ (adr r2, 81043ec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 81043e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81043ea:	bf00      	nop
 81043ec:	081044c5 	.word	0x081044c5
 81043f0:	081044bd 	.word	0x081044bd
 81043f4:	081044bd 	.word	0x081044bd
 81043f8:	081044bd 	.word	0x081044bd
 81043fc:	081044bd 	.word	0x081044bd
 8104400:	081044bd 	.word	0x081044bd
 8104404:	081044bd 	.word	0x081044bd
 8104408:	081044bd 	.word	0x081044bd
 810440c:	08104491 	.word	0x08104491
 8104410:	081044bd 	.word	0x081044bd
 8104414:	081044bd 	.word	0x081044bd
 8104418:	081044bd 	.word	0x081044bd
 810441c:	081044bd 	.word	0x081044bd
 8104420:	081044bd 	.word	0x081044bd
 8104424:	081044bd 	.word	0x081044bd
 8104428:	081044bd 	.word	0x081044bd
 810442c:	081044a7 	.word	0x081044a7
 8104430:	081044bd 	.word	0x081044bd
 8104434:	081044bd 	.word	0x081044bd
 8104438:	081044bd 	.word	0x081044bd
 810443c:	081044bd 	.word	0x081044bd
 8104440:	081044bd 	.word	0x081044bd
 8104444:	081044bd 	.word	0x081044bd
 8104448:	081044bd 	.word	0x081044bd
 810444c:	081044c5 	.word	0x081044c5
 8104450:	081044bd 	.word	0x081044bd
 8104454:	081044bd 	.word	0x081044bd
 8104458:	081044bd 	.word	0x081044bd
 810445c:	081044bd 	.word	0x081044bd
 8104460:	081044bd 	.word	0x081044bd
 8104464:	081044bd 	.word	0x081044bd
 8104468:	081044bd 	.word	0x081044bd
 810446c:	081044c5 	.word	0x081044c5
 8104470:	081044bd 	.word	0x081044bd
 8104474:	081044bd 	.word	0x081044bd
 8104478:	081044bd 	.word	0x081044bd
 810447c:	081044bd 	.word	0x081044bd
 8104480:	081044bd 	.word	0x081044bd
 8104484:	081044bd 	.word	0x081044bd
 8104488:	081044bd 	.word	0x081044bd
 810448c:	081044c5 	.word	0x081044c5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104494:	3308      	adds	r3, #8
 8104496:	2101      	movs	r1, #1
 8104498:	4618      	mov	r0, r3
 810449a:	f000 ffc3 	bl	8105424 <RCCEx_PLL2_Config>
 810449e:	4603      	mov	r3, r0
 81044a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81044a4:	e00f      	b.n	81044c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81044aa:	3328      	adds	r3, #40	@ 0x28
 81044ac:	2101      	movs	r1, #1
 81044ae:	4618      	mov	r0, r3
 81044b0:	f001 f86a 	bl	8105588 <RCCEx_PLL3_Config>
 81044b4:	4603      	mov	r3, r0
 81044b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81044ba:	e004      	b.n	81044c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81044bc:	2301      	movs	r3, #1
 81044be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81044c2:	e000      	b.n	81044c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 81044c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81044c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81044ca:	2b00      	cmp	r3, #0
 81044cc:	d10a      	bne.n	81044e4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81044ce:	4bbf      	ldr	r3, [pc, #764]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81044d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81044d2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 81044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81044da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81044dc:	4abb      	ldr	r2, [pc, #748]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81044de:	430b      	orrs	r3, r1
 81044e0:	6553      	str	r3, [r2, #84]	@ 0x54
 81044e2:	e003      	b.n	81044ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81044e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81044e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81044ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81044f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81044f4:	f002 0302 	and.w	r3, r2, #2
 81044f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 81044fc:	2300      	movs	r3, #0
 81044fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8104502:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8104506:	460b      	mov	r3, r1
 8104508:	4313      	orrs	r3, r2
 810450a:	d041      	beq.n	8104590 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 810450c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104510:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8104512:	2b05      	cmp	r3, #5
 8104514:	d824      	bhi.n	8104560 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8104516:	a201      	add	r2, pc, #4	@ (adr r2, 810451c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8104518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810451c:	08104569 	.word	0x08104569
 8104520:	08104535 	.word	0x08104535
 8104524:	0810454b 	.word	0x0810454b
 8104528:	08104569 	.word	0x08104569
 810452c:	08104569 	.word	0x08104569
 8104530:	08104569 	.word	0x08104569
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104538:	3308      	adds	r3, #8
 810453a:	2101      	movs	r1, #1
 810453c:	4618      	mov	r0, r3
 810453e:	f000 ff71 	bl	8105424 <RCCEx_PLL2_Config>
 8104542:	4603      	mov	r3, r0
 8104544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8104548:	e00f      	b.n	810456a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810454a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810454e:	3328      	adds	r3, #40	@ 0x28
 8104550:	2101      	movs	r1, #1
 8104552:	4618      	mov	r0, r3
 8104554:	f001 f818 	bl	8105588 <RCCEx_PLL3_Config>
 8104558:	4603      	mov	r3, r0
 810455a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 810455e:	e004      	b.n	810456a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104560:	2301      	movs	r3, #1
 8104562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104566:	e000      	b.n	810456a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8104568:	bf00      	nop
    }

    if (ret == HAL_OK)
 810456a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810456e:	2b00      	cmp	r3, #0
 8104570:	d10a      	bne.n	8104588 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8104572:	4b96      	ldr	r3, [pc, #600]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104576:	f023 0107 	bic.w	r1, r3, #7
 810457a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810457e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8104580:	4a92      	ldr	r2, [pc, #584]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104582:	430b      	orrs	r3, r1
 8104584:	6553      	str	r3, [r2, #84]	@ 0x54
 8104586:	e003      	b.n	8104590 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104588:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810458c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8104590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104598:	f002 0304 	and.w	r3, r2, #4
 810459c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81045a0:	2300      	movs	r3, #0
 81045a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81045a6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 81045aa:	460b      	mov	r3, r1
 81045ac:	4313      	orrs	r3, r2
 81045ae:	d044      	beq.n	810463a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81045b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81045b8:	2b05      	cmp	r3, #5
 81045ba:	d825      	bhi.n	8104608 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 81045bc:	a201      	add	r2, pc, #4	@ (adr r2, 81045c4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 81045be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81045c2:	bf00      	nop
 81045c4:	08104611 	.word	0x08104611
 81045c8:	081045dd 	.word	0x081045dd
 81045cc:	081045f3 	.word	0x081045f3
 81045d0:	08104611 	.word	0x08104611
 81045d4:	08104611 	.word	0x08104611
 81045d8:	08104611 	.word	0x08104611
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81045dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81045e0:	3308      	adds	r3, #8
 81045e2:	2101      	movs	r1, #1
 81045e4:	4618      	mov	r0, r3
 81045e6:	f000 ff1d 	bl	8105424 <RCCEx_PLL2_Config>
 81045ea:	4603      	mov	r3, r0
 81045ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81045f0:	e00f      	b.n	8104612 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81045f6:	3328      	adds	r3, #40	@ 0x28
 81045f8:	2101      	movs	r1, #1
 81045fa:	4618      	mov	r0, r3
 81045fc:	f000 ffc4 	bl	8105588 <RCCEx_PLL3_Config>
 8104600:	4603      	mov	r3, r0
 8104602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8104606:	e004      	b.n	8104612 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104608:	2301      	movs	r3, #1
 810460a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810460e:	e000      	b.n	8104612 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8104610:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104616:	2b00      	cmp	r3, #0
 8104618:	d10b      	bne.n	8104632 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810461a:	4b6c      	ldr	r3, [pc, #432]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810461c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810461e:	f023 0107 	bic.w	r1, r3, #7
 8104622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104626:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 810462a:	4a68      	ldr	r2, [pc, #416]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810462c:	430b      	orrs	r3, r1
 810462e:	6593      	str	r3, [r2, #88]	@ 0x58
 8104630:	e003      	b.n	810463a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104636:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810463a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810463e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104642:	f002 0320 	and.w	r3, r2, #32
 8104646:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 810464a:	2300      	movs	r3, #0
 810464c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8104650:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8104654:	460b      	mov	r3, r1
 8104656:	4313      	orrs	r3, r2
 8104658:	d055      	beq.n	8104706 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 810465a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810465e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8104662:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104666:	d033      	beq.n	81046d0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8104668:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810466c:	d82c      	bhi.n	81046c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810466e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104672:	d02f      	beq.n	81046d4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8104674:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104678:	d826      	bhi.n	81046c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810467a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810467e:	d02b      	beq.n	81046d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8104680:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104684:	d820      	bhi.n	81046c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810468a:	d012      	beq.n	81046b2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 810468c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104690:	d81a      	bhi.n	81046c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104692:	2b00      	cmp	r3, #0
 8104694:	d022      	beq.n	81046dc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8104696:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810469a:	d115      	bne.n	81046c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810469c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81046a0:	3308      	adds	r3, #8
 81046a2:	2100      	movs	r1, #0
 81046a4:	4618      	mov	r0, r3
 81046a6:	f000 febd 	bl	8105424 <RCCEx_PLL2_Config>
 81046aa:	4603      	mov	r3, r0
 81046ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81046b0:	e015      	b.n	81046de <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81046b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81046b6:	3328      	adds	r3, #40	@ 0x28
 81046b8:	2102      	movs	r1, #2
 81046ba:	4618      	mov	r0, r3
 81046bc:	f000 ff64 	bl	8105588 <RCCEx_PLL3_Config>
 81046c0:	4603      	mov	r3, r0
 81046c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81046c6:	e00a      	b.n	81046de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81046c8:	2301      	movs	r3, #1
 81046ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81046ce:	e006      	b.n	81046de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81046d0:	bf00      	nop
 81046d2:	e004      	b.n	81046de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81046d4:	bf00      	nop
 81046d6:	e002      	b.n	81046de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81046d8:	bf00      	nop
 81046da:	e000      	b.n	81046de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81046dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 81046de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81046e2:	2b00      	cmp	r3, #0
 81046e4:	d10b      	bne.n	81046fe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81046e6:	4b39      	ldr	r3, [pc, #228]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81046e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81046ea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81046ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81046f6:	4a35      	ldr	r2, [pc, #212]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81046f8:	430b      	orrs	r3, r1
 81046fa:	6553      	str	r3, [r2, #84]	@ 0x54
 81046fc:	e003      	b.n	8104706 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81046fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104702:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8104706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810470a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810470e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8104712:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8104716:	2300      	movs	r3, #0
 8104718:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 810471c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8104720:	460b      	mov	r3, r1
 8104722:	4313      	orrs	r3, r2
 8104724:	d058      	beq.n	81047d8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8104726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810472a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810472e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8104732:	d033      	beq.n	810479c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8104734:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8104738:	d82c      	bhi.n	8104794 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810473a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810473e:	d02f      	beq.n	81047a0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8104740:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8104744:	d826      	bhi.n	8104794 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8104746:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 810474a:	d02b      	beq.n	81047a4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 810474c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8104750:	d820      	bhi.n	8104794 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8104752:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8104756:	d012      	beq.n	810477e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8104758:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810475c:	d81a      	bhi.n	8104794 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810475e:	2b00      	cmp	r3, #0
 8104760:	d022      	beq.n	81047a8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8104762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8104766:	d115      	bne.n	8104794 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810476c:	3308      	adds	r3, #8
 810476e:	2100      	movs	r1, #0
 8104770:	4618      	mov	r0, r3
 8104772:	f000 fe57 	bl	8105424 <RCCEx_PLL2_Config>
 8104776:	4603      	mov	r3, r0
 8104778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 810477c:	e015      	b.n	81047aa <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104782:	3328      	adds	r3, #40	@ 0x28
 8104784:	2102      	movs	r1, #2
 8104786:	4618      	mov	r0, r3
 8104788:	f000 fefe 	bl	8105588 <RCCEx_PLL3_Config>
 810478c:	4603      	mov	r3, r0
 810478e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8104792:	e00a      	b.n	81047aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104794:	2301      	movs	r3, #1
 8104796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810479a:	e006      	b.n	81047aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810479c:	bf00      	nop
 810479e:	e004      	b.n	81047aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81047a0:	bf00      	nop
 81047a2:	e002      	b.n	81047aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81047a4:	bf00      	nop
 81047a6:	e000      	b.n	81047aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81047a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81047aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81047ae:	2b00      	cmp	r3, #0
 81047b0:	d10e      	bne.n	81047d0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81047b2:	4b06      	ldr	r3, [pc, #24]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81047b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81047b6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 81047ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81047be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 81047c2:	4a02      	ldr	r2, [pc, #8]	@ (81047cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81047c4:	430b      	orrs	r3, r1
 81047c6:	6593      	str	r3, [r2, #88]	@ 0x58
 81047c8:	e006      	b.n	81047d8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 81047ca:	bf00      	nop
 81047cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81047d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81047d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 81047d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81047dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81047e0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 81047e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 81047e8:	2300      	movs	r3, #0
 81047ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 81047ee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 81047f2:	460b      	mov	r3, r1
 81047f4:	4313      	orrs	r3, r2
 81047f6:	d055      	beq.n	81048a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 81047f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81047fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8104800:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8104804:	d033      	beq.n	810486e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8104806:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 810480a:	d82c      	bhi.n	8104866 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810480c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8104810:	d02f      	beq.n	8104872 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8104812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8104816:	d826      	bhi.n	8104866 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104818:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 810481c:	d02b      	beq.n	8104876 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 810481e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8104822:	d820      	bhi.n	8104866 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104824:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104828:	d012      	beq.n	8104850 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 810482a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810482e:	d81a      	bhi.n	8104866 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104830:	2b00      	cmp	r3, #0
 8104832:	d022      	beq.n	810487a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8104834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104838:	d115      	bne.n	8104866 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810483a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810483e:	3308      	adds	r3, #8
 8104840:	2100      	movs	r1, #0
 8104842:	4618      	mov	r0, r3
 8104844:	f000 fdee 	bl	8105424 <RCCEx_PLL2_Config>
 8104848:	4603      	mov	r3, r0
 810484a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 810484e:	e015      	b.n	810487c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104854:	3328      	adds	r3, #40	@ 0x28
 8104856:	2102      	movs	r1, #2
 8104858:	4618      	mov	r0, r3
 810485a:	f000 fe95 	bl	8105588 <RCCEx_PLL3_Config>
 810485e:	4603      	mov	r3, r0
 8104860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8104864:	e00a      	b.n	810487c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104866:	2301      	movs	r3, #1
 8104868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810486c:	e006      	b.n	810487c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810486e:	bf00      	nop
 8104870:	e004      	b.n	810487c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104872:	bf00      	nop
 8104874:	e002      	b.n	810487c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104876:	bf00      	nop
 8104878:	e000      	b.n	810487c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810487a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810487c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104880:	2b00      	cmp	r3, #0
 8104882:	d10b      	bne.n	810489c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8104884:	4ba1      	ldr	r3, [pc, #644]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104888:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 810488c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104890:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8104894:	4a9d      	ldr	r2, [pc, #628]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104896:	430b      	orrs	r3, r1
 8104898:	6593      	str	r3, [r2, #88]	@ 0x58
 810489a:	e003      	b.n	81048a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810489c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81048a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81048a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81048a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81048ac:	f002 0308 	and.w	r3, r2, #8
 81048b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 81048b4:	2300      	movs	r3, #0
 81048b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 81048ba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 81048be:	460b      	mov	r3, r1
 81048c0:	4313      	orrs	r3, r2
 81048c2:	d01e      	beq.n	8104902 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 81048c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81048c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81048cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81048d0:	d10c      	bne.n	81048ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81048d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81048d6:	3328      	adds	r3, #40	@ 0x28
 81048d8:	2102      	movs	r1, #2
 81048da:	4618      	mov	r0, r3
 81048dc:	f000 fe54 	bl	8105588 <RCCEx_PLL3_Config>
 81048e0:	4603      	mov	r3, r0
 81048e2:	2b00      	cmp	r3, #0
 81048e4:	d002      	beq.n	81048ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 81048e6:	2301      	movs	r3, #1
 81048e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81048ec:	4b87      	ldr	r3, [pc, #540]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81048ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81048f0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 81048f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81048f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81048fc:	4a83      	ldr	r2, [pc, #524]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81048fe:	430b      	orrs	r3, r1
 8104900:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104906:	e9d3 2300 	ldrd	r2, r3, [r3]
 810490a:	f002 0310 	and.w	r3, r2, #16
 810490e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8104912:	2300      	movs	r3, #0
 8104914:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8104918:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 810491c:	460b      	mov	r3, r1
 810491e:	4313      	orrs	r3, r2
 8104920:	d01e      	beq.n	8104960 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8104922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104926:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 810492a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810492e:	d10c      	bne.n	810494a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104934:	3328      	adds	r3, #40	@ 0x28
 8104936:	2102      	movs	r1, #2
 8104938:	4618      	mov	r0, r3
 810493a:	f000 fe25 	bl	8105588 <RCCEx_PLL3_Config>
 810493e:	4603      	mov	r3, r0
 8104940:	2b00      	cmp	r3, #0
 8104942:	d002      	beq.n	810494a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8104944:	2301      	movs	r3, #1
 8104946:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810494a:	4b70      	ldr	r3, [pc, #448]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810494c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810494e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8104952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104956:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 810495a:	4a6c      	ldr	r2, [pc, #432]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810495c:	430b      	orrs	r3, r1
 810495e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8104960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104968:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 810496c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8104970:	2300      	movs	r3, #0
 8104972:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8104976:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 810497a:	460b      	mov	r3, r1
 810497c:	4313      	orrs	r3, r2
 810497e:	d03e      	beq.n	81049fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8104980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104984:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8104988:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810498c:	d022      	beq.n	81049d4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 810498e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104992:	d81b      	bhi.n	81049cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8104994:	2b00      	cmp	r3, #0
 8104996:	d003      	beq.n	81049a0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8104998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810499c:	d00b      	beq.n	81049b6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 810499e:	e015      	b.n	81049cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81049a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81049a4:	3308      	adds	r3, #8
 81049a6:	2100      	movs	r1, #0
 81049a8:	4618      	mov	r0, r3
 81049aa:	f000 fd3b 	bl	8105424 <RCCEx_PLL2_Config>
 81049ae:	4603      	mov	r3, r0
 81049b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81049b4:	e00f      	b.n	81049d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81049b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81049ba:	3328      	adds	r3, #40	@ 0x28
 81049bc:	2102      	movs	r1, #2
 81049be:	4618      	mov	r0, r3
 81049c0:	f000 fde2 	bl	8105588 <RCCEx_PLL3_Config>
 81049c4:	4603      	mov	r3, r0
 81049c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81049ca:	e004      	b.n	81049d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81049cc:	2301      	movs	r3, #1
 81049ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81049d2:	e000      	b.n	81049d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 81049d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81049d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81049da:	2b00      	cmp	r3, #0
 81049dc:	d10b      	bne.n	81049f6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81049de:	4b4b      	ldr	r3, [pc, #300]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81049e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81049e2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 81049e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81049ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81049ee:	4a47      	ldr	r2, [pc, #284]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81049f0:	430b      	orrs	r3, r1
 81049f2:	6593      	str	r3, [r2, #88]	@ 0x58
 81049f4:	e003      	b.n	81049fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81049f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81049fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81049fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a06:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8104a0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8104a0c:	2300      	movs	r3, #0
 8104a0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8104a10:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8104a14:	460b      	mov	r3, r1
 8104a16:	4313      	orrs	r3, r2
 8104a18:	d03b      	beq.n	8104a92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8104a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8104a22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104a26:	d01f      	beq.n	8104a68 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8104a28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104a2c:	d818      	bhi.n	8104a60 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8104a2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104a32:	d003      	beq.n	8104a3c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8104a34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104a38:	d007      	beq.n	8104a4a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8104a3a:	e011      	b.n	8104a60 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104a3c:	4b33      	ldr	r3, [pc, #204]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104a40:	4a32      	ldr	r2, [pc, #200]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104a42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104a46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8104a48:	e00f      	b.n	8104a6a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a4e:	3328      	adds	r3, #40	@ 0x28
 8104a50:	2101      	movs	r1, #1
 8104a52:	4618      	mov	r0, r3
 8104a54:	f000 fd98 	bl	8105588 <RCCEx_PLL3_Config>
 8104a58:	4603      	mov	r3, r0
 8104a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8104a5e:	e004      	b.n	8104a6a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104a60:	2301      	movs	r3, #1
 8104a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104a66:	e000      	b.n	8104a6a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8104a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104a6e:	2b00      	cmp	r3, #0
 8104a70:	d10b      	bne.n	8104a8a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8104a72:	4b26      	ldr	r3, [pc, #152]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104a76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8104a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8104a82:	4a22      	ldr	r2, [pc, #136]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104a84:	430b      	orrs	r3, r1
 8104a86:	6553      	str	r3, [r2, #84]	@ 0x54
 8104a88:	e003      	b.n	8104a92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8104a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a9a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8104a9e:	673b      	str	r3, [r7, #112]	@ 0x70
 8104aa0:	2300      	movs	r3, #0
 8104aa2:	677b      	str	r3, [r7, #116]	@ 0x74
 8104aa4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8104aa8:	460b      	mov	r3, r1
 8104aaa:	4313      	orrs	r3, r2
 8104aac:	d034      	beq.n	8104b18 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8104aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ab2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104ab4:	2b00      	cmp	r3, #0
 8104ab6:	d003      	beq.n	8104ac0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8104ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104abc:	d007      	beq.n	8104ace <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8104abe:	e011      	b.n	8104ae4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104ac0:	4b12      	ldr	r3, [pc, #72]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104ac4:	4a11      	ldr	r2, [pc, #68]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104aca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8104acc:	e00e      	b.n	8104aec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ad2:	3308      	adds	r3, #8
 8104ad4:	2102      	movs	r1, #2
 8104ad6:	4618      	mov	r0, r3
 8104ad8:	f000 fca4 	bl	8105424 <RCCEx_PLL2_Config>
 8104adc:	4603      	mov	r3, r0
 8104ade:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8104ae2:	e003      	b.n	8104aec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8104ae4:	2301      	movs	r3, #1
 8104ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104aea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104af0:	2b00      	cmp	r3, #0
 8104af2:	d10d      	bne.n	8104b10 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8104af4:	4b05      	ldr	r3, [pc, #20]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104af8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8104afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104b02:	4a02      	ldr	r2, [pc, #8]	@ (8104b0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104b04:	430b      	orrs	r3, r1
 8104b06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8104b08:	e006      	b.n	8104b18 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8104b0a:	bf00      	nop
 8104b0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104b14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8104b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104b20:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8104b24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8104b26:	2300      	movs	r3, #0
 8104b28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8104b2a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8104b2e:	460b      	mov	r3, r1
 8104b30:	4313      	orrs	r3, r2
 8104b32:	d00c      	beq.n	8104b4e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b38:	3328      	adds	r3, #40	@ 0x28
 8104b3a:	2102      	movs	r1, #2
 8104b3c:	4618      	mov	r0, r3
 8104b3e:	f000 fd23 	bl	8105588 <RCCEx_PLL3_Config>
 8104b42:	4603      	mov	r3, r0
 8104b44:	2b00      	cmp	r3, #0
 8104b46:	d002      	beq.n	8104b4e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8104b48:	2301      	movs	r3, #1
 8104b4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8104b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104b56:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8104b5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8104b5c:	2300      	movs	r3, #0
 8104b5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8104b60:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8104b64:	460b      	mov	r3, r1
 8104b66:	4313      	orrs	r3, r2
 8104b68:	d038      	beq.n	8104bdc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8104b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8104b72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104b76:	d018      	beq.n	8104baa <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8104b78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104b7c:	d811      	bhi.n	8104ba2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8104b7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8104b82:	d014      	beq.n	8104bae <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8104b84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8104b88:	d80b      	bhi.n	8104ba2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8104b8a:	2b00      	cmp	r3, #0
 8104b8c:	d011      	beq.n	8104bb2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8104b8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104b92:	d106      	bne.n	8104ba2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b94:	4bc3      	ldr	r3, [pc, #780]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104b98:	4ac2      	ldr	r2, [pc, #776]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104b9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8104ba0:	e008      	b.n	8104bb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104ba2:	2301      	movs	r3, #1
 8104ba4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104ba8:	e004      	b.n	8104bb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8104baa:	bf00      	nop
 8104bac:	e002      	b.n	8104bb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8104bae:	bf00      	nop
 8104bb0:	e000      	b.n	8104bb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8104bb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104bb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104bb8:	2b00      	cmp	r3, #0
 8104bba:	d10b      	bne.n	8104bd4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8104bbc:	4bb9      	ldr	r3, [pc, #740]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104bc0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8104bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8104bcc:	4ab5      	ldr	r2, [pc, #724]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104bce:	430b      	orrs	r3, r1
 8104bd0:	6553      	str	r3, [r2, #84]	@ 0x54
 8104bd2:	e003      	b.n	8104bdc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104bd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104bd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8104bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104be4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8104be8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8104bea:	2300      	movs	r3, #0
 8104bec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8104bee:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8104bf2:	460b      	mov	r3, r1
 8104bf4:	4313      	orrs	r3, r2
 8104bf6:	d009      	beq.n	8104c0c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104bf8:	4baa      	ldr	r3, [pc, #680]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104bfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104bfc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8104c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8104c06:	4aa7      	ldr	r2, [pc, #668]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c08:	430b      	orrs	r3, r1
 8104c0a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8104c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c14:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8104c18:	653b      	str	r3, [r7, #80]	@ 0x50
 8104c1a:	2300      	movs	r3, #0
 8104c1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8104c1e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8104c22:	460b      	mov	r3, r1
 8104c24:	4313      	orrs	r3, r2
 8104c26:	d00a      	beq.n	8104c3e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8104c28:	4b9e      	ldr	r3, [pc, #632]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c2a:	691b      	ldr	r3, [r3, #16]
 8104c2c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8104c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c34:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8104c38:	4a9a      	ldr	r2, [pc, #616]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c3a:	430b      	orrs	r3, r1
 8104c3c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8104c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c46:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8104c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8104c4c:	2300      	movs	r3, #0
 8104c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8104c50:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8104c54:	460b      	mov	r3, r1
 8104c56:	4313      	orrs	r3, r2
 8104c58:	d009      	beq.n	8104c6e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8104c5a:	4b92      	ldr	r3, [pc, #584]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104c5e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8104c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8104c68:	4a8e      	ldr	r2, [pc, #568]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c6a:	430b      	orrs	r3, r1
 8104c6c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8104c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c76:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8104c7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8104c7c:	2300      	movs	r3, #0
 8104c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8104c80:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8104c84:	460b      	mov	r3, r1
 8104c86:	4313      	orrs	r3, r2
 8104c88:	d00e      	beq.n	8104ca8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8104c8a:	4b86      	ldr	r3, [pc, #536]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c8c:	691b      	ldr	r3, [r3, #16]
 8104c8e:	4a85      	ldr	r2, [pc, #532]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c90:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8104c94:	6113      	str	r3, [r2, #16]
 8104c96:	4b83      	ldr	r3, [pc, #524]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104c98:	6919      	ldr	r1, [r3, #16]
 8104c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8104ca2:	4a80      	ldr	r2, [pc, #512]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104ca4:	430b      	orrs	r3, r1
 8104ca6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104cb0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8104cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8104cb6:	2300      	movs	r3, #0
 8104cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104cba:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8104cbe:	460b      	mov	r3, r1
 8104cc0:	4313      	orrs	r3, r2
 8104cc2:	d009      	beq.n	8104cd8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104cc4:	4b77      	ldr	r3, [pc, #476]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104cc8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8104ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104cd2:	4a74      	ldr	r2, [pc, #464]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104cd4:	430b      	orrs	r3, r1
 8104cd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104ce0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8104ce4:	633b      	str	r3, [r7, #48]	@ 0x30
 8104ce6:	2300      	movs	r3, #0
 8104ce8:	637b      	str	r3, [r7, #52]	@ 0x34
 8104cea:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8104cee:	460b      	mov	r3, r1
 8104cf0:	4313      	orrs	r3, r2
 8104cf2:	d00a      	beq.n	8104d0a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104cf4:	4b6b      	ldr	r3, [pc, #428]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104cf8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8104cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8104d04:	4a67      	ldr	r2, [pc, #412]	@ (8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104d06:	430b      	orrs	r3, r1
 8104d08:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8104d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104d12:	2100      	movs	r1, #0
 8104d14:	62b9      	str	r1, [r7, #40]	@ 0x28
 8104d16:	f003 0301 	and.w	r3, r3, #1
 8104d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8104d1c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8104d20:	460b      	mov	r3, r1
 8104d22:	4313      	orrs	r3, r2
 8104d24:	d011      	beq.n	8104d4a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d2a:	3308      	adds	r3, #8
 8104d2c:	2100      	movs	r1, #0
 8104d2e:	4618      	mov	r0, r3
 8104d30:	f000 fb78 	bl	8105424 <RCCEx_PLL2_Config>
 8104d34:	4603      	mov	r3, r0
 8104d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d3e:	2b00      	cmp	r3, #0
 8104d40:	d003      	beq.n	8104d4a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8104d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104d52:	2100      	movs	r1, #0
 8104d54:	6239      	str	r1, [r7, #32]
 8104d56:	f003 0302 	and.w	r3, r3, #2
 8104d5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8104d5c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8104d60:	460b      	mov	r3, r1
 8104d62:	4313      	orrs	r3, r2
 8104d64:	d011      	beq.n	8104d8a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d6a:	3308      	adds	r3, #8
 8104d6c:	2101      	movs	r1, #1
 8104d6e:	4618      	mov	r0, r3
 8104d70:	f000 fb58 	bl	8105424 <RCCEx_PLL2_Config>
 8104d74:	4603      	mov	r3, r0
 8104d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d7e:	2b00      	cmp	r3, #0
 8104d80:	d003      	beq.n	8104d8a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8104d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104d92:	2100      	movs	r1, #0
 8104d94:	61b9      	str	r1, [r7, #24]
 8104d96:	f003 0304 	and.w	r3, r3, #4
 8104d9a:	61fb      	str	r3, [r7, #28]
 8104d9c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8104da0:	460b      	mov	r3, r1
 8104da2:	4313      	orrs	r3, r2
 8104da4:	d011      	beq.n	8104dca <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104daa:	3308      	adds	r3, #8
 8104dac:	2102      	movs	r1, #2
 8104dae:	4618      	mov	r0, r3
 8104db0:	f000 fb38 	bl	8105424 <RCCEx_PLL2_Config>
 8104db4:	4603      	mov	r3, r0
 8104db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104dbe:	2b00      	cmp	r3, #0
 8104dc0:	d003      	beq.n	8104dca <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104dc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8104dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104dd2:	2100      	movs	r1, #0
 8104dd4:	6139      	str	r1, [r7, #16]
 8104dd6:	f003 0308 	and.w	r3, r3, #8
 8104dda:	617b      	str	r3, [r7, #20]
 8104ddc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8104de0:	460b      	mov	r3, r1
 8104de2:	4313      	orrs	r3, r2
 8104de4:	d011      	beq.n	8104e0a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104dea:	3328      	adds	r3, #40	@ 0x28
 8104dec:	2100      	movs	r1, #0
 8104dee:	4618      	mov	r0, r3
 8104df0:	f000 fbca 	bl	8105588 <RCCEx_PLL3_Config>
 8104df4:	4603      	mov	r3, r0
 8104df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8104dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104dfe:	2b00      	cmp	r3, #0
 8104e00:	d003      	beq.n	8104e0a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104e06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8104e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104e12:	2100      	movs	r1, #0
 8104e14:	60b9      	str	r1, [r7, #8]
 8104e16:	f003 0310 	and.w	r3, r3, #16
 8104e1a:	60fb      	str	r3, [r7, #12]
 8104e1c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8104e20:	460b      	mov	r3, r1
 8104e22:	4313      	orrs	r3, r2
 8104e24:	d011      	beq.n	8104e4a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e2a:	3328      	adds	r3, #40	@ 0x28
 8104e2c:	2101      	movs	r1, #1
 8104e2e:	4618      	mov	r0, r3
 8104e30:	f000 fbaa 	bl	8105588 <RCCEx_PLL3_Config>
 8104e34:	4603      	mov	r3, r0
 8104e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104e3e:	2b00      	cmp	r3, #0
 8104e40:	d003      	beq.n	8104e4a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104e46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8104e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104e52:	2100      	movs	r1, #0
 8104e54:	6039      	str	r1, [r7, #0]
 8104e56:	f003 0320 	and.w	r3, r3, #32
 8104e5a:	607b      	str	r3, [r7, #4]
 8104e5c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8104e60:	460b      	mov	r3, r1
 8104e62:	4313      	orrs	r3, r2
 8104e64:	d011      	beq.n	8104e8a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e6a:	3328      	adds	r3, #40	@ 0x28
 8104e6c:	2102      	movs	r1, #2
 8104e6e:	4618      	mov	r0, r3
 8104e70:	f000 fb8a 	bl	8105588 <RCCEx_PLL3_Config>
 8104e74:	4603      	mov	r3, r0
 8104e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104e7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104e7e:	2b00      	cmp	r3, #0
 8104e80:	d003      	beq.n	8104e8a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104e86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8104e8a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8104e8e:	2b00      	cmp	r3, #0
 8104e90:	d101      	bne.n	8104e96 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8104e92:	2300      	movs	r3, #0
 8104e94:	e000      	b.n	8104e98 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8104e96:	2301      	movs	r3, #1
}
 8104e98:	4618      	mov	r0, r3
 8104e9a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8104e9e:	46bd      	mov	sp, r7
 8104ea0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8104ea4:	58024400 	.word	0x58024400

08104ea8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104ea8:	b580      	push	{r7, lr}
 8104eaa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104eac:	f7fe fd94 	bl	81039d8 <HAL_RCC_GetHCLKFreq>
 8104eb0:	4602      	mov	r2, r0
 8104eb2:	4b06      	ldr	r3, [pc, #24]	@ (8104ecc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8104eb4:	6a1b      	ldr	r3, [r3, #32]
 8104eb6:	091b      	lsrs	r3, r3, #4
 8104eb8:	f003 0307 	and.w	r3, r3, #7
 8104ebc:	4904      	ldr	r1, [pc, #16]	@ (8104ed0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104ebe:	5ccb      	ldrb	r3, [r1, r3]
 8104ec0:	f003 031f 	and.w	r3, r3, #31
 8104ec4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8104ec8:	4618      	mov	r0, r3
 8104eca:	bd80      	pop	{r7, pc}
 8104ecc:	58024400 	.word	0x58024400
 8104ed0:	0810fa74 	.word	0x0810fa74

08104ed4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8104ed4:	b480      	push	{r7}
 8104ed6:	b089      	sub	sp, #36	@ 0x24
 8104ed8:	af00      	add	r7, sp, #0
 8104eda:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104edc:	4ba1      	ldr	r3, [pc, #644]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104ee0:	f003 0303 	and.w	r3, r3, #3
 8104ee4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8104ee6:	4b9f      	ldr	r3, [pc, #636]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104eea:	0b1b      	lsrs	r3, r3, #12
 8104eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8104ef0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8104ef2:	4b9c      	ldr	r3, [pc, #624]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104ef6:	091b      	lsrs	r3, r3, #4
 8104ef8:	f003 0301 	and.w	r3, r3, #1
 8104efc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8104efe:	4b99      	ldr	r3, [pc, #612]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104f02:	08db      	lsrs	r3, r3, #3
 8104f04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104f08:	693a      	ldr	r2, [r7, #16]
 8104f0a:	fb02 f303 	mul.w	r3, r2, r3
 8104f0e:	ee07 3a90 	vmov	s15, r3
 8104f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f16:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8104f1a:	697b      	ldr	r3, [r7, #20]
 8104f1c:	2b00      	cmp	r3, #0
 8104f1e:	f000 8111 	beq.w	8105144 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8104f22:	69bb      	ldr	r3, [r7, #24]
 8104f24:	2b02      	cmp	r3, #2
 8104f26:	f000 8083 	beq.w	8105030 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8104f2a:	69bb      	ldr	r3, [r7, #24]
 8104f2c:	2b02      	cmp	r3, #2
 8104f2e:	f200 80a1 	bhi.w	8105074 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8104f32:	69bb      	ldr	r3, [r7, #24]
 8104f34:	2b00      	cmp	r3, #0
 8104f36:	d003      	beq.n	8104f40 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8104f38:	69bb      	ldr	r3, [r7, #24]
 8104f3a:	2b01      	cmp	r3, #1
 8104f3c:	d056      	beq.n	8104fec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8104f3e:	e099      	b.n	8105074 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104f40:	4b88      	ldr	r3, [pc, #544]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f42:	681b      	ldr	r3, [r3, #0]
 8104f44:	f003 0320 	and.w	r3, r3, #32
 8104f48:	2b00      	cmp	r3, #0
 8104f4a:	d02d      	beq.n	8104fa8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104f4c:	4b85      	ldr	r3, [pc, #532]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f4e:	681b      	ldr	r3, [r3, #0]
 8104f50:	08db      	lsrs	r3, r3, #3
 8104f52:	f003 0303 	and.w	r3, r3, #3
 8104f56:	4a84      	ldr	r2, [pc, #528]	@ (8105168 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8104f58:	fa22 f303 	lsr.w	r3, r2, r3
 8104f5c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104f5e:	68bb      	ldr	r3, [r7, #8]
 8104f60:	ee07 3a90 	vmov	s15, r3
 8104f64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104f68:	697b      	ldr	r3, [r7, #20]
 8104f6a:	ee07 3a90 	vmov	s15, r3
 8104f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104f76:	4b7b      	ldr	r3, [pc, #492]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104f7e:	ee07 3a90 	vmov	s15, r3
 8104f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104f86:	ed97 6a03 	vldr	s12, [r7, #12]
 8104f8a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 810516c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104fa2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8104fa6:	e087      	b.n	81050b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104fa8:	697b      	ldr	r3, [r7, #20]
 8104faa:	ee07 3a90 	vmov	s15, r3
 8104fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104fb2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8105170 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8104fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104fba:	4b6a      	ldr	r3, [pc, #424]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104fc2:	ee07 3a90 	vmov	s15, r3
 8104fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104fca:	ed97 6a03 	vldr	s12, [r7, #12]
 8104fce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 810516c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104fe6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104fea:	e065      	b.n	81050b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104fec:	697b      	ldr	r3, [r7, #20]
 8104fee:	ee07 3a90 	vmov	s15, r3
 8104ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ff6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8105174 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ffe:	4b59      	ldr	r3, [pc, #356]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105006:	ee07 3a90 	vmov	s15, r3
 810500a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810500e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105012:	eddf 5a56 	vldr	s11, [pc, #344]	@ 810516c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810501a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810501e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105026:	ee67 7a27 	vmul.f32	s15, s14, s15
 810502a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810502e:	e043      	b.n	81050b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105030:	697b      	ldr	r3, [r7, #20]
 8105032:	ee07 3a90 	vmov	s15, r3
 8105036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810503a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8105178 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 810503e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105042:	4b48      	ldr	r3, [pc, #288]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810504a:	ee07 3a90 	vmov	s15, r3
 810504e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105052:	ed97 6a03 	vldr	s12, [r7, #12]
 8105056:	eddf 5a45 	vldr	s11, [pc, #276]	@ 810516c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810505a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810505e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105062:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810506a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810506e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105072:	e021      	b.n	81050b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105074:	697b      	ldr	r3, [r7, #20]
 8105076:	ee07 3a90 	vmov	s15, r3
 810507a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810507e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8105174 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105086:	4b37      	ldr	r3, [pc, #220]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810508a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810508e:	ee07 3a90 	vmov	s15, r3
 8105092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105096:	ed97 6a03 	vldr	s12, [r7, #12]
 810509a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 810516c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810509e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81050a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81050a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81050aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81050ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 81050b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81050b6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 81050b8:	4b2a      	ldr	r3, [pc, #168]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81050ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81050bc:	0a5b      	lsrs	r3, r3, #9
 81050be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81050c2:	ee07 3a90 	vmov	s15, r3
 81050c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81050ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81050ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 81050d2:	edd7 6a07 	vldr	s13, [r7, #28]
 81050d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81050da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81050de:	ee17 2a90 	vmov	r2, s15
 81050e2:	687b      	ldr	r3, [r7, #4]
 81050e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 81050e6:	4b1f      	ldr	r3, [pc, #124]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81050e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81050ea:	0c1b      	lsrs	r3, r3, #16
 81050ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81050f0:	ee07 3a90 	vmov	s15, r3
 81050f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81050f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81050fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105100:	edd7 6a07 	vldr	s13, [r7, #28]
 8105104:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810510c:	ee17 2a90 	vmov	r2, s15
 8105110:	687b      	ldr	r3, [r7, #4]
 8105112:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8105114:	4b13      	ldr	r3, [pc, #76]	@ (8105164 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105118:	0e1b      	lsrs	r3, r3, #24
 810511a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810511e:	ee07 3a90 	vmov	s15, r3
 8105122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105126:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810512a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810512e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105136:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810513a:	ee17 2a90 	vmov	r2, s15
 810513e:	687b      	ldr	r3, [r7, #4]
 8105140:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8105142:	e008      	b.n	8105156 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105144:	687b      	ldr	r3, [r7, #4]
 8105146:	2200      	movs	r2, #0
 8105148:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 810514a:	687b      	ldr	r3, [r7, #4]
 810514c:	2200      	movs	r2, #0
 810514e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8105150:	687b      	ldr	r3, [r7, #4]
 8105152:	2200      	movs	r2, #0
 8105154:	609a      	str	r2, [r3, #8]
}
 8105156:	bf00      	nop
 8105158:	3724      	adds	r7, #36	@ 0x24
 810515a:	46bd      	mov	sp, r7
 810515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105160:	4770      	bx	lr
 8105162:	bf00      	nop
 8105164:	58024400 	.word	0x58024400
 8105168:	03d09000 	.word	0x03d09000
 810516c:	46000000 	.word	0x46000000
 8105170:	4c742400 	.word	0x4c742400
 8105174:	4a742400 	.word	0x4a742400
 8105178:	4bbebc20 	.word	0x4bbebc20

0810517c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 810517c:	b480      	push	{r7}
 810517e:	b089      	sub	sp, #36	@ 0x24
 8105180:	af00      	add	r7, sp, #0
 8105182:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105184:	4ba1      	ldr	r3, [pc, #644]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105188:	f003 0303 	and.w	r3, r3, #3
 810518c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 810518e:	4b9f      	ldr	r3, [pc, #636]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105192:	0d1b      	lsrs	r3, r3, #20
 8105194:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8105198:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810519a:	4b9c      	ldr	r3, [pc, #624]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810519c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810519e:	0a1b      	lsrs	r3, r3, #8
 81051a0:	f003 0301 	and.w	r3, r3, #1
 81051a4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81051a6:	4b99      	ldr	r3, [pc, #612]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81051a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81051aa:	08db      	lsrs	r3, r3, #3
 81051ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81051b0:	693a      	ldr	r2, [r7, #16]
 81051b2:	fb02 f303 	mul.w	r3, r2, r3
 81051b6:	ee07 3a90 	vmov	s15, r3
 81051ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81051be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81051c2:	697b      	ldr	r3, [r7, #20]
 81051c4:	2b00      	cmp	r3, #0
 81051c6:	f000 8111 	beq.w	81053ec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81051ca:	69bb      	ldr	r3, [r7, #24]
 81051cc:	2b02      	cmp	r3, #2
 81051ce:	f000 8083 	beq.w	81052d8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81051d2:	69bb      	ldr	r3, [r7, #24]
 81051d4:	2b02      	cmp	r3, #2
 81051d6:	f200 80a1 	bhi.w	810531c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81051da:	69bb      	ldr	r3, [r7, #24]
 81051dc:	2b00      	cmp	r3, #0
 81051de:	d003      	beq.n	81051e8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81051e0:	69bb      	ldr	r3, [r7, #24]
 81051e2:	2b01      	cmp	r3, #1
 81051e4:	d056      	beq.n	8105294 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81051e6:	e099      	b.n	810531c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81051e8:	4b88      	ldr	r3, [pc, #544]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81051ea:	681b      	ldr	r3, [r3, #0]
 81051ec:	f003 0320 	and.w	r3, r3, #32
 81051f0:	2b00      	cmp	r3, #0
 81051f2:	d02d      	beq.n	8105250 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81051f4:	4b85      	ldr	r3, [pc, #532]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81051f6:	681b      	ldr	r3, [r3, #0]
 81051f8:	08db      	lsrs	r3, r3, #3
 81051fa:	f003 0303 	and.w	r3, r3, #3
 81051fe:	4a84      	ldr	r2, [pc, #528]	@ (8105410 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105200:	fa22 f303 	lsr.w	r3, r2, r3
 8105204:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105206:	68bb      	ldr	r3, [r7, #8]
 8105208:	ee07 3a90 	vmov	s15, r3
 810520c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105210:	697b      	ldr	r3, [r7, #20]
 8105212:	ee07 3a90 	vmov	s15, r3
 8105216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810521a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810521e:	4b7b      	ldr	r3, [pc, #492]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105226:	ee07 3a90 	vmov	s15, r3
 810522a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810522e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105232:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8105414 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810523a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810523e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105246:	ee67 7a27 	vmul.f32	s15, s14, s15
 810524a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 810524e:	e087      	b.n	8105360 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105250:	697b      	ldr	r3, [r7, #20]
 8105252:	ee07 3a90 	vmov	s15, r3
 8105256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810525a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8105418 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 810525e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105262:	4b6a      	ldr	r3, [pc, #424]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810526a:	ee07 3a90 	vmov	s15, r3
 810526e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105272:	ed97 6a03 	vldr	s12, [r7, #12]
 8105276:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8105414 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810527a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810527e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105282:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810528a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810528e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105292:	e065      	b.n	8105360 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105294:	697b      	ldr	r3, [r7, #20]
 8105296:	ee07 3a90 	vmov	s15, r3
 810529a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810529e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 810541c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81052a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81052a6:	4b59      	ldr	r3, [pc, #356]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81052aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81052ae:	ee07 3a90 	vmov	s15, r3
 81052b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81052b6:	ed97 6a03 	vldr	s12, [r7, #12]
 81052ba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8105414 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81052be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81052c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81052c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81052ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81052ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 81052d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81052d6:	e043      	b.n	8105360 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81052d8:	697b      	ldr	r3, [r7, #20]
 81052da:	ee07 3a90 	vmov	s15, r3
 81052de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81052e2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8105420 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81052e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81052ea:	4b48      	ldr	r3, [pc, #288]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81052ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81052f2:	ee07 3a90 	vmov	s15, r3
 81052f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81052fa:	ed97 6a03 	vldr	s12, [r7, #12]
 81052fe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8105414 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810530a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810530e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105316:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810531a:	e021      	b.n	8105360 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810531c:	697b      	ldr	r3, [r7, #20]
 810531e:	ee07 3a90 	vmov	s15, r3
 8105322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105326:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810541c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810532a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810532e:	4b37      	ldr	r3, [pc, #220]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105336:	ee07 3a90 	vmov	s15, r3
 810533a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810533e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105342:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8105414 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810534a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810534e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105356:	ee67 7a27 	vmul.f32	s15, s14, s15
 810535a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810535e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8105360:	4b2a      	ldr	r3, [pc, #168]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105364:	0a5b      	lsrs	r3, r3, #9
 8105366:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810536a:	ee07 3a90 	vmov	s15, r3
 810536e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105372:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105376:	ee37 7a87 	vadd.f32	s14, s15, s14
 810537a:	edd7 6a07 	vldr	s13, [r7, #28]
 810537e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105386:	ee17 2a90 	vmov	r2, s15
 810538a:	687b      	ldr	r3, [r7, #4]
 810538c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 810538e:	4b1f      	ldr	r3, [pc, #124]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105392:	0c1b      	lsrs	r3, r3, #16
 8105394:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105398:	ee07 3a90 	vmov	s15, r3
 810539c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81053a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81053a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 81053a8:	edd7 6a07 	vldr	s13, [r7, #28]
 81053ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81053b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81053b4:	ee17 2a90 	vmov	r2, s15
 81053b8:	687b      	ldr	r3, [r7, #4]
 81053ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 81053bc:	4b13      	ldr	r3, [pc, #76]	@ (810540c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81053be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81053c0:	0e1b      	lsrs	r3, r3, #24
 81053c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81053c6:	ee07 3a90 	vmov	s15, r3
 81053ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81053ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81053d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 81053d6:	edd7 6a07 	vldr	s13, [r7, #28]
 81053da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81053de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81053e2:	ee17 2a90 	vmov	r2, s15
 81053e6:	687b      	ldr	r3, [r7, #4]
 81053e8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81053ea:	e008      	b.n	81053fe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81053ec:	687b      	ldr	r3, [r7, #4]
 81053ee:	2200      	movs	r2, #0
 81053f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81053f2:	687b      	ldr	r3, [r7, #4]
 81053f4:	2200      	movs	r2, #0
 81053f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81053f8:	687b      	ldr	r3, [r7, #4]
 81053fa:	2200      	movs	r2, #0
 81053fc:	609a      	str	r2, [r3, #8]
}
 81053fe:	bf00      	nop
 8105400:	3724      	adds	r7, #36	@ 0x24
 8105402:	46bd      	mov	sp, r7
 8105404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105408:	4770      	bx	lr
 810540a:	bf00      	nop
 810540c:	58024400 	.word	0x58024400
 8105410:	03d09000 	.word	0x03d09000
 8105414:	46000000 	.word	0x46000000
 8105418:	4c742400 	.word	0x4c742400
 810541c:	4a742400 	.word	0x4a742400
 8105420:	4bbebc20 	.word	0x4bbebc20

08105424 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8105424:	b580      	push	{r7, lr}
 8105426:	b084      	sub	sp, #16
 8105428:	af00      	add	r7, sp, #0
 810542a:	6078      	str	r0, [r7, #4]
 810542c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810542e:	2300      	movs	r3, #0
 8105430:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105432:	4b54      	ldr	r3, [pc, #336]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105436:	f003 0303 	and.w	r3, r3, #3
 810543a:	2b03      	cmp	r3, #3
 810543c:	d101      	bne.n	8105442 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 810543e:	2301      	movs	r3, #1
 8105440:	e09b      	b.n	810557a <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8105442:	4b50      	ldr	r3, [pc, #320]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105444:	681b      	ldr	r3, [r3, #0]
 8105446:	4a4f      	ldr	r2, [pc, #316]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105448:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 810544c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810544e:	f7fc fe5b 	bl	8102108 <HAL_GetTick>
 8105452:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105454:	e008      	b.n	8105468 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8105456:	f7fc fe57 	bl	8102108 <HAL_GetTick>
 810545a:	4602      	mov	r2, r0
 810545c:	68bb      	ldr	r3, [r7, #8]
 810545e:	1ad3      	subs	r3, r2, r3
 8105460:	2b02      	cmp	r3, #2
 8105462:	d901      	bls.n	8105468 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105464:	2303      	movs	r3, #3
 8105466:	e088      	b.n	810557a <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105468:	4b46      	ldr	r3, [pc, #280]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810546a:	681b      	ldr	r3, [r3, #0]
 810546c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8105470:	2b00      	cmp	r3, #0
 8105472:	d1f0      	bne.n	8105456 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105474:	4b43      	ldr	r3, [pc, #268]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105478:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 810547c:	687b      	ldr	r3, [r7, #4]
 810547e:	681b      	ldr	r3, [r3, #0]
 8105480:	031b      	lsls	r3, r3, #12
 8105482:	4940      	ldr	r1, [pc, #256]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105484:	4313      	orrs	r3, r2
 8105486:	628b      	str	r3, [r1, #40]	@ 0x28
 8105488:	687b      	ldr	r3, [r7, #4]
 810548a:	685b      	ldr	r3, [r3, #4]
 810548c:	3b01      	subs	r3, #1
 810548e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105492:	687b      	ldr	r3, [r7, #4]
 8105494:	689b      	ldr	r3, [r3, #8]
 8105496:	3b01      	subs	r3, #1
 8105498:	025b      	lsls	r3, r3, #9
 810549a:	b29b      	uxth	r3, r3
 810549c:	431a      	orrs	r2, r3
 810549e:	687b      	ldr	r3, [r7, #4]
 81054a0:	68db      	ldr	r3, [r3, #12]
 81054a2:	3b01      	subs	r3, #1
 81054a4:	041b      	lsls	r3, r3, #16
 81054a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81054aa:	431a      	orrs	r2, r3
 81054ac:	687b      	ldr	r3, [r7, #4]
 81054ae:	691b      	ldr	r3, [r3, #16]
 81054b0:	3b01      	subs	r3, #1
 81054b2:	061b      	lsls	r3, r3, #24
 81054b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81054b8:	4932      	ldr	r1, [pc, #200]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054ba:	4313      	orrs	r3, r2
 81054bc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81054be:	4b31      	ldr	r3, [pc, #196]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81054c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 81054c6:	687b      	ldr	r3, [r7, #4]
 81054c8:	695b      	ldr	r3, [r3, #20]
 81054ca:	492e      	ldr	r1, [pc, #184]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054cc:	4313      	orrs	r3, r2
 81054ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81054d0:	4b2c      	ldr	r3, [pc, #176]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81054d4:	f023 0220 	bic.w	r2, r3, #32
 81054d8:	687b      	ldr	r3, [r7, #4]
 81054da:	699b      	ldr	r3, [r3, #24]
 81054dc:	4929      	ldr	r1, [pc, #164]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054de:	4313      	orrs	r3, r2
 81054e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81054e2:	4b28      	ldr	r3, [pc, #160]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81054e6:	4a27      	ldr	r2, [pc, #156]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054e8:	f023 0310 	bic.w	r3, r3, #16
 81054ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81054ee:	4b25      	ldr	r3, [pc, #148]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 81054f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81054f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81054f6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81054fa:	687a      	ldr	r2, [r7, #4]
 81054fc:	69d2      	ldr	r2, [r2, #28]
 81054fe:	00d2      	lsls	r2, r2, #3
 8105500:	4920      	ldr	r1, [pc, #128]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105502:	4313      	orrs	r3, r2
 8105504:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8105506:	4b1f      	ldr	r3, [pc, #124]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810550a:	4a1e      	ldr	r2, [pc, #120]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810550c:	f043 0310 	orr.w	r3, r3, #16
 8105510:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8105512:	683b      	ldr	r3, [r7, #0]
 8105514:	2b00      	cmp	r3, #0
 8105516:	d106      	bne.n	8105526 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8105518:	4b1a      	ldr	r3, [pc, #104]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810551a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810551c:	4a19      	ldr	r2, [pc, #100]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810551e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8105522:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8105524:	e00f      	b.n	8105546 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8105526:	683b      	ldr	r3, [r7, #0]
 8105528:	2b01      	cmp	r3, #1
 810552a:	d106      	bne.n	810553a <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 810552c:	4b15      	ldr	r3, [pc, #84]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810552e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105530:	4a14      	ldr	r2, [pc, #80]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8105536:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8105538:	e005      	b.n	8105546 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810553a:	4b12      	ldr	r3, [pc, #72]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810553c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810553e:	4a11      	ldr	r2, [pc, #68]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105540:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8105544:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8105546:	4b0f      	ldr	r3, [pc, #60]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 8105548:	681b      	ldr	r3, [r3, #0]
 810554a:	4a0e      	ldr	r2, [pc, #56]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810554c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8105550:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105552:	f7fc fdd9 	bl	8102108 <HAL_GetTick>
 8105556:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105558:	e008      	b.n	810556c <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810555a:	f7fc fdd5 	bl	8102108 <HAL_GetTick>
 810555e:	4602      	mov	r2, r0
 8105560:	68bb      	ldr	r3, [r7, #8]
 8105562:	1ad3      	subs	r3, r2, r3
 8105564:	2b02      	cmp	r3, #2
 8105566:	d901      	bls.n	810556c <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105568:	2303      	movs	r3, #3
 810556a:	e006      	b.n	810557a <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810556c:	4b05      	ldr	r3, [pc, #20]	@ (8105584 <RCCEx_PLL2_Config+0x160>)
 810556e:	681b      	ldr	r3, [r3, #0]
 8105570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8105574:	2b00      	cmp	r3, #0
 8105576:	d0f0      	beq.n	810555a <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8105578:	7bfb      	ldrb	r3, [r7, #15]
}
 810557a:	4618      	mov	r0, r3
 810557c:	3710      	adds	r7, #16
 810557e:	46bd      	mov	sp, r7
 8105580:	bd80      	pop	{r7, pc}
 8105582:	bf00      	nop
 8105584:	58024400 	.word	0x58024400

08105588 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8105588:	b580      	push	{r7, lr}
 810558a:	b084      	sub	sp, #16
 810558c:	af00      	add	r7, sp, #0
 810558e:	6078      	str	r0, [r7, #4]
 8105590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105592:	2300      	movs	r3, #0
 8105594:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105596:	4b54      	ldr	r3, [pc, #336]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810559a:	f003 0303 	and.w	r3, r3, #3
 810559e:	2b03      	cmp	r3, #3
 81055a0:	d101      	bne.n	81055a6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81055a2:	2301      	movs	r3, #1
 81055a4:	e09b      	b.n	81056de <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81055a6:	4b50      	ldr	r3, [pc, #320]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81055a8:	681b      	ldr	r3, [r3, #0]
 81055aa:	4a4f      	ldr	r2, [pc, #316]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81055ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81055b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81055b2:	f7fc fda9 	bl	8102108 <HAL_GetTick>
 81055b6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81055b8:	e008      	b.n	81055cc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81055ba:	f7fc fda5 	bl	8102108 <HAL_GetTick>
 81055be:	4602      	mov	r2, r0
 81055c0:	68bb      	ldr	r3, [r7, #8]
 81055c2:	1ad3      	subs	r3, r2, r3
 81055c4:	2b02      	cmp	r3, #2
 81055c6:	d901      	bls.n	81055cc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81055c8:	2303      	movs	r3, #3
 81055ca:	e088      	b.n	81056de <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81055cc:	4b46      	ldr	r3, [pc, #280]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81055ce:	681b      	ldr	r3, [r3, #0]
 81055d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81055d4:	2b00      	cmp	r3, #0
 81055d6:	d1f0      	bne.n	81055ba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81055d8:	4b43      	ldr	r3, [pc, #268]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81055da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81055dc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81055e0:	687b      	ldr	r3, [r7, #4]
 81055e2:	681b      	ldr	r3, [r3, #0]
 81055e4:	051b      	lsls	r3, r3, #20
 81055e6:	4940      	ldr	r1, [pc, #256]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81055e8:	4313      	orrs	r3, r2
 81055ea:	628b      	str	r3, [r1, #40]	@ 0x28
 81055ec:	687b      	ldr	r3, [r7, #4]
 81055ee:	685b      	ldr	r3, [r3, #4]
 81055f0:	3b01      	subs	r3, #1
 81055f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81055f6:	687b      	ldr	r3, [r7, #4]
 81055f8:	689b      	ldr	r3, [r3, #8]
 81055fa:	3b01      	subs	r3, #1
 81055fc:	025b      	lsls	r3, r3, #9
 81055fe:	b29b      	uxth	r3, r3
 8105600:	431a      	orrs	r2, r3
 8105602:	687b      	ldr	r3, [r7, #4]
 8105604:	68db      	ldr	r3, [r3, #12]
 8105606:	3b01      	subs	r3, #1
 8105608:	041b      	lsls	r3, r3, #16
 810560a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810560e:	431a      	orrs	r2, r3
 8105610:	687b      	ldr	r3, [r7, #4]
 8105612:	691b      	ldr	r3, [r3, #16]
 8105614:	3b01      	subs	r3, #1
 8105616:	061b      	lsls	r3, r3, #24
 8105618:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810561c:	4932      	ldr	r1, [pc, #200]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 810561e:	4313      	orrs	r3, r2
 8105620:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8105622:	4b31      	ldr	r3, [pc, #196]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105626:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 810562a:	687b      	ldr	r3, [r7, #4]
 810562c:	695b      	ldr	r3, [r3, #20]
 810562e:	492e      	ldr	r1, [pc, #184]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105630:	4313      	orrs	r3, r2
 8105632:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8105634:	4b2c      	ldr	r3, [pc, #176]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105638:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 810563c:	687b      	ldr	r3, [r7, #4]
 810563e:	699b      	ldr	r3, [r3, #24]
 8105640:	4929      	ldr	r1, [pc, #164]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105642:	4313      	orrs	r3, r2
 8105644:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8105646:	4b28      	ldr	r3, [pc, #160]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810564a:	4a27      	ldr	r2, [pc, #156]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 810564c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8105650:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8105652:	4b25      	ldr	r3, [pc, #148]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8105656:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810565a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810565e:	687a      	ldr	r2, [r7, #4]
 8105660:	69d2      	ldr	r2, [r2, #28]
 8105662:	00d2      	lsls	r2, r2, #3
 8105664:	4920      	ldr	r1, [pc, #128]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105666:	4313      	orrs	r3, r2
 8105668:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810566a:	4b1f      	ldr	r3, [pc, #124]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 810566c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810566e:	4a1e      	ldr	r2, [pc, #120]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8105674:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8105676:	683b      	ldr	r3, [r7, #0]
 8105678:	2b00      	cmp	r3, #0
 810567a:	d106      	bne.n	810568a <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 810567c:	4b1a      	ldr	r3, [pc, #104]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 810567e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105680:	4a19      	ldr	r2, [pc, #100]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105682:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8105686:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8105688:	e00f      	b.n	81056aa <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810568a:	683b      	ldr	r3, [r7, #0]
 810568c:	2b01      	cmp	r3, #1
 810568e:	d106      	bne.n	810569e <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8105690:	4b15      	ldr	r3, [pc, #84]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105694:	4a14      	ldr	r2, [pc, #80]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 8105696:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810569a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810569c:	e005      	b.n	81056aa <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810569e:	4b12      	ldr	r3, [pc, #72]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81056a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81056a2:	4a11      	ldr	r2, [pc, #68]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81056a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 81056a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81056aa:	4b0f      	ldr	r3, [pc, #60]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81056ac:	681b      	ldr	r3, [r3, #0]
 81056ae:	4a0e      	ldr	r2, [pc, #56]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81056b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81056b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81056b6:	f7fc fd27 	bl	8102108 <HAL_GetTick>
 81056ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81056bc:	e008      	b.n	81056d0 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81056be:	f7fc fd23 	bl	8102108 <HAL_GetTick>
 81056c2:	4602      	mov	r2, r0
 81056c4:	68bb      	ldr	r3, [r7, #8]
 81056c6:	1ad3      	subs	r3, r2, r3
 81056c8:	2b02      	cmp	r3, #2
 81056ca:	d901      	bls.n	81056d0 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81056cc:	2303      	movs	r3, #3
 81056ce:	e006      	b.n	81056de <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81056d0:	4b05      	ldr	r3, [pc, #20]	@ (81056e8 <RCCEx_PLL3_Config+0x160>)
 81056d2:	681b      	ldr	r3, [r3, #0]
 81056d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81056d8:	2b00      	cmp	r3, #0
 81056da:	d0f0      	beq.n	81056be <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81056dc:	7bfb      	ldrb	r3, [r7, #15]
}
 81056de:	4618      	mov	r0, r3
 81056e0:	3710      	adds	r7, #16
 81056e2:	46bd      	mov	sp, r7
 81056e4:	bd80      	pop	{r7, pc}
 81056e6:	bf00      	nop
 81056e8:	58024400 	.word	0x58024400

081056ec <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81056ec:	b580      	push	{r7, lr}
 81056ee:	b084      	sub	sp, #16
 81056f0:	af00      	add	r7, sp, #0
 81056f2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 81056f4:	687b      	ldr	r3, [r7, #4]
 81056f6:	2b00      	cmp	r3, #0
 81056f8:	d101      	bne.n	81056fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 81056fa:	2301      	movs	r3, #1
 81056fc:	e10f      	b.n	810591e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81056fe:	687b      	ldr	r3, [r7, #4]
 8105700:	2200      	movs	r2, #0
 8105702:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8105704:	687b      	ldr	r3, [r7, #4]
 8105706:	681b      	ldr	r3, [r3, #0]
 8105708:	4a87      	ldr	r2, [pc, #540]	@ (8105928 <HAL_SPI_Init+0x23c>)
 810570a:	4293      	cmp	r3, r2
 810570c:	d00f      	beq.n	810572e <HAL_SPI_Init+0x42>
 810570e:	687b      	ldr	r3, [r7, #4]
 8105710:	681b      	ldr	r3, [r3, #0]
 8105712:	4a86      	ldr	r2, [pc, #536]	@ (810592c <HAL_SPI_Init+0x240>)
 8105714:	4293      	cmp	r3, r2
 8105716:	d00a      	beq.n	810572e <HAL_SPI_Init+0x42>
 8105718:	687b      	ldr	r3, [r7, #4]
 810571a:	681b      	ldr	r3, [r3, #0]
 810571c:	4a84      	ldr	r2, [pc, #528]	@ (8105930 <HAL_SPI_Init+0x244>)
 810571e:	4293      	cmp	r3, r2
 8105720:	d005      	beq.n	810572e <HAL_SPI_Init+0x42>
 8105722:	687b      	ldr	r3, [r7, #4]
 8105724:	68db      	ldr	r3, [r3, #12]
 8105726:	2b0f      	cmp	r3, #15
 8105728:	d901      	bls.n	810572e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 810572a:	2301      	movs	r3, #1
 810572c:	e0f7      	b.n	810591e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 810572e:	6878      	ldr	r0, [r7, #4]
 8105730:	f000 fef2 	bl	8106518 <SPI_GetPacketSize>
 8105734:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8105736:	687b      	ldr	r3, [r7, #4]
 8105738:	681b      	ldr	r3, [r3, #0]
 810573a:	4a7b      	ldr	r2, [pc, #492]	@ (8105928 <HAL_SPI_Init+0x23c>)
 810573c:	4293      	cmp	r3, r2
 810573e:	d00c      	beq.n	810575a <HAL_SPI_Init+0x6e>
 8105740:	687b      	ldr	r3, [r7, #4]
 8105742:	681b      	ldr	r3, [r3, #0]
 8105744:	4a79      	ldr	r2, [pc, #484]	@ (810592c <HAL_SPI_Init+0x240>)
 8105746:	4293      	cmp	r3, r2
 8105748:	d007      	beq.n	810575a <HAL_SPI_Init+0x6e>
 810574a:	687b      	ldr	r3, [r7, #4]
 810574c:	681b      	ldr	r3, [r3, #0]
 810574e:	4a78      	ldr	r2, [pc, #480]	@ (8105930 <HAL_SPI_Init+0x244>)
 8105750:	4293      	cmp	r3, r2
 8105752:	d002      	beq.n	810575a <HAL_SPI_Init+0x6e>
 8105754:	68fb      	ldr	r3, [r7, #12]
 8105756:	2b08      	cmp	r3, #8
 8105758:	d811      	bhi.n	810577e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810575a:	687b      	ldr	r3, [r7, #4]
 810575c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810575e:	4a72      	ldr	r2, [pc, #456]	@ (8105928 <HAL_SPI_Init+0x23c>)
 8105760:	4293      	cmp	r3, r2
 8105762:	d009      	beq.n	8105778 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8105764:	687b      	ldr	r3, [r7, #4]
 8105766:	681b      	ldr	r3, [r3, #0]
 8105768:	4a70      	ldr	r2, [pc, #448]	@ (810592c <HAL_SPI_Init+0x240>)
 810576a:	4293      	cmp	r3, r2
 810576c:	d004      	beq.n	8105778 <HAL_SPI_Init+0x8c>
 810576e:	687b      	ldr	r3, [r7, #4]
 8105770:	681b      	ldr	r3, [r3, #0]
 8105772:	4a6f      	ldr	r2, [pc, #444]	@ (8105930 <HAL_SPI_Init+0x244>)
 8105774:	4293      	cmp	r3, r2
 8105776:	d104      	bne.n	8105782 <HAL_SPI_Init+0x96>
 8105778:	68fb      	ldr	r3, [r7, #12]
 810577a:	2b10      	cmp	r3, #16
 810577c:	d901      	bls.n	8105782 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 810577e:	2301      	movs	r3, #1
 8105780:	e0cd      	b.n	810591e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8105782:	687b      	ldr	r3, [r7, #4]
 8105784:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8105788:	b2db      	uxtb	r3, r3
 810578a:	2b00      	cmp	r3, #0
 810578c:	d106      	bne.n	810579c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 810578e:	687b      	ldr	r3, [r7, #4]
 8105790:	2200      	movs	r2, #0
 8105792:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8105796:	6878      	ldr	r0, [r7, #4]
 8105798:	f7fc f9cc 	bl	8101b34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 810579c:	687b      	ldr	r3, [r7, #4]
 810579e:	2202      	movs	r2, #2
 81057a0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81057a4:	687b      	ldr	r3, [r7, #4]
 81057a6:	681b      	ldr	r3, [r3, #0]
 81057a8:	681a      	ldr	r2, [r3, #0]
 81057aa:	687b      	ldr	r3, [r7, #4]
 81057ac:	681b      	ldr	r3, [r3, #0]
 81057ae:	f022 0201 	bic.w	r2, r2, #1
 81057b2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 81057b4:	687b      	ldr	r3, [r7, #4]
 81057b6:	681b      	ldr	r3, [r3, #0]
 81057b8:	689b      	ldr	r3, [r3, #8]
 81057ba:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 81057be:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81057c0:	687b      	ldr	r3, [r7, #4]
 81057c2:	699b      	ldr	r3, [r3, #24]
 81057c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81057c8:	d119      	bne.n	81057fe <HAL_SPI_Init+0x112>
 81057ca:	687b      	ldr	r3, [r7, #4]
 81057cc:	685b      	ldr	r3, [r3, #4]
 81057ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81057d2:	d103      	bne.n	81057dc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81057d4:	687b      	ldr	r3, [r7, #4]
 81057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81057d8:	2b00      	cmp	r3, #0
 81057da:	d008      	beq.n	81057ee <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81057dc:	687b      	ldr	r3, [r7, #4]
 81057de:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81057e0:	2b00      	cmp	r3, #0
 81057e2:	d10c      	bne.n	81057fe <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 81057e4:	687b      	ldr	r3, [r7, #4]
 81057e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81057e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81057ec:	d107      	bne.n	81057fe <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 81057ee:	687b      	ldr	r3, [r7, #4]
 81057f0:	681b      	ldr	r3, [r3, #0]
 81057f2:	681a      	ldr	r2, [r3, #0]
 81057f4:	687b      	ldr	r3, [r7, #4]
 81057f6:	681b      	ldr	r3, [r3, #0]
 81057f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 81057fc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 81057fe:	687b      	ldr	r3, [r7, #4]
 8105800:	685b      	ldr	r3, [r3, #4]
 8105802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8105806:	2b00      	cmp	r3, #0
 8105808:	d00f      	beq.n	810582a <HAL_SPI_Init+0x13e>
 810580a:	687b      	ldr	r3, [r7, #4]
 810580c:	68db      	ldr	r3, [r3, #12]
 810580e:	2b06      	cmp	r3, #6
 8105810:	d90b      	bls.n	810582a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8105812:	687b      	ldr	r3, [r7, #4]
 8105814:	681b      	ldr	r3, [r3, #0]
 8105816:	681b      	ldr	r3, [r3, #0]
 8105818:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 810581c:	687b      	ldr	r3, [r7, #4]
 810581e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8105820:	687b      	ldr	r3, [r7, #4]
 8105822:	681b      	ldr	r3, [r3, #0]
 8105824:	430a      	orrs	r2, r1
 8105826:	601a      	str	r2, [r3, #0]
 8105828:	e007      	b.n	810583a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 810582a:	687b      	ldr	r3, [r7, #4]
 810582c:	681b      	ldr	r3, [r3, #0]
 810582e:	681a      	ldr	r2, [r3, #0]
 8105830:	687b      	ldr	r3, [r7, #4]
 8105832:	681b      	ldr	r3, [r3, #0]
 8105834:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8105838:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 810583a:	687b      	ldr	r3, [r7, #4]
 810583c:	69da      	ldr	r2, [r3, #28]
 810583e:	687b      	ldr	r3, [r7, #4]
 8105840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105842:	431a      	orrs	r2, r3
 8105844:	68bb      	ldr	r3, [r7, #8]
 8105846:	431a      	orrs	r2, r3
 8105848:	687b      	ldr	r3, [r7, #4]
 810584a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810584c:	ea42 0103 	orr.w	r1, r2, r3
 8105850:	687b      	ldr	r3, [r7, #4]
 8105852:	68da      	ldr	r2, [r3, #12]
 8105854:	687b      	ldr	r3, [r7, #4]
 8105856:	681b      	ldr	r3, [r3, #0]
 8105858:	430a      	orrs	r2, r1
 810585a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 810585c:	687b      	ldr	r3, [r7, #4]
 810585e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8105860:	687b      	ldr	r3, [r7, #4]
 8105862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8105864:	431a      	orrs	r2, r3
 8105866:	687b      	ldr	r3, [r7, #4]
 8105868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810586a:	431a      	orrs	r2, r3
 810586c:	687b      	ldr	r3, [r7, #4]
 810586e:	699b      	ldr	r3, [r3, #24]
 8105870:	431a      	orrs	r2, r3
 8105872:	687b      	ldr	r3, [r7, #4]
 8105874:	691b      	ldr	r3, [r3, #16]
 8105876:	431a      	orrs	r2, r3
 8105878:	687b      	ldr	r3, [r7, #4]
 810587a:	695b      	ldr	r3, [r3, #20]
 810587c:	431a      	orrs	r2, r3
 810587e:	687b      	ldr	r3, [r7, #4]
 8105880:	6a1b      	ldr	r3, [r3, #32]
 8105882:	431a      	orrs	r2, r3
 8105884:	687b      	ldr	r3, [r7, #4]
 8105886:	685b      	ldr	r3, [r3, #4]
 8105888:	431a      	orrs	r2, r3
 810588a:	687b      	ldr	r3, [r7, #4]
 810588c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810588e:	431a      	orrs	r2, r3
 8105890:	687b      	ldr	r3, [r7, #4]
 8105892:	689b      	ldr	r3, [r3, #8]
 8105894:	431a      	orrs	r2, r3
 8105896:	687b      	ldr	r3, [r7, #4]
 8105898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810589a:	ea42 0103 	orr.w	r1, r2, r3
 810589e:	687b      	ldr	r3, [r7, #4]
 81058a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 81058a2:	687b      	ldr	r3, [r7, #4]
 81058a4:	681b      	ldr	r3, [r3, #0]
 81058a6:	430a      	orrs	r2, r1
 81058a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 81058aa:	687b      	ldr	r3, [r7, #4]
 81058ac:	685b      	ldr	r3, [r3, #4]
 81058ae:	2b00      	cmp	r3, #0
 81058b0:	d113      	bne.n	81058da <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 81058b2:	687b      	ldr	r3, [r7, #4]
 81058b4:	681b      	ldr	r3, [r3, #0]
 81058b6:	689b      	ldr	r3, [r3, #8]
 81058b8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 81058bc:	687b      	ldr	r3, [r7, #4]
 81058be:	681b      	ldr	r3, [r3, #0]
 81058c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 81058c4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 81058c6:	687b      	ldr	r3, [r7, #4]
 81058c8:	681b      	ldr	r3, [r3, #0]
 81058ca:	689b      	ldr	r3, [r3, #8]
 81058cc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 81058d0:	687b      	ldr	r3, [r7, #4]
 81058d2:	681b      	ldr	r3, [r3, #0]
 81058d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 81058d8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 81058da:	687b      	ldr	r3, [r7, #4]
 81058dc:	681b      	ldr	r3, [r3, #0]
 81058de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81058e0:	687b      	ldr	r3, [r7, #4]
 81058e2:	681b      	ldr	r3, [r3, #0]
 81058e4:	f022 0201 	bic.w	r2, r2, #1
 81058e8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 81058ea:	687b      	ldr	r3, [r7, #4]
 81058ec:	685b      	ldr	r3, [r3, #4]
 81058ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 81058f2:	2b00      	cmp	r3, #0
 81058f4:	d00a      	beq.n	810590c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 81058f6:	687b      	ldr	r3, [r7, #4]
 81058f8:	681b      	ldr	r3, [r3, #0]
 81058fa:	68db      	ldr	r3, [r3, #12]
 81058fc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8105900:	687b      	ldr	r3, [r7, #4]
 8105902:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8105904:	687b      	ldr	r3, [r7, #4]
 8105906:	681b      	ldr	r3, [r3, #0]
 8105908:	430a      	orrs	r2, r1
 810590a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 810590c:	687b      	ldr	r3, [r7, #4]
 810590e:	2200      	movs	r2, #0
 8105910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8105914:	687b      	ldr	r3, [r7, #4]
 8105916:	2201      	movs	r2, #1
 8105918:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 810591c:	2300      	movs	r3, #0
}
 810591e:	4618      	mov	r0, r3
 8105920:	3710      	adds	r7, #16
 8105922:	46bd      	mov	sp, r7
 8105924:	bd80      	pop	{r7, pc}
 8105926:	bf00      	nop
 8105928:	40013000 	.word	0x40013000
 810592c:	40003800 	.word	0x40003800
 8105930:	40003c00 	.word	0x40003c00

08105934 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8105934:	b580      	push	{r7, lr}
 8105936:	b088      	sub	sp, #32
 8105938:	af02      	add	r7, sp, #8
 810593a:	60f8      	str	r0, [r7, #12]
 810593c:	60b9      	str	r1, [r7, #8]
 810593e:	603b      	str	r3, [r7, #0]
 8105940:	4613      	mov	r3, r2
 8105942:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8105944:	68fb      	ldr	r3, [r7, #12]
 8105946:	681b      	ldr	r3, [r3, #0]
 8105948:	3320      	adds	r3, #32
 810594a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 810594c:	f7fc fbdc 	bl	8102108 <HAL_GetTick>
 8105950:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8105952:	68fb      	ldr	r3, [r7, #12]
 8105954:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8105958:	b2db      	uxtb	r3, r3
 810595a:	2b01      	cmp	r3, #1
 810595c:	d001      	beq.n	8105962 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 810595e:	2302      	movs	r3, #2
 8105960:	e1cf      	b.n	8105d02 <HAL_SPI_Transmit+0x3ce>
  }

  if ((pData == NULL) || (Size == 0UL))
 8105962:	68bb      	ldr	r3, [r7, #8]
 8105964:	2b00      	cmp	r3, #0
 8105966:	d002      	beq.n	810596e <HAL_SPI_Transmit+0x3a>
 8105968:	88fb      	ldrh	r3, [r7, #6]
 810596a:	2b00      	cmp	r3, #0
 810596c:	d101      	bne.n	8105972 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 810596e:	2301      	movs	r3, #1
 8105970:	e1c7      	b.n	8105d02 <HAL_SPI_Transmit+0x3ce>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8105972:	68fb      	ldr	r3, [r7, #12]
 8105974:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8105978:	2b01      	cmp	r3, #1
 810597a:	d101      	bne.n	8105980 <HAL_SPI_Transmit+0x4c>
 810597c:	2302      	movs	r3, #2
 810597e:	e1c0      	b.n	8105d02 <HAL_SPI_Transmit+0x3ce>
 8105980:	68fb      	ldr	r3, [r7, #12]
 8105982:	2201      	movs	r2, #1
 8105984:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8105988:	68fb      	ldr	r3, [r7, #12]
 810598a:	2203      	movs	r2, #3
 810598c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8105990:	68fb      	ldr	r3, [r7, #12]
 8105992:	2200      	movs	r2, #0
 8105994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8105998:	68fb      	ldr	r3, [r7, #12]
 810599a:	68ba      	ldr	r2, [r7, #8]
 810599c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 810599e:	68fb      	ldr	r3, [r7, #12]
 81059a0:	88fa      	ldrh	r2, [r7, #6]
 81059a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 81059a6:	68fb      	ldr	r3, [r7, #12]
 81059a8:	88fa      	ldrh	r2, [r7, #6]
 81059aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 81059ae:	68fb      	ldr	r3, [r7, #12]
 81059b0:	2200      	movs	r2, #0
 81059b2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 81059b4:	68fb      	ldr	r3, [r7, #12]
 81059b6:	2200      	movs	r2, #0
 81059b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 81059bc:	68fb      	ldr	r3, [r7, #12]
 81059be:	2200      	movs	r2, #0
 81059c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 81059c4:	68fb      	ldr	r3, [r7, #12]
 81059c6:	2200      	movs	r2, #0
 81059c8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 81059ca:	68fb      	ldr	r3, [r7, #12]
 81059cc:	2200      	movs	r2, #0
 81059ce:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 81059d0:	68fb      	ldr	r3, [r7, #12]
 81059d2:	689b      	ldr	r3, [r3, #8]
 81059d4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 81059d8:	d108      	bne.n	81059ec <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 81059da:	68fb      	ldr	r3, [r7, #12]
 81059dc:	681b      	ldr	r3, [r3, #0]
 81059de:	681a      	ldr	r2, [r3, #0]
 81059e0:	68fb      	ldr	r3, [r7, #12]
 81059e2:	681b      	ldr	r3, [r3, #0]
 81059e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 81059e8:	601a      	str	r2, [r3, #0]
 81059ea:	e009      	b.n	8105a00 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 81059ec:	68fb      	ldr	r3, [r7, #12]
 81059ee:	681b      	ldr	r3, [r3, #0]
 81059f0:	68db      	ldr	r3, [r3, #12]
 81059f2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 81059f6:	68fb      	ldr	r3, [r7, #12]
 81059f8:	681b      	ldr	r3, [r3, #0]
 81059fa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 81059fe:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8105a00:	68fb      	ldr	r3, [r7, #12]
 8105a02:	681b      	ldr	r3, [r3, #0]
 8105a04:	685b      	ldr	r3, [r3, #4]
 8105a06:	0c1b      	lsrs	r3, r3, #16
 8105a08:	041b      	lsls	r3, r3, #16
 8105a0a:	88f9      	ldrh	r1, [r7, #6]
 8105a0c:	68fa      	ldr	r2, [r7, #12]
 8105a0e:	6812      	ldr	r2, [r2, #0]
 8105a10:	430b      	orrs	r3, r1
 8105a12:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8105a14:	68fb      	ldr	r3, [r7, #12]
 8105a16:	681b      	ldr	r3, [r3, #0]
 8105a18:	681a      	ldr	r2, [r3, #0]
 8105a1a:	68fb      	ldr	r3, [r7, #12]
 8105a1c:	681b      	ldr	r3, [r3, #0]
 8105a1e:	f042 0201 	orr.w	r2, r2, #1
 8105a22:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8105a24:	68fb      	ldr	r3, [r7, #12]
 8105a26:	685b      	ldr	r3, [r3, #4]
 8105a28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8105a2c:	d107      	bne.n	8105a3e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8105a2e:	68fb      	ldr	r3, [r7, #12]
 8105a30:	681b      	ldr	r3, [r3, #0]
 8105a32:	681a      	ldr	r2, [r3, #0]
 8105a34:	68fb      	ldr	r3, [r7, #12]
 8105a36:	681b      	ldr	r3, [r3, #0]
 8105a38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8105a3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8105a3e:	68fb      	ldr	r3, [r7, #12]
 8105a40:	68db      	ldr	r3, [r3, #12]
 8105a42:	2b0f      	cmp	r3, #15
 8105a44:	d947      	bls.n	8105ad6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8105a46:	e03f      	b.n	8105ac8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8105a48:	68fb      	ldr	r3, [r7, #12]
 8105a4a:	681b      	ldr	r3, [r3, #0]
 8105a4c:	695b      	ldr	r3, [r3, #20]
 8105a4e:	f003 0302 	and.w	r3, r3, #2
 8105a52:	2b02      	cmp	r3, #2
 8105a54:	d114      	bne.n	8105a80 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8105a56:	68fb      	ldr	r3, [r7, #12]
 8105a58:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105a5a:	68fb      	ldr	r3, [r7, #12]
 8105a5c:	681b      	ldr	r3, [r3, #0]
 8105a5e:	6812      	ldr	r2, [r2, #0]
 8105a60:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8105a62:	68fb      	ldr	r3, [r7, #12]
 8105a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105a66:	1d1a      	adds	r2, r3, #4
 8105a68:	68fb      	ldr	r3, [r7, #12]
 8105a6a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8105a6c:	68fb      	ldr	r3, [r7, #12]
 8105a6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105a72:	b29b      	uxth	r3, r3
 8105a74:	3b01      	subs	r3, #1
 8105a76:	b29a      	uxth	r2, r3
 8105a78:	68fb      	ldr	r3, [r7, #12]
 8105a7a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8105a7e:	e023      	b.n	8105ac8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105a80:	f7fc fb42 	bl	8102108 <HAL_GetTick>
 8105a84:	4602      	mov	r2, r0
 8105a86:	693b      	ldr	r3, [r7, #16]
 8105a88:	1ad3      	subs	r3, r2, r3
 8105a8a:	683a      	ldr	r2, [r7, #0]
 8105a8c:	429a      	cmp	r2, r3
 8105a8e:	d803      	bhi.n	8105a98 <HAL_SPI_Transmit+0x164>
 8105a90:	683b      	ldr	r3, [r7, #0]
 8105a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105a96:	d102      	bne.n	8105a9e <HAL_SPI_Transmit+0x16a>
 8105a98:	683b      	ldr	r3, [r7, #0]
 8105a9a:	2b00      	cmp	r3, #0
 8105a9c:	d114      	bne.n	8105ac8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8105a9e:	68f8      	ldr	r0, [r7, #12]
 8105aa0:	f000 fc6c 	bl	810637c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105aa4:	68fb      	ldr	r3, [r7, #12]
 8105aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105aaa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8105aae:	68fb      	ldr	r3, [r7, #12]
 8105ab0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105ab4:	68fb      	ldr	r3, [r7, #12]
 8105ab6:	2201      	movs	r2, #1
 8105ab8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8105abc:	68fb      	ldr	r3, [r7, #12]
 8105abe:	2200      	movs	r2, #0
 8105ac0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8105ac4:	2303      	movs	r3, #3
 8105ac6:	e11c      	b.n	8105d02 <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 8105ac8:	68fb      	ldr	r3, [r7, #12]
 8105aca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105ace:	b29b      	uxth	r3, r3
 8105ad0:	2b00      	cmp	r3, #0
 8105ad2:	d1b9      	bne.n	8105a48 <HAL_SPI_Transmit+0x114>
 8105ad4:	e0ef      	b.n	8105cb6 <HAL_SPI_Transmit+0x382>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8105ad6:	68fb      	ldr	r3, [r7, #12]
 8105ad8:	68db      	ldr	r3, [r3, #12]
 8105ada:	2b07      	cmp	r3, #7
 8105adc:	f240 80e4 	bls.w	8105ca8 <HAL_SPI_Transmit+0x374>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8105ae0:	e05d      	b.n	8105b9e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8105ae2:	68fb      	ldr	r3, [r7, #12]
 8105ae4:	681b      	ldr	r3, [r3, #0]
 8105ae6:	695b      	ldr	r3, [r3, #20]
 8105ae8:	f003 0302 	and.w	r3, r3, #2
 8105aec:	2b02      	cmp	r3, #2
 8105aee:	d132      	bne.n	8105b56 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8105af0:	68fb      	ldr	r3, [r7, #12]
 8105af2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105af6:	b29b      	uxth	r3, r3
 8105af8:	2b01      	cmp	r3, #1
 8105afa:	d918      	bls.n	8105b2e <HAL_SPI_Transmit+0x1fa>
 8105afc:	68fb      	ldr	r3, [r7, #12]
 8105afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105b00:	2b00      	cmp	r3, #0
 8105b02:	d014      	beq.n	8105b2e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8105b04:	68fb      	ldr	r3, [r7, #12]
 8105b06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105b08:	68fb      	ldr	r3, [r7, #12]
 8105b0a:	681b      	ldr	r3, [r3, #0]
 8105b0c:	6812      	ldr	r2, [r2, #0]
 8105b0e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8105b10:	68fb      	ldr	r3, [r7, #12]
 8105b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105b14:	1d1a      	adds	r2, r3, #4
 8105b16:	68fb      	ldr	r3, [r7, #12]
 8105b18:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8105b1a:	68fb      	ldr	r3, [r7, #12]
 8105b1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105b20:	b29b      	uxth	r3, r3
 8105b22:	3b02      	subs	r3, #2
 8105b24:	b29a      	uxth	r2, r3
 8105b26:	68fb      	ldr	r3, [r7, #12]
 8105b28:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8105b2c:	e037      	b.n	8105b9e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8105b2e:	68fb      	ldr	r3, [r7, #12]
 8105b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105b32:	881a      	ldrh	r2, [r3, #0]
 8105b34:	697b      	ldr	r3, [r7, #20]
 8105b36:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8105b38:	68fb      	ldr	r3, [r7, #12]
 8105b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105b3c:	1c9a      	adds	r2, r3, #2
 8105b3e:	68fb      	ldr	r3, [r7, #12]
 8105b40:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8105b42:	68fb      	ldr	r3, [r7, #12]
 8105b44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105b48:	b29b      	uxth	r3, r3
 8105b4a:	3b01      	subs	r3, #1
 8105b4c:	b29a      	uxth	r2, r3
 8105b4e:	68fb      	ldr	r3, [r7, #12]
 8105b50:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8105b54:	e023      	b.n	8105b9e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105b56:	f7fc fad7 	bl	8102108 <HAL_GetTick>
 8105b5a:	4602      	mov	r2, r0
 8105b5c:	693b      	ldr	r3, [r7, #16]
 8105b5e:	1ad3      	subs	r3, r2, r3
 8105b60:	683a      	ldr	r2, [r7, #0]
 8105b62:	429a      	cmp	r2, r3
 8105b64:	d803      	bhi.n	8105b6e <HAL_SPI_Transmit+0x23a>
 8105b66:	683b      	ldr	r3, [r7, #0]
 8105b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105b6c:	d102      	bne.n	8105b74 <HAL_SPI_Transmit+0x240>
 8105b6e:	683b      	ldr	r3, [r7, #0]
 8105b70:	2b00      	cmp	r3, #0
 8105b72:	d114      	bne.n	8105b9e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8105b74:	68f8      	ldr	r0, [r7, #12]
 8105b76:	f000 fc01 	bl	810637c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105b7a:	68fb      	ldr	r3, [r7, #12]
 8105b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105b80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8105b84:	68fb      	ldr	r3, [r7, #12]
 8105b86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105b8a:	68fb      	ldr	r3, [r7, #12]
 8105b8c:	2201      	movs	r2, #1
 8105b8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8105b92:	68fb      	ldr	r3, [r7, #12]
 8105b94:	2200      	movs	r2, #0
 8105b96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8105b9a:	2303      	movs	r3, #3
 8105b9c:	e0b1      	b.n	8105d02 <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 8105b9e:	68fb      	ldr	r3, [r7, #12]
 8105ba0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105ba4:	b29b      	uxth	r3, r3
 8105ba6:	2b00      	cmp	r3, #0
 8105ba8:	d19b      	bne.n	8105ae2 <HAL_SPI_Transmit+0x1ae>
 8105baa:	e084      	b.n	8105cb6 <HAL_SPI_Transmit+0x382>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8105bac:	68fb      	ldr	r3, [r7, #12]
 8105bae:	681b      	ldr	r3, [r3, #0]
 8105bb0:	695b      	ldr	r3, [r3, #20]
 8105bb2:	f003 0302 	and.w	r3, r3, #2
 8105bb6:	2b02      	cmp	r3, #2
 8105bb8:	d152      	bne.n	8105c60 <HAL_SPI_Transmit+0x32c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8105bba:	68fb      	ldr	r3, [r7, #12]
 8105bbc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105bc0:	b29b      	uxth	r3, r3
 8105bc2:	2b03      	cmp	r3, #3
 8105bc4:	d918      	bls.n	8105bf8 <HAL_SPI_Transmit+0x2c4>
 8105bc6:	68fb      	ldr	r3, [r7, #12]
 8105bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105bca:	2b40      	cmp	r3, #64	@ 0x40
 8105bcc:	d914      	bls.n	8105bf8 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8105bce:	68fb      	ldr	r3, [r7, #12]
 8105bd0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105bd2:	68fb      	ldr	r3, [r7, #12]
 8105bd4:	681b      	ldr	r3, [r3, #0]
 8105bd6:	6812      	ldr	r2, [r2, #0]
 8105bd8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8105bda:	68fb      	ldr	r3, [r7, #12]
 8105bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105bde:	1d1a      	adds	r2, r3, #4
 8105be0:	68fb      	ldr	r3, [r7, #12]
 8105be2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8105be4:	68fb      	ldr	r3, [r7, #12]
 8105be6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105bea:	b29b      	uxth	r3, r3
 8105bec:	3b04      	subs	r3, #4
 8105bee:	b29a      	uxth	r2, r3
 8105bf0:	68fb      	ldr	r3, [r7, #12]
 8105bf2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8105bf6:	e057      	b.n	8105ca8 <HAL_SPI_Transmit+0x374>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8105bf8:	68fb      	ldr	r3, [r7, #12]
 8105bfa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105bfe:	b29b      	uxth	r3, r3
 8105c00:	2b01      	cmp	r3, #1
 8105c02:	d917      	bls.n	8105c34 <HAL_SPI_Transmit+0x300>
 8105c04:	68fb      	ldr	r3, [r7, #12]
 8105c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105c08:	2b00      	cmp	r3, #0
 8105c0a:	d013      	beq.n	8105c34 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8105c0c:	68fb      	ldr	r3, [r7, #12]
 8105c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105c10:	881a      	ldrh	r2, [r3, #0]
 8105c12:	697b      	ldr	r3, [r7, #20]
 8105c14:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8105c16:	68fb      	ldr	r3, [r7, #12]
 8105c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105c1a:	1c9a      	adds	r2, r3, #2
 8105c1c:	68fb      	ldr	r3, [r7, #12]
 8105c1e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8105c20:	68fb      	ldr	r3, [r7, #12]
 8105c22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105c26:	b29b      	uxth	r3, r3
 8105c28:	3b02      	subs	r3, #2
 8105c2a:	b29a      	uxth	r2, r3
 8105c2c:	68fb      	ldr	r3, [r7, #12]
 8105c2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8105c32:	e039      	b.n	8105ca8 <HAL_SPI_Transmit+0x374>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8105c34:	68fb      	ldr	r3, [r7, #12]
 8105c36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105c38:	68fb      	ldr	r3, [r7, #12]
 8105c3a:	681b      	ldr	r3, [r3, #0]
 8105c3c:	3320      	adds	r3, #32
 8105c3e:	7812      	ldrb	r2, [r2, #0]
 8105c40:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8105c42:	68fb      	ldr	r3, [r7, #12]
 8105c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105c46:	1c5a      	adds	r2, r3, #1
 8105c48:	68fb      	ldr	r3, [r7, #12]
 8105c4a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8105c4c:	68fb      	ldr	r3, [r7, #12]
 8105c4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105c52:	b29b      	uxth	r3, r3
 8105c54:	3b01      	subs	r3, #1
 8105c56:	b29a      	uxth	r2, r3
 8105c58:	68fb      	ldr	r3, [r7, #12]
 8105c5a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8105c5e:	e023      	b.n	8105ca8 <HAL_SPI_Transmit+0x374>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105c60:	f7fc fa52 	bl	8102108 <HAL_GetTick>
 8105c64:	4602      	mov	r2, r0
 8105c66:	693b      	ldr	r3, [r7, #16]
 8105c68:	1ad3      	subs	r3, r2, r3
 8105c6a:	683a      	ldr	r2, [r7, #0]
 8105c6c:	429a      	cmp	r2, r3
 8105c6e:	d803      	bhi.n	8105c78 <HAL_SPI_Transmit+0x344>
 8105c70:	683b      	ldr	r3, [r7, #0]
 8105c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105c76:	d102      	bne.n	8105c7e <HAL_SPI_Transmit+0x34a>
 8105c78:	683b      	ldr	r3, [r7, #0]
 8105c7a:	2b00      	cmp	r3, #0
 8105c7c:	d114      	bne.n	8105ca8 <HAL_SPI_Transmit+0x374>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8105c7e:	68f8      	ldr	r0, [r7, #12]
 8105c80:	f000 fb7c 	bl	810637c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105c84:	68fb      	ldr	r3, [r7, #12]
 8105c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105c8a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8105c8e:	68fb      	ldr	r3, [r7, #12]
 8105c90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105c94:	68fb      	ldr	r3, [r7, #12]
 8105c96:	2201      	movs	r2, #1
 8105c98:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8105c9c:	68fb      	ldr	r3, [r7, #12]
 8105c9e:	2200      	movs	r2, #0
 8105ca0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8105ca4:	2303      	movs	r3, #3
 8105ca6:	e02c      	b.n	8105d02 <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 8105ca8:	68fb      	ldr	r3, [r7, #12]
 8105caa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105cae:	b29b      	uxth	r3, r3
 8105cb0:	2b00      	cmp	r3, #0
 8105cb2:	f47f af7b 	bne.w	8105bac <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8105cb6:	693b      	ldr	r3, [r7, #16]
 8105cb8:	9300      	str	r3, [sp, #0]
 8105cba:	683b      	ldr	r3, [r7, #0]
 8105cbc:	2200      	movs	r2, #0
 8105cbe:	2108      	movs	r1, #8
 8105cc0:	68f8      	ldr	r0, [r7, #12]
 8105cc2:	f000 fbfb 	bl	81064bc <SPI_WaitOnFlagUntilTimeout>
 8105cc6:	4603      	mov	r3, r0
 8105cc8:	2b00      	cmp	r3, #0
 8105cca:	d007      	beq.n	8105cdc <HAL_SPI_Transmit+0x3a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8105ccc:	68fb      	ldr	r3, [r7, #12]
 8105cce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105cd2:	f043 0220 	orr.w	r2, r3, #32
 8105cd6:	68fb      	ldr	r3, [r7, #12]
 8105cd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8105cdc:	68f8      	ldr	r0, [r7, #12]
 8105cde:	f000 fb4d 	bl	810637c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8105ce2:	68fb      	ldr	r3, [r7, #12]
 8105ce4:	2201      	movs	r2, #1
 8105ce6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8105cea:	68fb      	ldr	r3, [r7, #12]
 8105cec:	2200      	movs	r2, #0
 8105cee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8105cf2:	68fb      	ldr	r3, [r7, #12]
 8105cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105cf8:	2b00      	cmp	r3, #0
 8105cfa:	d001      	beq.n	8105d00 <HAL_SPI_Transmit+0x3cc>
  {
    return HAL_ERROR;
 8105cfc:	2301      	movs	r3, #1
 8105cfe:	e000      	b.n	8105d02 <HAL_SPI_Transmit+0x3ce>
  }
  else
  {
    return HAL_OK;
 8105d00:	2300      	movs	r3, #0
  }
}
 8105d02:	4618      	mov	r0, r3
 8105d04:	3718      	adds	r7, #24
 8105d06:	46bd      	mov	sp, r7
 8105d08:	bd80      	pop	{r7, pc}
	...

08105d0c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8105d0c:	b580      	push	{r7, lr}
 8105d0e:	b08e      	sub	sp, #56	@ 0x38
 8105d10:	af02      	add	r7, sp, #8
 8105d12:	60f8      	str	r0, [r7, #12]
 8105d14:	60b9      	str	r1, [r7, #8]
 8105d16:	607a      	str	r2, [r7, #4]
 8105d18:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8105d1a:	68fb      	ldr	r3, [r7, #12]
 8105d1c:	681b      	ldr	r3, [r3, #0]
 8105d1e:	3320      	adds	r3, #32
 8105d20:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8105d22:	68fb      	ldr	r3, [r7, #12]
 8105d24:	681b      	ldr	r3, [r3, #0]
 8105d26:	3330      	adds	r3, #48	@ 0x30
 8105d28:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8105d2a:	68fb      	ldr	r3, [r7, #12]
 8105d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105d2e:	095b      	lsrs	r3, r3, #5
 8105d30:	b29b      	uxth	r3, r3
 8105d32:	3301      	adds	r3, #1
 8105d34:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8105d36:	f7fc f9e7 	bl	8102108 <HAL_GetTick>
 8105d3a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8105d3c:	887b      	ldrh	r3, [r7, #2]
 8105d3e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8105d40:	887b      	ldrh	r3, [r7, #2]
 8105d42:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8105d44:	68fb      	ldr	r3, [r7, #12]
 8105d46:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8105d4a:	b2db      	uxtb	r3, r3
 8105d4c:	2b01      	cmp	r3, #1
 8105d4e:	d001      	beq.n	8105d54 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8105d50:	2302      	movs	r3, #2
 8105d52:	e30e      	b.n	8106372 <HAL_SPI_TransmitReceive+0x666>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8105d54:	68bb      	ldr	r3, [r7, #8]
 8105d56:	2b00      	cmp	r3, #0
 8105d58:	d005      	beq.n	8105d66 <HAL_SPI_TransmitReceive+0x5a>
 8105d5a:	687b      	ldr	r3, [r7, #4]
 8105d5c:	2b00      	cmp	r3, #0
 8105d5e:	d002      	beq.n	8105d66 <HAL_SPI_TransmitReceive+0x5a>
 8105d60:	887b      	ldrh	r3, [r7, #2]
 8105d62:	2b00      	cmp	r3, #0
 8105d64:	d101      	bne.n	8105d6a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8105d66:	2301      	movs	r3, #1
 8105d68:	e303      	b.n	8106372 <HAL_SPI_TransmitReceive+0x666>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8105d6a:	68fb      	ldr	r3, [r7, #12]
 8105d6c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8105d70:	2b01      	cmp	r3, #1
 8105d72:	d101      	bne.n	8105d78 <HAL_SPI_TransmitReceive+0x6c>
 8105d74:	2302      	movs	r3, #2
 8105d76:	e2fc      	b.n	8106372 <HAL_SPI_TransmitReceive+0x666>
 8105d78:	68fb      	ldr	r3, [r7, #12]
 8105d7a:	2201      	movs	r2, #1
 8105d7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8105d80:	68fb      	ldr	r3, [r7, #12]
 8105d82:	2205      	movs	r2, #5
 8105d84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8105d88:	68fb      	ldr	r3, [r7, #12]
 8105d8a:	2200      	movs	r2, #0
 8105d8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8105d90:	68fb      	ldr	r3, [r7, #12]
 8105d92:	687a      	ldr	r2, [r7, #4]
 8105d94:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8105d96:	68fb      	ldr	r3, [r7, #12]
 8105d98:	887a      	ldrh	r2, [r7, #2]
 8105d9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8105d9e:	68fb      	ldr	r3, [r7, #12]
 8105da0:	887a      	ldrh	r2, [r7, #2]
 8105da2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8105da6:	68fb      	ldr	r3, [r7, #12]
 8105da8:	68ba      	ldr	r2, [r7, #8]
 8105daa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8105dac:	68fb      	ldr	r3, [r7, #12]
 8105dae:	887a      	ldrh	r2, [r7, #2]
 8105db0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8105db4:	68fb      	ldr	r3, [r7, #12]
 8105db6:	887a      	ldrh	r2, [r7, #2]
 8105db8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8105dbc:	68fb      	ldr	r3, [r7, #12]
 8105dbe:	2200      	movs	r2, #0
 8105dc0:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8105dc2:	68fb      	ldr	r3, [r7, #12]
 8105dc4:	2200      	movs	r2, #0
 8105dc6:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8105dc8:	68fb      	ldr	r3, [r7, #12]
 8105dca:	681b      	ldr	r3, [r3, #0]
 8105dcc:	68da      	ldr	r2, [r3, #12]
 8105dce:	68fb      	ldr	r3, [r7, #12]
 8105dd0:	681b      	ldr	r3, [r3, #0]
 8105dd2:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8105dd6:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8105dd8:	68fb      	ldr	r3, [r7, #12]
 8105dda:	681b      	ldr	r3, [r3, #0]
 8105ddc:	4a70      	ldr	r2, [pc, #448]	@ (8105fa0 <HAL_SPI_TransmitReceive+0x294>)
 8105dde:	4293      	cmp	r3, r2
 8105de0:	d009      	beq.n	8105df6 <HAL_SPI_TransmitReceive+0xea>
 8105de2:	68fb      	ldr	r3, [r7, #12]
 8105de4:	681b      	ldr	r3, [r3, #0]
 8105de6:	4a6f      	ldr	r2, [pc, #444]	@ (8105fa4 <HAL_SPI_TransmitReceive+0x298>)
 8105de8:	4293      	cmp	r3, r2
 8105dea:	d004      	beq.n	8105df6 <HAL_SPI_TransmitReceive+0xea>
 8105dec:	68fb      	ldr	r3, [r7, #12]
 8105dee:	681b      	ldr	r3, [r3, #0]
 8105df0:	4a6d      	ldr	r2, [pc, #436]	@ (8105fa8 <HAL_SPI_TransmitReceive+0x29c>)
 8105df2:	4293      	cmp	r3, r2
 8105df4:	d102      	bne.n	8105dfc <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8105df6:	2310      	movs	r3, #16
 8105df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8105dfa:	e001      	b.n	8105e00 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8105dfc:	2308      	movs	r3, #8
 8105dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8105e00:	68fb      	ldr	r3, [r7, #12]
 8105e02:	681b      	ldr	r3, [r3, #0]
 8105e04:	685b      	ldr	r3, [r3, #4]
 8105e06:	0c1b      	lsrs	r3, r3, #16
 8105e08:	041b      	lsls	r3, r3, #16
 8105e0a:	8879      	ldrh	r1, [r7, #2]
 8105e0c:	68fa      	ldr	r2, [r7, #12]
 8105e0e:	6812      	ldr	r2, [r2, #0]
 8105e10:	430b      	orrs	r3, r1
 8105e12:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8105e14:	68fb      	ldr	r3, [r7, #12]
 8105e16:	681b      	ldr	r3, [r3, #0]
 8105e18:	681a      	ldr	r2, [r3, #0]
 8105e1a:	68fb      	ldr	r3, [r7, #12]
 8105e1c:	681b      	ldr	r3, [r3, #0]
 8105e1e:	f042 0201 	orr.w	r2, r2, #1
 8105e22:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8105e24:	68fb      	ldr	r3, [r7, #12]
 8105e26:	685b      	ldr	r3, [r3, #4]
 8105e28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8105e2c:	d107      	bne.n	8105e3e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8105e2e:	68fb      	ldr	r3, [r7, #12]
 8105e30:	681b      	ldr	r3, [r3, #0]
 8105e32:	681a      	ldr	r2, [r3, #0]
 8105e34:	68fb      	ldr	r3, [r7, #12]
 8105e36:	681b      	ldr	r3, [r3, #0]
 8105e38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8105e3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8105e3e:	68fb      	ldr	r3, [r7, #12]
 8105e40:	68db      	ldr	r3, [r3, #12]
 8105e42:	2b0f      	cmp	r3, #15
 8105e44:	f240 80a2 	bls.w	8105f8c <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8105e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105e4a:	089b      	lsrs	r3, r3, #2
 8105e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105e4e:	e094      	b.n	8105f7a <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8105e50:	68fb      	ldr	r3, [r7, #12]
 8105e52:	681b      	ldr	r3, [r3, #0]
 8105e54:	695b      	ldr	r3, [r3, #20]
 8105e56:	f003 0302 	and.w	r3, r3, #2
 8105e5a:	2b02      	cmp	r3, #2
 8105e5c:	d120      	bne.n	8105ea0 <HAL_SPI_TransmitReceive+0x194>
 8105e5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8105e60:	2b00      	cmp	r3, #0
 8105e62:	d01d      	beq.n	8105ea0 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8105e64:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8105e66:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8105e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105e6a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8105e6c:	429a      	cmp	r2, r3
 8105e6e:	d217      	bcs.n	8105ea0 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8105e70:	68fb      	ldr	r3, [r7, #12]
 8105e72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105e74:	68fb      	ldr	r3, [r7, #12]
 8105e76:	681b      	ldr	r3, [r3, #0]
 8105e78:	6812      	ldr	r2, [r2, #0]
 8105e7a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8105e7c:	68fb      	ldr	r3, [r7, #12]
 8105e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105e80:	1d1a      	adds	r2, r3, #4
 8105e82:	68fb      	ldr	r3, [r7, #12]
 8105e84:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8105e86:	68fb      	ldr	r3, [r7, #12]
 8105e88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105e8c:	b29b      	uxth	r3, r3
 8105e8e:	3b01      	subs	r3, #1
 8105e90:	b29a      	uxth	r2, r3
 8105e92:	68fb      	ldr	r3, [r7, #12]
 8105e94:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8105e98:	68fb      	ldr	r3, [r7, #12]
 8105e9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105e9e:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8105ea0:	68fb      	ldr	r3, [r7, #12]
 8105ea2:	681b      	ldr	r3, [r3, #0]
 8105ea4:	695b      	ldr	r3, [r3, #20]
 8105ea6:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8105ea8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8105eaa:	2b00      	cmp	r3, #0
 8105eac:	d065      	beq.n	8105f7a <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8105eae:	68fb      	ldr	r3, [r7, #12]
 8105eb0:	681b      	ldr	r3, [r3, #0]
 8105eb2:	695b      	ldr	r3, [r3, #20]
 8105eb4:	f003 0301 	and.w	r3, r3, #1
 8105eb8:	2b01      	cmp	r3, #1
 8105eba:	d118      	bne.n	8105eee <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105ebc:	68fb      	ldr	r3, [r7, #12]
 8105ebe:	681a      	ldr	r2, [r3, #0]
 8105ec0:	68fb      	ldr	r3, [r7, #12]
 8105ec2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105ec4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8105ec6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8105ec8:	68fb      	ldr	r3, [r7, #12]
 8105eca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105ecc:	1d1a      	adds	r2, r3, #4
 8105ece:	68fb      	ldr	r3, [r7, #12]
 8105ed0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8105ed2:	68fb      	ldr	r3, [r7, #12]
 8105ed4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8105ed8:	b29b      	uxth	r3, r3
 8105eda:	3b01      	subs	r3, #1
 8105edc:	b29a      	uxth	r2, r3
 8105ede:	68fb      	ldr	r3, [r7, #12]
 8105ee0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8105ee4:	68fb      	ldr	r3, [r7, #12]
 8105ee6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8105eea:	853b      	strh	r3, [r7, #40]	@ 0x28
 8105eec:	e045      	b.n	8105f7a <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8105eee:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8105ef0:	8bfb      	ldrh	r3, [r7, #30]
 8105ef2:	429a      	cmp	r2, r3
 8105ef4:	d21d      	bcs.n	8105f32 <HAL_SPI_TransmitReceive+0x226>
 8105ef6:	697b      	ldr	r3, [r7, #20]
 8105ef8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8105efc:	2b00      	cmp	r3, #0
 8105efe:	d018      	beq.n	8105f32 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105f00:	68fb      	ldr	r3, [r7, #12]
 8105f02:	681a      	ldr	r2, [r3, #0]
 8105f04:	68fb      	ldr	r3, [r7, #12]
 8105f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105f08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8105f0a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8105f0c:	68fb      	ldr	r3, [r7, #12]
 8105f0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105f10:	1d1a      	adds	r2, r3, #4
 8105f12:	68fb      	ldr	r3, [r7, #12]
 8105f14:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8105f16:	68fb      	ldr	r3, [r7, #12]
 8105f18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8105f1c:	b29b      	uxth	r3, r3
 8105f1e:	3b01      	subs	r3, #1
 8105f20:	b29a      	uxth	r2, r3
 8105f22:	68fb      	ldr	r3, [r7, #12]
 8105f24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8105f28:	68fb      	ldr	r3, [r7, #12]
 8105f2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8105f2e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8105f30:	e023      	b.n	8105f7a <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105f32:	f7fc f8e9 	bl	8102108 <HAL_GetTick>
 8105f36:	4602      	mov	r2, r0
 8105f38:	69bb      	ldr	r3, [r7, #24]
 8105f3a:	1ad3      	subs	r3, r2, r3
 8105f3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8105f3e:	429a      	cmp	r2, r3
 8105f40:	d803      	bhi.n	8105f4a <HAL_SPI_TransmitReceive+0x23e>
 8105f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8105f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105f48:	d102      	bne.n	8105f50 <HAL_SPI_TransmitReceive+0x244>
 8105f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8105f4c:	2b00      	cmp	r3, #0
 8105f4e:	d114      	bne.n	8105f7a <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8105f50:	68f8      	ldr	r0, [r7, #12]
 8105f52:	f000 fa13 	bl	810637c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105f56:	68fb      	ldr	r3, [r7, #12]
 8105f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105f5c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8105f60:	68fb      	ldr	r3, [r7, #12]
 8105f62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8105f66:	68fb      	ldr	r3, [r7, #12]
 8105f68:	2201      	movs	r2, #1
 8105f6a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8105f6e:	68fb      	ldr	r3, [r7, #12]
 8105f70:	2200      	movs	r2, #0
 8105f72:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8105f76:	2303      	movs	r3, #3
 8105f78:	e1fb      	b.n	8106372 <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105f7a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8105f7c:	2b00      	cmp	r3, #0
 8105f7e:	f47f af67 	bne.w	8105e50 <HAL_SPI_TransmitReceive+0x144>
 8105f82:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8105f84:	2b00      	cmp	r3, #0
 8105f86:	f47f af63 	bne.w	8105e50 <HAL_SPI_TransmitReceive+0x144>
 8105f8a:	e1cc      	b.n	8106326 <HAL_SPI_TransmitReceive+0x61a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8105f8c:	68fb      	ldr	r3, [r7, #12]
 8105f8e:	68db      	ldr	r3, [r3, #12]
 8105f90:	2b07      	cmp	r3, #7
 8105f92:	f240 81c0 	bls.w	8106316 <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8105f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105f98:	085b      	lsrs	r3, r3, #1
 8105f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105f9c:	e0c7      	b.n	810612e <HAL_SPI_TransmitReceive+0x422>
 8105f9e:	bf00      	nop
 8105fa0:	40013000 	.word	0x40013000
 8105fa4:	40003800 	.word	0x40003800
 8105fa8:	40003c00 	.word	0x40003c00
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8105fac:	68fb      	ldr	r3, [r7, #12]
 8105fae:	681b      	ldr	r3, [r3, #0]
 8105fb0:	695b      	ldr	r3, [r3, #20]
 8105fb2:	f003 0302 	and.w	r3, r3, #2
 8105fb6:	2b02      	cmp	r3, #2
 8105fb8:	d11f      	bne.n	8105ffa <HAL_SPI_TransmitReceive+0x2ee>
 8105fba:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8105fbc:	2b00      	cmp	r3, #0
 8105fbe:	d01c      	beq.n	8105ffa <HAL_SPI_TransmitReceive+0x2ee>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8105fc0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8105fc2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8105fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8105fc6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8105fc8:	429a      	cmp	r2, r3
 8105fca:	d216      	bcs.n	8105ffa <HAL_SPI_TransmitReceive+0x2ee>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8105fcc:	68fb      	ldr	r3, [r7, #12]
 8105fce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105fd0:	881a      	ldrh	r2, [r3, #0]
 8105fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105fd4:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8105fd6:	68fb      	ldr	r3, [r7, #12]
 8105fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105fda:	1c9a      	adds	r2, r3, #2
 8105fdc:	68fb      	ldr	r3, [r7, #12]
 8105fde:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8105fe0:	68fb      	ldr	r3, [r7, #12]
 8105fe2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105fe6:	b29b      	uxth	r3, r3
 8105fe8:	3b01      	subs	r3, #1
 8105fea:	b29a      	uxth	r2, r3
 8105fec:	68fb      	ldr	r3, [r7, #12]
 8105fee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8105ff2:	68fb      	ldr	r3, [r7, #12]
 8105ff4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8105ff8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8105ffa:	68fb      	ldr	r3, [r7, #12]
 8105ffc:	681b      	ldr	r3, [r3, #0]
 8105ffe:	695b      	ldr	r3, [r3, #20]
 8106000:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8106002:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8106004:	2b00      	cmp	r3, #0
 8106006:	f000 8092 	beq.w	810612e <HAL_SPI_TransmitReceive+0x422>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 810600a:	68fb      	ldr	r3, [r7, #12]
 810600c:	681b      	ldr	r3, [r3, #0]
 810600e:	695b      	ldr	r3, [r3, #20]
 8106010:	f003 0301 	and.w	r3, r3, #1
 8106014:	2b01      	cmp	r3, #1
 8106016:	d118      	bne.n	810604a <HAL_SPI_TransmitReceive+0x33e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8106018:	68fb      	ldr	r3, [r7, #12]
 810601a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810601c:	6a3a      	ldr	r2, [r7, #32]
 810601e:	8812      	ldrh	r2, [r2, #0]
 8106020:	b292      	uxth	r2, r2
 8106022:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8106024:	68fb      	ldr	r3, [r7, #12]
 8106026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106028:	1c9a      	adds	r2, r3, #2
 810602a:	68fb      	ldr	r3, [r7, #12]
 810602c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810602e:	68fb      	ldr	r3, [r7, #12]
 8106030:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8106034:	b29b      	uxth	r3, r3
 8106036:	3b01      	subs	r3, #1
 8106038:	b29a      	uxth	r2, r3
 810603a:	68fb      	ldr	r3, [r7, #12]
 810603c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8106040:	68fb      	ldr	r3, [r7, #12]
 8106042:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8106046:	853b      	strh	r3, [r7, #40]	@ 0x28
 8106048:	e071      	b.n	810612e <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 810604a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810604c:	8bfb      	ldrh	r3, [r7, #30]
 810604e:	429a      	cmp	r2, r3
 8106050:	d228      	bcs.n	81060a4 <HAL_SPI_TransmitReceive+0x398>
 8106052:	697b      	ldr	r3, [r7, #20]
 8106054:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8106058:	2b00      	cmp	r3, #0
 810605a:	d023      	beq.n	81060a4 <HAL_SPI_TransmitReceive+0x398>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810605c:	68fb      	ldr	r3, [r7, #12]
 810605e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106060:	6a3a      	ldr	r2, [r7, #32]
 8106062:	8812      	ldrh	r2, [r2, #0]
 8106064:	b292      	uxth	r2, r2
 8106066:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8106068:	68fb      	ldr	r3, [r7, #12]
 810606a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810606c:	1c9a      	adds	r2, r3, #2
 810606e:	68fb      	ldr	r3, [r7, #12]
 8106070:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8106072:	68fb      	ldr	r3, [r7, #12]
 8106074:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106076:	6a3a      	ldr	r2, [r7, #32]
 8106078:	8812      	ldrh	r2, [r2, #0]
 810607a:	b292      	uxth	r2, r2
 810607c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810607e:	68fb      	ldr	r3, [r7, #12]
 8106080:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106082:	1c9a      	adds	r2, r3, #2
 8106084:	68fb      	ldr	r3, [r7, #12]
 8106086:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8106088:	68fb      	ldr	r3, [r7, #12]
 810608a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810608e:	b29b      	uxth	r3, r3
 8106090:	3b02      	subs	r3, #2
 8106092:	b29a      	uxth	r2, r3
 8106094:	68fb      	ldr	r3, [r7, #12]
 8106096:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810609a:	68fb      	ldr	r3, [r7, #12]
 810609c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81060a0:	853b      	strh	r3, [r7, #40]	@ 0x28
 81060a2:	e044      	b.n	810612e <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 81060a4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81060a6:	2b01      	cmp	r3, #1
 81060a8:	d11d      	bne.n	81060e6 <HAL_SPI_TransmitReceive+0x3da>
 81060aa:	697b      	ldr	r3, [r7, #20]
 81060ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 81060b0:	2b00      	cmp	r3, #0
 81060b2:	d018      	beq.n	81060e6 <HAL_SPI_TransmitReceive+0x3da>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81060b4:	68fb      	ldr	r3, [r7, #12]
 81060b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81060b8:	6a3a      	ldr	r2, [r7, #32]
 81060ba:	8812      	ldrh	r2, [r2, #0]
 81060bc:	b292      	uxth	r2, r2
 81060be:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81060c0:	68fb      	ldr	r3, [r7, #12]
 81060c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81060c4:	1c9a      	adds	r2, r3, #2
 81060c6:	68fb      	ldr	r3, [r7, #12]
 81060c8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 81060ca:	68fb      	ldr	r3, [r7, #12]
 81060cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81060d0:	b29b      	uxth	r3, r3
 81060d2:	3b01      	subs	r3, #1
 81060d4:	b29a      	uxth	r2, r3
 81060d6:	68fb      	ldr	r3, [r7, #12]
 81060d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81060dc:	68fb      	ldr	r3, [r7, #12]
 81060de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81060e2:	853b      	strh	r3, [r7, #40]	@ 0x28
 81060e4:	e023      	b.n	810612e <HAL_SPI_TransmitReceive+0x422>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81060e6:	f7fc f80f 	bl	8102108 <HAL_GetTick>
 81060ea:	4602      	mov	r2, r0
 81060ec:	69bb      	ldr	r3, [r7, #24]
 81060ee:	1ad3      	subs	r3, r2, r3
 81060f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 81060f2:	429a      	cmp	r2, r3
 81060f4:	d803      	bhi.n	81060fe <HAL_SPI_TransmitReceive+0x3f2>
 81060f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81060f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81060fc:	d102      	bne.n	8106104 <HAL_SPI_TransmitReceive+0x3f8>
 81060fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106100:	2b00      	cmp	r3, #0
 8106102:	d114      	bne.n	810612e <HAL_SPI_TransmitReceive+0x422>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8106104:	68f8      	ldr	r0, [r7, #12]
 8106106:	f000 f939 	bl	810637c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810610a:	68fb      	ldr	r3, [r7, #12]
 810610c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106110:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8106114:	68fb      	ldr	r3, [r7, #12]
 8106116:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 810611a:	68fb      	ldr	r3, [r7, #12]
 810611c:	2201      	movs	r2, #1
 810611e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8106122:	68fb      	ldr	r3, [r7, #12]
 8106124:	2200      	movs	r2, #0
 8106126:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 810612a:	2303      	movs	r3, #3
 810612c:	e121      	b.n	8106372 <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810612e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8106130:	2b00      	cmp	r3, #0
 8106132:	f47f af3b 	bne.w	8105fac <HAL_SPI_TransmitReceive+0x2a0>
 8106136:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8106138:	2b00      	cmp	r3, #0
 810613a:	f47f af37 	bne.w	8105fac <HAL_SPI_TransmitReceive+0x2a0>
 810613e:	e0f2      	b.n	8106326 <HAL_SPI_TransmitReceive+0x61a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8106140:	68fb      	ldr	r3, [r7, #12]
 8106142:	681b      	ldr	r3, [r3, #0]
 8106144:	695b      	ldr	r3, [r3, #20]
 8106146:	f003 0302 	and.w	r3, r3, #2
 810614a:	2b02      	cmp	r3, #2
 810614c:	d121      	bne.n	8106192 <HAL_SPI_TransmitReceive+0x486>
 810614e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8106150:	2b00      	cmp	r3, #0
 8106152:	d01e      	beq.n	8106192 <HAL_SPI_TransmitReceive+0x486>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8106154:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8106156:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8106158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810615a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810615c:	429a      	cmp	r2, r3
 810615e:	d218      	bcs.n	8106192 <HAL_SPI_TransmitReceive+0x486>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8106160:	68fb      	ldr	r3, [r7, #12]
 8106162:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8106164:	68fb      	ldr	r3, [r7, #12]
 8106166:	681b      	ldr	r3, [r3, #0]
 8106168:	3320      	adds	r3, #32
 810616a:	7812      	ldrb	r2, [r2, #0]
 810616c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 810616e:	68fb      	ldr	r3, [r7, #12]
 8106170:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8106172:	1c5a      	adds	r2, r3, #1
 8106174:	68fb      	ldr	r3, [r7, #12]
 8106176:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8106178:	68fb      	ldr	r3, [r7, #12]
 810617a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810617e:	b29b      	uxth	r3, r3
 8106180:	3b01      	subs	r3, #1
 8106182:	b29a      	uxth	r2, r3
 8106184:	68fb      	ldr	r3, [r7, #12]
 8106186:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810618a:	68fb      	ldr	r3, [r7, #12]
 810618c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8106190:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8106192:	68fb      	ldr	r3, [r7, #12]
 8106194:	681b      	ldr	r3, [r3, #0]
 8106196:	695b      	ldr	r3, [r3, #20]
 8106198:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 810619a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810619c:	2b00      	cmp	r3, #0
 810619e:	f000 80ba 	beq.w	8106316 <HAL_SPI_TransmitReceive+0x60a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 81061a2:	68fb      	ldr	r3, [r7, #12]
 81061a4:	681b      	ldr	r3, [r3, #0]
 81061a6:	695b      	ldr	r3, [r3, #20]
 81061a8:	f003 0301 	and.w	r3, r3, #1
 81061ac:	2b01      	cmp	r3, #1
 81061ae:	d11b      	bne.n	81061e8 <HAL_SPI_TransmitReceive+0x4dc>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81061b0:	68fb      	ldr	r3, [r7, #12]
 81061b2:	681b      	ldr	r3, [r3, #0]
 81061b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 81061b8:	68fb      	ldr	r3, [r7, #12]
 81061ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81061bc:	7812      	ldrb	r2, [r2, #0]
 81061be:	b2d2      	uxtb	r2, r2
 81061c0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81061c2:	68fb      	ldr	r3, [r7, #12]
 81061c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81061c6:	1c5a      	adds	r2, r3, #1
 81061c8:	68fb      	ldr	r3, [r7, #12]
 81061ca:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 81061cc:	68fb      	ldr	r3, [r7, #12]
 81061ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81061d2:	b29b      	uxth	r3, r3
 81061d4:	3b01      	subs	r3, #1
 81061d6:	b29a      	uxth	r2, r3
 81061d8:	68fb      	ldr	r3, [r7, #12]
 81061da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81061de:	68fb      	ldr	r3, [r7, #12]
 81061e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81061e4:	853b      	strh	r3, [r7, #40]	@ 0x28
 81061e6:	e096      	b.n	8106316 <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 81061e8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 81061ea:	8bfb      	ldrh	r3, [r7, #30]
 81061ec:	429a      	cmp	r2, r3
 81061ee:	d24a      	bcs.n	8106286 <HAL_SPI_TransmitReceive+0x57a>
 81061f0:	697b      	ldr	r3, [r7, #20]
 81061f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81061f6:	2b00      	cmp	r3, #0
 81061f8:	d045      	beq.n	8106286 <HAL_SPI_TransmitReceive+0x57a>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81061fa:	68fb      	ldr	r3, [r7, #12]
 81061fc:	681b      	ldr	r3, [r3, #0]
 81061fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8106202:	68fb      	ldr	r3, [r7, #12]
 8106204:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106206:	7812      	ldrb	r2, [r2, #0]
 8106208:	b2d2      	uxtb	r2, r2
 810620a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810620c:	68fb      	ldr	r3, [r7, #12]
 810620e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106210:	1c5a      	adds	r2, r3, #1
 8106212:	68fb      	ldr	r3, [r7, #12]
 8106214:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8106216:	68fb      	ldr	r3, [r7, #12]
 8106218:	681b      	ldr	r3, [r3, #0]
 810621a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810621e:	68fb      	ldr	r3, [r7, #12]
 8106220:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106222:	7812      	ldrb	r2, [r2, #0]
 8106224:	b2d2      	uxtb	r2, r2
 8106226:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8106228:	68fb      	ldr	r3, [r7, #12]
 810622a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810622c:	1c5a      	adds	r2, r3, #1
 810622e:	68fb      	ldr	r3, [r7, #12]
 8106230:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8106232:	68fb      	ldr	r3, [r7, #12]
 8106234:	681b      	ldr	r3, [r3, #0]
 8106236:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810623a:	68fb      	ldr	r3, [r7, #12]
 810623c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810623e:	7812      	ldrb	r2, [r2, #0]
 8106240:	b2d2      	uxtb	r2, r2
 8106242:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8106244:	68fb      	ldr	r3, [r7, #12]
 8106246:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106248:	1c5a      	adds	r2, r3, #1
 810624a:	68fb      	ldr	r3, [r7, #12]
 810624c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810624e:	68fb      	ldr	r3, [r7, #12]
 8106250:	681b      	ldr	r3, [r3, #0]
 8106252:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8106256:	68fb      	ldr	r3, [r7, #12]
 8106258:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810625a:	7812      	ldrb	r2, [r2, #0]
 810625c:	b2d2      	uxtb	r2, r2
 810625e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8106260:	68fb      	ldr	r3, [r7, #12]
 8106262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106264:	1c5a      	adds	r2, r3, #1
 8106266:	68fb      	ldr	r3, [r7, #12]
 8106268:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 810626a:	68fb      	ldr	r3, [r7, #12]
 810626c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8106270:	b29b      	uxth	r3, r3
 8106272:	3b04      	subs	r3, #4
 8106274:	b29a      	uxth	r2, r3
 8106276:	68fb      	ldr	r3, [r7, #12]
 8106278:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810627c:	68fb      	ldr	r3, [r7, #12]
 810627e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8106282:	853b      	strh	r3, [r7, #40]	@ 0x28
 8106284:	e047      	b.n	8106316 <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8106286:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8106288:	2b03      	cmp	r3, #3
 810628a:	d820      	bhi.n	81062ce <HAL_SPI_TransmitReceive+0x5c2>
 810628c:	697b      	ldr	r3, [r7, #20]
 810628e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8106292:	2b00      	cmp	r3, #0
 8106294:	d01b      	beq.n	81062ce <HAL_SPI_TransmitReceive+0x5c2>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8106296:	68fb      	ldr	r3, [r7, #12]
 8106298:	681b      	ldr	r3, [r3, #0]
 810629a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810629e:	68fb      	ldr	r3, [r7, #12]
 81062a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81062a2:	7812      	ldrb	r2, [r2, #0]
 81062a4:	b2d2      	uxtb	r2, r2
 81062a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81062a8:	68fb      	ldr	r3, [r7, #12]
 81062aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81062ac:	1c5a      	adds	r2, r3, #1
 81062ae:	68fb      	ldr	r3, [r7, #12]
 81062b0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 81062b2:	68fb      	ldr	r3, [r7, #12]
 81062b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81062b8:	b29b      	uxth	r3, r3
 81062ba:	3b01      	subs	r3, #1
 81062bc:	b29a      	uxth	r2, r3
 81062be:	68fb      	ldr	r3, [r7, #12]
 81062c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81062c4:	68fb      	ldr	r3, [r7, #12]
 81062c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81062ca:	853b      	strh	r3, [r7, #40]	@ 0x28
 81062cc:	e023      	b.n	8106316 <HAL_SPI_TransmitReceive+0x60a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81062ce:	f7fb ff1b 	bl	8102108 <HAL_GetTick>
 81062d2:	4602      	mov	r2, r0
 81062d4:	69bb      	ldr	r3, [r7, #24]
 81062d6:	1ad3      	subs	r3, r2, r3
 81062d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 81062da:	429a      	cmp	r2, r3
 81062dc:	d803      	bhi.n	81062e6 <HAL_SPI_TransmitReceive+0x5da>
 81062de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81062e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81062e4:	d102      	bne.n	81062ec <HAL_SPI_TransmitReceive+0x5e0>
 81062e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81062e8:	2b00      	cmp	r3, #0
 81062ea:	d114      	bne.n	8106316 <HAL_SPI_TransmitReceive+0x60a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 81062ec:	68f8      	ldr	r0, [r7, #12]
 81062ee:	f000 f845 	bl	810637c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81062f2:	68fb      	ldr	r3, [r7, #12]
 81062f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81062f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 81062fc:	68fb      	ldr	r3, [r7, #12]
 81062fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8106302:	68fb      	ldr	r3, [r7, #12]
 8106304:	2201      	movs	r2, #1
 8106306:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 810630a:	68fb      	ldr	r3, [r7, #12]
 810630c:	2200      	movs	r2, #0
 810630e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8106312:	2303      	movs	r3, #3
 8106314:	e02d      	b.n	8106372 <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8106316:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8106318:	2b00      	cmp	r3, #0
 810631a:	f47f af11 	bne.w	8106140 <HAL_SPI_TransmitReceive+0x434>
 810631e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8106320:	2b00      	cmp	r3, #0
 8106322:	f47f af0d 	bne.w	8106140 <HAL_SPI_TransmitReceive+0x434>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8106326:	69bb      	ldr	r3, [r7, #24]
 8106328:	9300      	str	r3, [sp, #0]
 810632a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810632c:	2200      	movs	r2, #0
 810632e:	2108      	movs	r1, #8
 8106330:	68f8      	ldr	r0, [r7, #12]
 8106332:	f000 f8c3 	bl	81064bc <SPI_WaitOnFlagUntilTimeout>
 8106336:	4603      	mov	r3, r0
 8106338:	2b00      	cmp	r3, #0
 810633a:	d007      	beq.n	810634c <HAL_SPI_TransmitReceive+0x640>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810633c:	68fb      	ldr	r3, [r7, #12]
 810633e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106342:	f043 0220 	orr.w	r2, r3, #32
 8106346:	68fb      	ldr	r3, [r7, #12]
 8106348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810634c:	68f8      	ldr	r0, [r7, #12]
 810634e:	f000 f815 	bl	810637c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8106352:	68fb      	ldr	r3, [r7, #12]
 8106354:	2201      	movs	r2, #1
 8106356:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 810635a:	68fb      	ldr	r3, [r7, #12]
 810635c:	2200      	movs	r2, #0
 810635e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8106362:	68fb      	ldr	r3, [r7, #12]
 8106364:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106368:	2b00      	cmp	r3, #0
 810636a:	d001      	beq.n	8106370 <HAL_SPI_TransmitReceive+0x664>
  {
    return HAL_ERROR;
 810636c:	2301      	movs	r3, #1
 810636e:	e000      	b.n	8106372 <HAL_SPI_TransmitReceive+0x666>
  }
  else
  {
    return HAL_OK;
 8106370:	2300      	movs	r3, #0
  }
}
 8106372:	4618      	mov	r0, r3
 8106374:	3730      	adds	r7, #48	@ 0x30
 8106376:	46bd      	mov	sp, r7
 8106378:	bd80      	pop	{r7, pc}
 810637a:	bf00      	nop

0810637c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 810637c:	b480      	push	{r7}
 810637e:	b085      	sub	sp, #20
 8106380:	af00      	add	r7, sp, #0
 8106382:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8106384:	687b      	ldr	r3, [r7, #4]
 8106386:	681b      	ldr	r3, [r3, #0]
 8106388:	695b      	ldr	r3, [r3, #20]
 810638a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810638c:	687b      	ldr	r3, [r7, #4]
 810638e:	681b      	ldr	r3, [r3, #0]
 8106390:	699a      	ldr	r2, [r3, #24]
 8106392:	687b      	ldr	r3, [r7, #4]
 8106394:	681b      	ldr	r3, [r3, #0]
 8106396:	f042 0208 	orr.w	r2, r2, #8
 810639a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810639c:	687b      	ldr	r3, [r7, #4]
 810639e:	681b      	ldr	r3, [r3, #0]
 81063a0:	699a      	ldr	r2, [r3, #24]
 81063a2:	687b      	ldr	r3, [r7, #4]
 81063a4:	681b      	ldr	r3, [r3, #0]
 81063a6:	f042 0210 	orr.w	r2, r2, #16
 81063aa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81063ac:	687b      	ldr	r3, [r7, #4]
 81063ae:	681b      	ldr	r3, [r3, #0]
 81063b0:	681a      	ldr	r2, [r3, #0]
 81063b2:	687b      	ldr	r3, [r7, #4]
 81063b4:	681b      	ldr	r3, [r3, #0]
 81063b6:	f022 0201 	bic.w	r2, r2, #1
 81063ba:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 81063bc:	687b      	ldr	r3, [r7, #4]
 81063be:	681b      	ldr	r3, [r3, #0]
 81063c0:	691b      	ldr	r3, [r3, #16]
 81063c2:	687a      	ldr	r2, [r7, #4]
 81063c4:	6812      	ldr	r2, [r2, #0]
 81063c6:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 81063ca:	f023 0303 	bic.w	r3, r3, #3
 81063ce:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 81063d0:	687b      	ldr	r3, [r7, #4]
 81063d2:	681b      	ldr	r3, [r3, #0]
 81063d4:	689a      	ldr	r2, [r3, #8]
 81063d6:	687b      	ldr	r3, [r7, #4]
 81063d8:	681b      	ldr	r3, [r3, #0]
 81063da:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 81063de:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 81063e0:	687b      	ldr	r3, [r7, #4]
 81063e2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 81063e6:	b2db      	uxtb	r3, r3
 81063e8:	2b04      	cmp	r3, #4
 81063ea:	d014      	beq.n	8106416 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 81063ec:	68fb      	ldr	r3, [r7, #12]
 81063ee:	f003 0320 	and.w	r3, r3, #32
 81063f2:	2b00      	cmp	r3, #0
 81063f4:	d00f      	beq.n	8106416 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81063f6:	687b      	ldr	r3, [r7, #4]
 81063f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81063fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8106400:	687b      	ldr	r3, [r7, #4]
 8106402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8106406:	687b      	ldr	r3, [r7, #4]
 8106408:	681b      	ldr	r3, [r3, #0]
 810640a:	699a      	ldr	r2, [r3, #24]
 810640c:	687b      	ldr	r3, [r7, #4]
 810640e:	681b      	ldr	r3, [r3, #0]
 8106410:	f042 0220 	orr.w	r2, r2, #32
 8106414:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8106416:	687b      	ldr	r3, [r7, #4]
 8106418:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810641c:	b2db      	uxtb	r3, r3
 810641e:	2b03      	cmp	r3, #3
 8106420:	d014      	beq.n	810644c <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8106422:	68fb      	ldr	r3, [r7, #12]
 8106424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8106428:	2b00      	cmp	r3, #0
 810642a:	d00f      	beq.n	810644c <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 810642c:	687b      	ldr	r3, [r7, #4]
 810642e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106432:	f043 0204 	orr.w	r2, r3, #4
 8106436:	687b      	ldr	r3, [r7, #4]
 8106438:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 810643c:	687b      	ldr	r3, [r7, #4]
 810643e:	681b      	ldr	r3, [r3, #0]
 8106440:	699a      	ldr	r2, [r3, #24]
 8106442:	687b      	ldr	r3, [r7, #4]
 8106444:	681b      	ldr	r3, [r3, #0]
 8106446:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 810644a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 810644c:	68fb      	ldr	r3, [r7, #12]
 810644e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8106452:	2b00      	cmp	r3, #0
 8106454:	d00f      	beq.n	8106476 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8106456:	687b      	ldr	r3, [r7, #4]
 8106458:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810645c:	f043 0201 	orr.w	r2, r3, #1
 8106460:	687b      	ldr	r3, [r7, #4]
 8106462:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8106466:	687b      	ldr	r3, [r7, #4]
 8106468:	681b      	ldr	r3, [r3, #0]
 810646a:	699a      	ldr	r2, [r3, #24]
 810646c:	687b      	ldr	r3, [r7, #4]
 810646e:	681b      	ldr	r3, [r3, #0]
 8106470:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8106474:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8106476:	68fb      	ldr	r3, [r7, #12]
 8106478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810647c:	2b00      	cmp	r3, #0
 810647e:	d00f      	beq.n	81064a0 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8106480:	687b      	ldr	r3, [r7, #4]
 8106482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106486:	f043 0208 	orr.w	r2, r3, #8
 810648a:	687b      	ldr	r3, [r7, #4]
 810648c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8106490:	687b      	ldr	r3, [r7, #4]
 8106492:	681b      	ldr	r3, [r3, #0]
 8106494:	699a      	ldr	r2, [r3, #24]
 8106496:	687b      	ldr	r3, [r7, #4]
 8106498:	681b      	ldr	r3, [r3, #0]
 810649a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810649e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 81064a0:	687b      	ldr	r3, [r7, #4]
 81064a2:	2200      	movs	r2, #0
 81064a4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 81064a8:	687b      	ldr	r3, [r7, #4]
 81064aa:	2200      	movs	r2, #0
 81064ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 81064b0:	bf00      	nop
 81064b2:	3714      	adds	r7, #20
 81064b4:	46bd      	mov	sp, r7
 81064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81064ba:	4770      	bx	lr

081064bc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 81064bc:	b580      	push	{r7, lr}
 81064be:	b084      	sub	sp, #16
 81064c0:	af00      	add	r7, sp, #0
 81064c2:	60f8      	str	r0, [r7, #12]
 81064c4:	60b9      	str	r1, [r7, #8]
 81064c6:	603b      	str	r3, [r7, #0]
 81064c8:	4613      	mov	r3, r2
 81064ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 81064cc:	e010      	b.n	81064f0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81064ce:	f7fb fe1b 	bl	8102108 <HAL_GetTick>
 81064d2:	4602      	mov	r2, r0
 81064d4:	69bb      	ldr	r3, [r7, #24]
 81064d6:	1ad3      	subs	r3, r2, r3
 81064d8:	683a      	ldr	r2, [r7, #0]
 81064da:	429a      	cmp	r2, r3
 81064dc:	d803      	bhi.n	81064e6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 81064de:	683b      	ldr	r3, [r7, #0]
 81064e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81064e4:	d102      	bne.n	81064ec <SPI_WaitOnFlagUntilTimeout+0x30>
 81064e6:	683b      	ldr	r3, [r7, #0]
 81064e8:	2b00      	cmp	r3, #0
 81064ea:	d101      	bne.n	81064f0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 81064ec:	2303      	movs	r3, #3
 81064ee:	e00f      	b.n	8106510 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 81064f0:	68fb      	ldr	r3, [r7, #12]
 81064f2:	681b      	ldr	r3, [r3, #0]
 81064f4:	695a      	ldr	r2, [r3, #20]
 81064f6:	68bb      	ldr	r3, [r7, #8]
 81064f8:	4013      	ands	r3, r2
 81064fa:	68ba      	ldr	r2, [r7, #8]
 81064fc:	429a      	cmp	r2, r3
 81064fe:	bf0c      	ite	eq
 8106500:	2301      	moveq	r3, #1
 8106502:	2300      	movne	r3, #0
 8106504:	b2db      	uxtb	r3, r3
 8106506:	461a      	mov	r2, r3
 8106508:	79fb      	ldrb	r3, [r7, #7]
 810650a:	429a      	cmp	r2, r3
 810650c:	d0df      	beq.n	81064ce <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 810650e:	2300      	movs	r3, #0
}
 8106510:	4618      	mov	r0, r3
 8106512:	3710      	adds	r7, #16
 8106514:	46bd      	mov	sp, r7
 8106516:	bd80      	pop	{r7, pc}

08106518 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8106518:	b480      	push	{r7}
 810651a:	b085      	sub	sp, #20
 810651c:	af00      	add	r7, sp, #0
 810651e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8106520:	687b      	ldr	r3, [r7, #4]
 8106522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106524:	095b      	lsrs	r3, r3, #5
 8106526:	3301      	adds	r3, #1
 8106528:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 810652a:	687b      	ldr	r3, [r7, #4]
 810652c:	68db      	ldr	r3, [r3, #12]
 810652e:	3301      	adds	r3, #1
 8106530:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8106532:	68bb      	ldr	r3, [r7, #8]
 8106534:	3307      	adds	r3, #7
 8106536:	08db      	lsrs	r3, r3, #3
 8106538:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 810653a:	68bb      	ldr	r3, [r7, #8]
 810653c:	68fa      	ldr	r2, [r7, #12]
 810653e:	fb02 f303 	mul.w	r3, r2, r3
}
 8106542:	4618      	mov	r0, r3
 8106544:	3714      	adds	r7, #20
 8106546:	46bd      	mov	sp, r7
 8106548:	f85d 7b04 	ldr.w	r7, [sp], #4
 810654c:	4770      	bx	lr

0810654e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810654e:	b580      	push	{r7, lr}
 8106550:	b082      	sub	sp, #8
 8106552:	af00      	add	r7, sp, #0
 8106554:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8106556:	687b      	ldr	r3, [r7, #4]
 8106558:	2b00      	cmp	r3, #0
 810655a:	d101      	bne.n	8106560 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810655c:	2301      	movs	r3, #1
 810655e:	e042      	b.n	81065e6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8106560:	687b      	ldr	r3, [r7, #4]
 8106562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8106566:	2b00      	cmp	r3, #0
 8106568:	d106      	bne.n	8106578 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810656a:	687b      	ldr	r3, [r7, #4]
 810656c:	2200      	movs	r2, #0
 810656e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8106572:	6878      	ldr	r0, [r7, #4]
 8106574:	f7fb fb46 	bl	8101c04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8106578:	687b      	ldr	r3, [r7, #4]
 810657a:	2224      	movs	r2, #36	@ 0x24
 810657c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8106580:	687b      	ldr	r3, [r7, #4]
 8106582:	681b      	ldr	r3, [r3, #0]
 8106584:	681a      	ldr	r2, [r3, #0]
 8106586:	687b      	ldr	r3, [r7, #4]
 8106588:	681b      	ldr	r3, [r3, #0]
 810658a:	f022 0201 	bic.w	r2, r2, #1
 810658e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8106590:	687b      	ldr	r3, [r7, #4]
 8106592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106594:	2b00      	cmp	r3, #0
 8106596:	d002      	beq.n	810659e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8106598:	6878      	ldr	r0, [r7, #4]
 810659a:	f000 fe1f 	bl	81071dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810659e:	6878      	ldr	r0, [r7, #4]
 81065a0:	f000 f8b4 	bl	810670c <UART_SetConfig>
 81065a4:	4603      	mov	r3, r0
 81065a6:	2b01      	cmp	r3, #1
 81065a8:	d101      	bne.n	81065ae <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 81065aa:	2301      	movs	r3, #1
 81065ac:	e01b      	b.n	81065e6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81065ae:	687b      	ldr	r3, [r7, #4]
 81065b0:	681b      	ldr	r3, [r3, #0]
 81065b2:	685a      	ldr	r2, [r3, #4]
 81065b4:	687b      	ldr	r3, [r7, #4]
 81065b6:	681b      	ldr	r3, [r3, #0]
 81065b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 81065bc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81065be:	687b      	ldr	r3, [r7, #4]
 81065c0:	681b      	ldr	r3, [r3, #0]
 81065c2:	689a      	ldr	r2, [r3, #8]
 81065c4:	687b      	ldr	r3, [r7, #4]
 81065c6:	681b      	ldr	r3, [r3, #0]
 81065c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 81065cc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81065ce:	687b      	ldr	r3, [r7, #4]
 81065d0:	681b      	ldr	r3, [r3, #0]
 81065d2:	681a      	ldr	r2, [r3, #0]
 81065d4:	687b      	ldr	r3, [r7, #4]
 81065d6:	681b      	ldr	r3, [r3, #0]
 81065d8:	f042 0201 	orr.w	r2, r2, #1
 81065dc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81065de:	6878      	ldr	r0, [r7, #4]
 81065e0:	f000 fe9e 	bl	8107320 <UART_CheckIdleState>
 81065e4:	4603      	mov	r3, r0
}
 81065e6:	4618      	mov	r0, r3
 81065e8:	3708      	adds	r7, #8
 81065ea:	46bd      	mov	sp, r7
 81065ec:	bd80      	pop	{r7, pc}

081065ee <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81065ee:	b580      	push	{r7, lr}
 81065f0:	b08a      	sub	sp, #40	@ 0x28
 81065f2:	af02      	add	r7, sp, #8
 81065f4:	60f8      	str	r0, [r7, #12]
 81065f6:	60b9      	str	r1, [r7, #8]
 81065f8:	603b      	str	r3, [r7, #0]
 81065fa:	4613      	mov	r3, r2
 81065fc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81065fe:	68fb      	ldr	r3, [r7, #12]
 8106600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8106604:	2b20      	cmp	r3, #32
 8106606:	d17b      	bne.n	8106700 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8106608:	68bb      	ldr	r3, [r7, #8]
 810660a:	2b00      	cmp	r3, #0
 810660c:	d002      	beq.n	8106614 <HAL_UART_Transmit+0x26>
 810660e:	88fb      	ldrh	r3, [r7, #6]
 8106610:	2b00      	cmp	r3, #0
 8106612:	d101      	bne.n	8106618 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8106614:	2301      	movs	r3, #1
 8106616:	e074      	b.n	8106702 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106618:	68fb      	ldr	r3, [r7, #12]
 810661a:	2200      	movs	r2, #0
 810661c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8106620:	68fb      	ldr	r3, [r7, #12]
 8106622:	2221      	movs	r2, #33	@ 0x21
 8106624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8106628:	f7fb fd6e 	bl	8102108 <HAL_GetTick>
 810662c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 810662e:	68fb      	ldr	r3, [r7, #12]
 8106630:	88fa      	ldrh	r2, [r7, #6]
 8106632:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8106636:	68fb      	ldr	r3, [r7, #12]
 8106638:	88fa      	ldrh	r2, [r7, #6]
 810663a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 810663e:	68fb      	ldr	r3, [r7, #12]
 8106640:	689b      	ldr	r3, [r3, #8]
 8106642:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106646:	d108      	bne.n	810665a <HAL_UART_Transmit+0x6c>
 8106648:	68fb      	ldr	r3, [r7, #12]
 810664a:	691b      	ldr	r3, [r3, #16]
 810664c:	2b00      	cmp	r3, #0
 810664e:	d104      	bne.n	810665a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8106650:	2300      	movs	r3, #0
 8106652:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8106654:	68bb      	ldr	r3, [r7, #8]
 8106656:	61bb      	str	r3, [r7, #24]
 8106658:	e003      	b.n	8106662 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 810665a:	68bb      	ldr	r3, [r7, #8]
 810665c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 810665e:	2300      	movs	r3, #0
 8106660:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8106662:	e030      	b.n	81066c6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8106664:	683b      	ldr	r3, [r7, #0]
 8106666:	9300      	str	r3, [sp, #0]
 8106668:	697b      	ldr	r3, [r7, #20]
 810666a:	2200      	movs	r2, #0
 810666c:	2180      	movs	r1, #128	@ 0x80
 810666e:	68f8      	ldr	r0, [r7, #12]
 8106670:	f000 ff00 	bl	8107474 <UART_WaitOnFlagUntilTimeout>
 8106674:	4603      	mov	r3, r0
 8106676:	2b00      	cmp	r3, #0
 8106678:	d005      	beq.n	8106686 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 810667a:	68fb      	ldr	r3, [r7, #12]
 810667c:	2220      	movs	r2, #32
 810667e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8106682:	2303      	movs	r3, #3
 8106684:	e03d      	b.n	8106702 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8106686:	69fb      	ldr	r3, [r7, #28]
 8106688:	2b00      	cmp	r3, #0
 810668a:	d10b      	bne.n	81066a4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 810668c:	69bb      	ldr	r3, [r7, #24]
 810668e:	881b      	ldrh	r3, [r3, #0]
 8106690:	461a      	mov	r2, r3
 8106692:	68fb      	ldr	r3, [r7, #12]
 8106694:	681b      	ldr	r3, [r3, #0]
 8106696:	f3c2 0208 	ubfx	r2, r2, #0, #9
 810669a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 810669c:	69bb      	ldr	r3, [r7, #24]
 810669e:	3302      	adds	r3, #2
 81066a0:	61bb      	str	r3, [r7, #24]
 81066a2:	e007      	b.n	81066b4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 81066a4:	69fb      	ldr	r3, [r7, #28]
 81066a6:	781a      	ldrb	r2, [r3, #0]
 81066a8:	68fb      	ldr	r3, [r7, #12]
 81066aa:	681b      	ldr	r3, [r3, #0]
 81066ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 81066ae:	69fb      	ldr	r3, [r7, #28]
 81066b0:	3301      	adds	r3, #1
 81066b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 81066b4:	68fb      	ldr	r3, [r7, #12]
 81066b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 81066ba:	b29b      	uxth	r3, r3
 81066bc:	3b01      	subs	r3, #1
 81066be:	b29a      	uxth	r2, r3
 81066c0:	68fb      	ldr	r3, [r7, #12]
 81066c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 81066c6:	68fb      	ldr	r3, [r7, #12]
 81066c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 81066cc:	b29b      	uxth	r3, r3
 81066ce:	2b00      	cmp	r3, #0
 81066d0:	d1c8      	bne.n	8106664 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 81066d2:	683b      	ldr	r3, [r7, #0]
 81066d4:	9300      	str	r3, [sp, #0]
 81066d6:	697b      	ldr	r3, [r7, #20]
 81066d8:	2200      	movs	r2, #0
 81066da:	2140      	movs	r1, #64	@ 0x40
 81066dc:	68f8      	ldr	r0, [r7, #12]
 81066de:	f000 fec9 	bl	8107474 <UART_WaitOnFlagUntilTimeout>
 81066e2:	4603      	mov	r3, r0
 81066e4:	2b00      	cmp	r3, #0
 81066e6:	d005      	beq.n	81066f4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 81066e8:	68fb      	ldr	r3, [r7, #12]
 81066ea:	2220      	movs	r2, #32
 81066ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 81066f0:	2303      	movs	r3, #3
 81066f2:	e006      	b.n	8106702 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 81066f4:	68fb      	ldr	r3, [r7, #12]
 81066f6:	2220      	movs	r2, #32
 81066f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 81066fc:	2300      	movs	r3, #0
 81066fe:	e000      	b.n	8106702 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8106700:	2302      	movs	r3, #2
  }
}
 8106702:	4618      	mov	r0, r3
 8106704:	3720      	adds	r7, #32
 8106706:	46bd      	mov	sp, r7
 8106708:	bd80      	pop	{r7, pc}
	...

0810670c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810670c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8106710:	b092      	sub	sp, #72	@ 0x48
 8106712:	af00      	add	r7, sp, #0
 8106714:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8106716:	2300      	movs	r3, #0
 8106718:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810671c:	697b      	ldr	r3, [r7, #20]
 810671e:	689a      	ldr	r2, [r3, #8]
 8106720:	697b      	ldr	r3, [r7, #20]
 8106722:	691b      	ldr	r3, [r3, #16]
 8106724:	431a      	orrs	r2, r3
 8106726:	697b      	ldr	r3, [r7, #20]
 8106728:	695b      	ldr	r3, [r3, #20]
 810672a:	431a      	orrs	r2, r3
 810672c:	697b      	ldr	r3, [r7, #20]
 810672e:	69db      	ldr	r3, [r3, #28]
 8106730:	4313      	orrs	r3, r2
 8106732:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106734:	697b      	ldr	r3, [r7, #20]
 8106736:	681b      	ldr	r3, [r3, #0]
 8106738:	681a      	ldr	r2, [r3, #0]
 810673a:	4bbd      	ldr	r3, [pc, #756]	@ (8106a30 <UART_SetConfig+0x324>)
 810673c:	4013      	ands	r3, r2
 810673e:	697a      	ldr	r2, [r7, #20]
 8106740:	6812      	ldr	r2, [r2, #0]
 8106742:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8106744:	430b      	orrs	r3, r1
 8106746:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8106748:	697b      	ldr	r3, [r7, #20]
 810674a:	681b      	ldr	r3, [r3, #0]
 810674c:	685b      	ldr	r3, [r3, #4]
 810674e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8106752:	697b      	ldr	r3, [r7, #20]
 8106754:	68da      	ldr	r2, [r3, #12]
 8106756:	697b      	ldr	r3, [r7, #20]
 8106758:	681b      	ldr	r3, [r3, #0]
 810675a:	430a      	orrs	r2, r1
 810675c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 810675e:	697b      	ldr	r3, [r7, #20]
 8106760:	699b      	ldr	r3, [r3, #24]
 8106762:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8106764:	697b      	ldr	r3, [r7, #20]
 8106766:	681b      	ldr	r3, [r3, #0]
 8106768:	4ab2      	ldr	r2, [pc, #712]	@ (8106a34 <UART_SetConfig+0x328>)
 810676a:	4293      	cmp	r3, r2
 810676c:	d004      	beq.n	8106778 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810676e:	697b      	ldr	r3, [r7, #20]
 8106770:	6a1b      	ldr	r3, [r3, #32]
 8106772:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8106774:	4313      	orrs	r3, r2
 8106776:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8106778:	697b      	ldr	r3, [r7, #20]
 810677a:	681b      	ldr	r3, [r3, #0]
 810677c:	689b      	ldr	r3, [r3, #8]
 810677e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8106782:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8106786:	697a      	ldr	r2, [r7, #20]
 8106788:	6812      	ldr	r2, [r2, #0]
 810678a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 810678c:	430b      	orrs	r3, r1
 810678e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8106790:	697b      	ldr	r3, [r7, #20]
 8106792:	681b      	ldr	r3, [r3, #0]
 8106794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106796:	f023 010f 	bic.w	r1, r3, #15
 810679a:	697b      	ldr	r3, [r7, #20]
 810679c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 810679e:	697b      	ldr	r3, [r7, #20]
 81067a0:	681b      	ldr	r3, [r3, #0]
 81067a2:	430a      	orrs	r2, r1
 81067a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 81067a6:	697b      	ldr	r3, [r7, #20]
 81067a8:	681b      	ldr	r3, [r3, #0]
 81067aa:	4aa3      	ldr	r2, [pc, #652]	@ (8106a38 <UART_SetConfig+0x32c>)
 81067ac:	4293      	cmp	r3, r2
 81067ae:	d177      	bne.n	81068a0 <UART_SetConfig+0x194>
 81067b0:	4ba2      	ldr	r3, [pc, #648]	@ (8106a3c <UART_SetConfig+0x330>)
 81067b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81067b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81067b8:	2b28      	cmp	r3, #40	@ 0x28
 81067ba:	d86d      	bhi.n	8106898 <UART_SetConfig+0x18c>
 81067bc:	a201      	add	r2, pc, #4	@ (adr r2, 81067c4 <UART_SetConfig+0xb8>)
 81067be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81067c2:	bf00      	nop
 81067c4:	08106869 	.word	0x08106869
 81067c8:	08106899 	.word	0x08106899
 81067cc:	08106899 	.word	0x08106899
 81067d0:	08106899 	.word	0x08106899
 81067d4:	08106899 	.word	0x08106899
 81067d8:	08106899 	.word	0x08106899
 81067dc:	08106899 	.word	0x08106899
 81067e0:	08106899 	.word	0x08106899
 81067e4:	08106871 	.word	0x08106871
 81067e8:	08106899 	.word	0x08106899
 81067ec:	08106899 	.word	0x08106899
 81067f0:	08106899 	.word	0x08106899
 81067f4:	08106899 	.word	0x08106899
 81067f8:	08106899 	.word	0x08106899
 81067fc:	08106899 	.word	0x08106899
 8106800:	08106899 	.word	0x08106899
 8106804:	08106879 	.word	0x08106879
 8106808:	08106899 	.word	0x08106899
 810680c:	08106899 	.word	0x08106899
 8106810:	08106899 	.word	0x08106899
 8106814:	08106899 	.word	0x08106899
 8106818:	08106899 	.word	0x08106899
 810681c:	08106899 	.word	0x08106899
 8106820:	08106899 	.word	0x08106899
 8106824:	08106881 	.word	0x08106881
 8106828:	08106899 	.word	0x08106899
 810682c:	08106899 	.word	0x08106899
 8106830:	08106899 	.word	0x08106899
 8106834:	08106899 	.word	0x08106899
 8106838:	08106899 	.word	0x08106899
 810683c:	08106899 	.word	0x08106899
 8106840:	08106899 	.word	0x08106899
 8106844:	08106889 	.word	0x08106889
 8106848:	08106899 	.word	0x08106899
 810684c:	08106899 	.word	0x08106899
 8106850:	08106899 	.word	0x08106899
 8106854:	08106899 	.word	0x08106899
 8106858:	08106899 	.word	0x08106899
 810685c:	08106899 	.word	0x08106899
 8106860:	08106899 	.word	0x08106899
 8106864:	08106891 	.word	0x08106891
 8106868:	2301      	movs	r3, #1
 810686a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810686e:	e220      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106870:	2304      	movs	r3, #4
 8106872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106876:	e21c      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106878:	2308      	movs	r3, #8
 810687a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810687e:	e218      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106880:	2310      	movs	r3, #16
 8106882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106886:	e214      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106888:	2320      	movs	r3, #32
 810688a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810688e:	e210      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106890:	2340      	movs	r3, #64	@ 0x40
 8106892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106896:	e20c      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106898:	2380      	movs	r3, #128	@ 0x80
 810689a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810689e:	e208      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81068a0:	697b      	ldr	r3, [r7, #20]
 81068a2:	681b      	ldr	r3, [r3, #0]
 81068a4:	4a66      	ldr	r2, [pc, #408]	@ (8106a40 <UART_SetConfig+0x334>)
 81068a6:	4293      	cmp	r3, r2
 81068a8:	d130      	bne.n	810690c <UART_SetConfig+0x200>
 81068aa:	4b64      	ldr	r3, [pc, #400]	@ (8106a3c <UART_SetConfig+0x330>)
 81068ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81068ae:	f003 0307 	and.w	r3, r3, #7
 81068b2:	2b05      	cmp	r3, #5
 81068b4:	d826      	bhi.n	8106904 <UART_SetConfig+0x1f8>
 81068b6:	a201      	add	r2, pc, #4	@ (adr r2, 81068bc <UART_SetConfig+0x1b0>)
 81068b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81068bc:	081068d5 	.word	0x081068d5
 81068c0:	081068dd 	.word	0x081068dd
 81068c4:	081068e5 	.word	0x081068e5
 81068c8:	081068ed 	.word	0x081068ed
 81068cc:	081068f5 	.word	0x081068f5
 81068d0:	081068fd 	.word	0x081068fd
 81068d4:	2300      	movs	r3, #0
 81068d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81068da:	e1ea      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81068dc:	2304      	movs	r3, #4
 81068de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81068e2:	e1e6      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81068e4:	2308      	movs	r3, #8
 81068e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81068ea:	e1e2      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81068ec:	2310      	movs	r3, #16
 81068ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81068f2:	e1de      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81068f4:	2320      	movs	r3, #32
 81068f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81068fa:	e1da      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81068fc:	2340      	movs	r3, #64	@ 0x40
 81068fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106902:	e1d6      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106904:	2380      	movs	r3, #128	@ 0x80
 8106906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810690a:	e1d2      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 810690c:	697b      	ldr	r3, [r7, #20]
 810690e:	681b      	ldr	r3, [r3, #0]
 8106910:	4a4c      	ldr	r2, [pc, #304]	@ (8106a44 <UART_SetConfig+0x338>)
 8106912:	4293      	cmp	r3, r2
 8106914:	d130      	bne.n	8106978 <UART_SetConfig+0x26c>
 8106916:	4b49      	ldr	r3, [pc, #292]	@ (8106a3c <UART_SetConfig+0x330>)
 8106918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810691a:	f003 0307 	and.w	r3, r3, #7
 810691e:	2b05      	cmp	r3, #5
 8106920:	d826      	bhi.n	8106970 <UART_SetConfig+0x264>
 8106922:	a201      	add	r2, pc, #4	@ (adr r2, 8106928 <UART_SetConfig+0x21c>)
 8106924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106928:	08106941 	.word	0x08106941
 810692c:	08106949 	.word	0x08106949
 8106930:	08106951 	.word	0x08106951
 8106934:	08106959 	.word	0x08106959
 8106938:	08106961 	.word	0x08106961
 810693c:	08106969 	.word	0x08106969
 8106940:	2300      	movs	r3, #0
 8106942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106946:	e1b4      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106948:	2304      	movs	r3, #4
 810694a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810694e:	e1b0      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106950:	2308      	movs	r3, #8
 8106952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106956:	e1ac      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106958:	2310      	movs	r3, #16
 810695a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810695e:	e1a8      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106960:	2320      	movs	r3, #32
 8106962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106966:	e1a4      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106968:	2340      	movs	r3, #64	@ 0x40
 810696a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810696e:	e1a0      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106970:	2380      	movs	r3, #128	@ 0x80
 8106972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106976:	e19c      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106978:	697b      	ldr	r3, [r7, #20]
 810697a:	681b      	ldr	r3, [r3, #0]
 810697c:	4a32      	ldr	r2, [pc, #200]	@ (8106a48 <UART_SetConfig+0x33c>)
 810697e:	4293      	cmp	r3, r2
 8106980:	d130      	bne.n	81069e4 <UART_SetConfig+0x2d8>
 8106982:	4b2e      	ldr	r3, [pc, #184]	@ (8106a3c <UART_SetConfig+0x330>)
 8106984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106986:	f003 0307 	and.w	r3, r3, #7
 810698a:	2b05      	cmp	r3, #5
 810698c:	d826      	bhi.n	81069dc <UART_SetConfig+0x2d0>
 810698e:	a201      	add	r2, pc, #4	@ (adr r2, 8106994 <UART_SetConfig+0x288>)
 8106990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106994:	081069ad 	.word	0x081069ad
 8106998:	081069b5 	.word	0x081069b5
 810699c:	081069bd 	.word	0x081069bd
 81069a0:	081069c5 	.word	0x081069c5
 81069a4:	081069cd 	.word	0x081069cd
 81069a8:	081069d5 	.word	0x081069d5
 81069ac:	2300      	movs	r3, #0
 81069ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81069b2:	e17e      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81069b4:	2304      	movs	r3, #4
 81069b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81069ba:	e17a      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81069bc:	2308      	movs	r3, #8
 81069be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81069c2:	e176      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81069c4:	2310      	movs	r3, #16
 81069c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81069ca:	e172      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81069cc:	2320      	movs	r3, #32
 81069ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81069d2:	e16e      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81069d4:	2340      	movs	r3, #64	@ 0x40
 81069d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81069da:	e16a      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81069dc:	2380      	movs	r3, #128	@ 0x80
 81069de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81069e2:	e166      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 81069e4:	697b      	ldr	r3, [r7, #20]
 81069e6:	681b      	ldr	r3, [r3, #0]
 81069e8:	4a18      	ldr	r2, [pc, #96]	@ (8106a4c <UART_SetConfig+0x340>)
 81069ea:	4293      	cmp	r3, r2
 81069ec:	d140      	bne.n	8106a70 <UART_SetConfig+0x364>
 81069ee:	4b13      	ldr	r3, [pc, #76]	@ (8106a3c <UART_SetConfig+0x330>)
 81069f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81069f2:	f003 0307 	and.w	r3, r3, #7
 81069f6:	2b05      	cmp	r3, #5
 81069f8:	d836      	bhi.n	8106a68 <UART_SetConfig+0x35c>
 81069fa:	a201      	add	r2, pc, #4	@ (adr r2, 8106a00 <UART_SetConfig+0x2f4>)
 81069fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106a00:	08106a19 	.word	0x08106a19
 8106a04:	08106a21 	.word	0x08106a21
 8106a08:	08106a29 	.word	0x08106a29
 8106a0c:	08106a51 	.word	0x08106a51
 8106a10:	08106a59 	.word	0x08106a59
 8106a14:	08106a61 	.word	0x08106a61
 8106a18:	2300      	movs	r3, #0
 8106a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106a1e:	e148      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106a20:	2304      	movs	r3, #4
 8106a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106a26:	e144      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106a28:	2308      	movs	r3, #8
 8106a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106a2e:	e140      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106a30:	cfff69f3 	.word	0xcfff69f3
 8106a34:	58000c00 	.word	0x58000c00
 8106a38:	40011000 	.word	0x40011000
 8106a3c:	58024400 	.word	0x58024400
 8106a40:	40004400 	.word	0x40004400
 8106a44:	40004800 	.word	0x40004800
 8106a48:	40004c00 	.word	0x40004c00
 8106a4c:	40005000 	.word	0x40005000
 8106a50:	2310      	movs	r3, #16
 8106a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106a56:	e12c      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106a58:	2320      	movs	r3, #32
 8106a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106a5e:	e128      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106a60:	2340      	movs	r3, #64	@ 0x40
 8106a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106a66:	e124      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106a68:	2380      	movs	r3, #128	@ 0x80
 8106a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106a6e:	e120      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106a70:	697b      	ldr	r3, [r7, #20]
 8106a72:	681b      	ldr	r3, [r3, #0]
 8106a74:	4acb      	ldr	r2, [pc, #812]	@ (8106da4 <UART_SetConfig+0x698>)
 8106a76:	4293      	cmp	r3, r2
 8106a78:	d176      	bne.n	8106b68 <UART_SetConfig+0x45c>
 8106a7a:	4bcb      	ldr	r3, [pc, #812]	@ (8106da8 <UART_SetConfig+0x69c>)
 8106a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106a7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8106a82:	2b28      	cmp	r3, #40	@ 0x28
 8106a84:	d86c      	bhi.n	8106b60 <UART_SetConfig+0x454>
 8106a86:	a201      	add	r2, pc, #4	@ (adr r2, 8106a8c <UART_SetConfig+0x380>)
 8106a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106a8c:	08106b31 	.word	0x08106b31
 8106a90:	08106b61 	.word	0x08106b61
 8106a94:	08106b61 	.word	0x08106b61
 8106a98:	08106b61 	.word	0x08106b61
 8106a9c:	08106b61 	.word	0x08106b61
 8106aa0:	08106b61 	.word	0x08106b61
 8106aa4:	08106b61 	.word	0x08106b61
 8106aa8:	08106b61 	.word	0x08106b61
 8106aac:	08106b39 	.word	0x08106b39
 8106ab0:	08106b61 	.word	0x08106b61
 8106ab4:	08106b61 	.word	0x08106b61
 8106ab8:	08106b61 	.word	0x08106b61
 8106abc:	08106b61 	.word	0x08106b61
 8106ac0:	08106b61 	.word	0x08106b61
 8106ac4:	08106b61 	.word	0x08106b61
 8106ac8:	08106b61 	.word	0x08106b61
 8106acc:	08106b41 	.word	0x08106b41
 8106ad0:	08106b61 	.word	0x08106b61
 8106ad4:	08106b61 	.word	0x08106b61
 8106ad8:	08106b61 	.word	0x08106b61
 8106adc:	08106b61 	.word	0x08106b61
 8106ae0:	08106b61 	.word	0x08106b61
 8106ae4:	08106b61 	.word	0x08106b61
 8106ae8:	08106b61 	.word	0x08106b61
 8106aec:	08106b49 	.word	0x08106b49
 8106af0:	08106b61 	.word	0x08106b61
 8106af4:	08106b61 	.word	0x08106b61
 8106af8:	08106b61 	.word	0x08106b61
 8106afc:	08106b61 	.word	0x08106b61
 8106b00:	08106b61 	.word	0x08106b61
 8106b04:	08106b61 	.word	0x08106b61
 8106b08:	08106b61 	.word	0x08106b61
 8106b0c:	08106b51 	.word	0x08106b51
 8106b10:	08106b61 	.word	0x08106b61
 8106b14:	08106b61 	.word	0x08106b61
 8106b18:	08106b61 	.word	0x08106b61
 8106b1c:	08106b61 	.word	0x08106b61
 8106b20:	08106b61 	.word	0x08106b61
 8106b24:	08106b61 	.word	0x08106b61
 8106b28:	08106b61 	.word	0x08106b61
 8106b2c:	08106b59 	.word	0x08106b59
 8106b30:	2301      	movs	r3, #1
 8106b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106b36:	e0bc      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106b38:	2304      	movs	r3, #4
 8106b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106b3e:	e0b8      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106b40:	2308      	movs	r3, #8
 8106b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106b46:	e0b4      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106b48:	2310      	movs	r3, #16
 8106b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106b4e:	e0b0      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106b50:	2320      	movs	r3, #32
 8106b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106b56:	e0ac      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106b58:	2340      	movs	r3, #64	@ 0x40
 8106b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106b5e:	e0a8      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106b60:	2380      	movs	r3, #128	@ 0x80
 8106b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106b66:	e0a4      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106b68:	697b      	ldr	r3, [r7, #20]
 8106b6a:	681b      	ldr	r3, [r3, #0]
 8106b6c:	4a8f      	ldr	r2, [pc, #572]	@ (8106dac <UART_SetConfig+0x6a0>)
 8106b6e:	4293      	cmp	r3, r2
 8106b70:	d130      	bne.n	8106bd4 <UART_SetConfig+0x4c8>
 8106b72:	4b8d      	ldr	r3, [pc, #564]	@ (8106da8 <UART_SetConfig+0x69c>)
 8106b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106b76:	f003 0307 	and.w	r3, r3, #7
 8106b7a:	2b05      	cmp	r3, #5
 8106b7c:	d826      	bhi.n	8106bcc <UART_SetConfig+0x4c0>
 8106b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8106b84 <UART_SetConfig+0x478>)
 8106b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106b84:	08106b9d 	.word	0x08106b9d
 8106b88:	08106ba5 	.word	0x08106ba5
 8106b8c:	08106bad 	.word	0x08106bad
 8106b90:	08106bb5 	.word	0x08106bb5
 8106b94:	08106bbd 	.word	0x08106bbd
 8106b98:	08106bc5 	.word	0x08106bc5
 8106b9c:	2300      	movs	r3, #0
 8106b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106ba2:	e086      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106ba4:	2304      	movs	r3, #4
 8106ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106baa:	e082      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106bac:	2308      	movs	r3, #8
 8106bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106bb2:	e07e      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106bb4:	2310      	movs	r3, #16
 8106bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106bba:	e07a      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106bbc:	2320      	movs	r3, #32
 8106bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106bc2:	e076      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106bc4:	2340      	movs	r3, #64	@ 0x40
 8106bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106bca:	e072      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106bcc:	2380      	movs	r3, #128	@ 0x80
 8106bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106bd2:	e06e      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106bd4:	697b      	ldr	r3, [r7, #20]
 8106bd6:	681b      	ldr	r3, [r3, #0]
 8106bd8:	4a75      	ldr	r2, [pc, #468]	@ (8106db0 <UART_SetConfig+0x6a4>)
 8106bda:	4293      	cmp	r3, r2
 8106bdc:	d130      	bne.n	8106c40 <UART_SetConfig+0x534>
 8106bde:	4b72      	ldr	r3, [pc, #456]	@ (8106da8 <UART_SetConfig+0x69c>)
 8106be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106be2:	f003 0307 	and.w	r3, r3, #7
 8106be6:	2b05      	cmp	r3, #5
 8106be8:	d826      	bhi.n	8106c38 <UART_SetConfig+0x52c>
 8106bea:	a201      	add	r2, pc, #4	@ (adr r2, 8106bf0 <UART_SetConfig+0x4e4>)
 8106bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106bf0:	08106c09 	.word	0x08106c09
 8106bf4:	08106c11 	.word	0x08106c11
 8106bf8:	08106c19 	.word	0x08106c19
 8106bfc:	08106c21 	.word	0x08106c21
 8106c00:	08106c29 	.word	0x08106c29
 8106c04:	08106c31 	.word	0x08106c31
 8106c08:	2300      	movs	r3, #0
 8106c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c0e:	e050      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c10:	2304      	movs	r3, #4
 8106c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c16:	e04c      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c18:	2308      	movs	r3, #8
 8106c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c1e:	e048      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c20:	2310      	movs	r3, #16
 8106c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c26:	e044      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c28:	2320      	movs	r3, #32
 8106c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c2e:	e040      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c30:	2340      	movs	r3, #64	@ 0x40
 8106c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c36:	e03c      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c38:	2380      	movs	r3, #128	@ 0x80
 8106c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c3e:	e038      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c40:	697b      	ldr	r3, [r7, #20]
 8106c42:	681b      	ldr	r3, [r3, #0]
 8106c44:	4a5b      	ldr	r2, [pc, #364]	@ (8106db4 <UART_SetConfig+0x6a8>)
 8106c46:	4293      	cmp	r3, r2
 8106c48:	d130      	bne.n	8106cac <UART_SetConfig+0x5a0>
 8106c4a:	4b57      	ldr	r3, [pc, #348]	@ (8106da8 <UART_SetConfig+0x69c>)
 8106c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106c4e:	f003 0307 	and.w	r3, r3, #7
 8106c52:	2b05      	cmp	r3, #5
 8106c54:	d826      	bhi.n	8106ca4 <UART_SetConfig+0x598>
 8106c56:	a201      	add	r2, pc, #4	@ (adr r2, 8106c5c <UART_SetConfig+0x550>)
 8106c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106c5c:	08106c75 	.word	0x08106c75
 8106c60:	08106c7d 	.word	0x08106c7d
 8106c64:	08106c85 	.word	0x08106c85
 8106c68:	08106c8d 	.word	0x08106c8d
 8106c6c:	08106c95 	.word	0x08106c95
 8106c70:	08106c9d 	.word	0x08106c9d
 8106c74:	2302      	movs	r3, #2
 8106c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c7a:	e01a      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c7c:	2304      	movs	r3, #4
 8106c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c82:	e016      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c84:	2308      	movs	r3, #8
 8106c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c8a:	e012      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c8c:	2310      	movs	r3, #16
 8106c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c92:	e00e      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c94:	2320      	movs	r3, #32
 8106c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c9a:	e00a      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106c9c:	2340      	movs	r3, #64	@ 0x40
 8106c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106ca2:	e006      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106ca4:	2380      	movs	r3, #128	@ 0x80
 8106ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106caa:	e002      	b.n	8106cb2 <UART_SetConfig+0x5a6>
 8106cac:	2380      	movs	r3, #128	@ 0x80
 8106cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8106cb2:	697b      	ldr	r3, [r7, #20]
 8106cb4:	681b      	ldr	r3, [r3, #0]
 8106cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8106db4 <UART_SetConfig+0x6a8>)
 8106cb8:	4293      	cmp	r3, r2
 8106cba:	f040 80f8 	bne.w	8106eae <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8106cbe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8106cc2:	2b20      	cmp	r3, #32
 8106cc4:	dc46      	bgt.n	8106d54 <UART_SetConfig+0x648>
 8106cc6:	2b02      	cmp	r3, #2
 8106cc8:	f2c0 8082 	blt.w	8106dd0 <UART_SetConfig+0x6c4>
 8106ccc:	3b02      	subs	r3, #2
 8106cce:	2b1e      	cmp	r3, #30
 8106cd0:	d87e      	bhi.n	8106dd0 <UART_SetConfig+0x6c4>
 8106cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8106cd8 <UART_SetConfig+0x5cc>)
 8106cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106cd8:	08106d5b 	.word	0x08106d5b
 8106cdc:	08106dd1 	.word	0x08106dd1
 8106ce0:	08106d63 	.word	0x08106d63
 8106ce4:	08106dd1 	.word	0x08106dd1
 8106ce8:	08106dd1 	.word	0x08106dd1
 8106cec:	08106dd1 	.word	0x08106dd1
 8106cf0:	08106d73 	.word	0x08106d73
 8106cf4:	08106dd1 	.word	0x08106dd1
 8106cf8:	08106dd1 	.word	0x08106dd1
 8106cfc:	08106dd1 	.word	0x08106dd1
 8106d00:	08106dd1 	.word	0x08106dd1
 8106d04:	08106dd1 	.word	0x08106dd1
 8106d08:	08106dd1 	.word	0x08106dd1
 8106d0c:	08106dd1 	.word	0x08106dd1
 8106d10:	08106d83 	.word	0x08106d83
 8106d14:	08106dd1 	.word	0x08106dd1
 8106d18:	08106dd1 	.word	0x08106dd1
 8106d1c:	08106dd1 	.word	0x08106dd1
 8106d20:	08106dd1 	.word	0x08106dd1
 8106d24:	08106dd1 	.word	0x08106dd1
 8106d28:	08106dd1 	.word	0x08106dd1
 8106d2c:	08106dd1 	.word	0x08106dd1
 8106d30:	08106dd1 	.word	0x08106dd1
 8106d34:	08106dd1 	.word	0x08106dd1
 8106d38:	08106dd1 	.word	0x08106dd1
 8106d3c:	08106dd1 	.word	0x08106dd1
 8106d40:	08106dd1 	.word	0x08106dd1
 8106d44:	08106dd1 	.word	0x08106dd1
 8106d48:	08106dd1 	.word	0x08106dd1
 8106d4c:	08106dd1 	.word	0x08106dd1
 8106d50:	08106dc3 	.word	0x08106dc3
 8106d54:	2b40      	cmp	r3, #64	@ 0x40
 8106d56:	d037      	beq.n	8106dc8 <UART_SetConfig+0x6bc>
 8106d58:	e03a      	b.n	8106dd0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8106d5a:	f7fe f8a5 	bl	8104ea8 <HAL_RCCEx_GetD3PCLK1Freq>
 8106d5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106d60:	e03c      	b.n	8106ddc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106d62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106d66:	4618      	mov	r0, r3
 8106d68:	f7fe f8b4 	bl	8104ed4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106d70:	e034      	b.n	8106ddc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106d72:	f107 0318 	add.w	r3, r7, #24
 8106d76:	4618      	mov	r0, r3
 8106d78:	f7fe fa00 	bl	810517c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106d7c:	69fb      	ldr	r3, [r7, #28]
 8106d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106d80:	e02c      	b.n	8106ddc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106d82:	4b09      	ldr	r3, [pc, #36]	@ (8106da8 <UART_SetConfig+0x69c>)
 8106d84:	681b      	ldr	r3, [r3, #0]
 8106d86:	f003 0320 	and.w	r3, r3, #32
 8106d8a:	2b00      	cmp	r3, #0
 8106d8c:	d016      	beq.n	8106dbc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106d8e:	4b06      	ldr	r3, [pc, #24]	@ (8106da8 <UART_SetConfig+0x69c>)
 8106d90:	681b      	ldr	r3, [r3, #0]
 8106d92:	08db      	lsrs	r3, r3, #3
 8106d94:	f003 0303 	and.w	r3, r3, #3
 8106d98:	4a07      	ldr	r2, [pc, #28]	@ (8106db8 <UART_SetConfig+0x6ac>)
 8106d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8106d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106da0:	e01c      	b.n	8106ddc <UART_SetConfig+0x6d0>
 8106da2:	bf00      	nop
 8106da4:	40011400 	.word	0x40011400
 8106da8:	58024400 	.word	0x58024400
 8106dac:	40007800 	.word	0x40007800
 8106db0:	40007c00 	.word	0x40007c00
 8106db4:	58000c00 	.word	0x58000c00
 8106db8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8106dbc:	4b9d      	ldr	r3, [pc, #628]	@ (8107034 <UART_SetConfig+0x928>)
 8106dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106dc0:	e00c      	b.n	8106ddc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106dc2:	4b9d      	ldr	r3, [pc, #628]	@ (8107038 <UART_SetConfig+0x92c>)
 8106dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106dc6:	e009      	b.n	8106ddc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106dc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8106dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106dce:	e005      	b.n	8106ddc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8106dd0:	2300      	movs	r3, #0
 8106dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8106dd4:	2301      	movs	r3, #1
 8106dd6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8106dda:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8106ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106dde:	2b00      	cmp	r3, #0
 8106de0:	f000 81de 	beq.w	81071a0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8106de4:	697b      	ldr	r3, [r7, #20]
 8106de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106de8:	4a94      	ldr	r2, [pc, #592]	@ (810703c <UART_SetConfig+0x930>)
 8106dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106dee:	461a      	mov	r2, r3
 8106df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106df2:	fbb3 f3f2 	udiv	r3, r3, r2
 8106df6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106df8:	697b      	ldr	r3, [r7, #20]
 8106dfa:	685a      	ldr	r2, [r3, #4]
 8106dfc:	4613      	mov	r3, r2
 8106dfe:	005b      	lsls	r3, r3, #1
 8106e00:	4413      	add	r3, r2
 8106e02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106e04:	429a      	cmp	r2, r3
 8106e06:	d305      	bcc.n	8106e14 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8106e08:	697b      	ldr	r3, [r7, #20]
 8106e0a:	685b      	ldr	r3, [r3, #4]
 8106e0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106e0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8106e10:	429a      	cmp	r2, r3
 8106e12:	d903      	bls.n	8106e1c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8106e14:	2301      	movs	r3, #1
 8106e16:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8106e1a:	e1c1      	b.n	81071a0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106e1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106e1e:	2200      	movs	r2, #0
 8106e20:	60bb      	str	r3, [r7, #8]
 8106e22:	60fa      	str	r2, [r7, #12]
 8106e24:	697b      	ldr	r3, [r7, #20]
 8106e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106e28:	4a84      	ldr	r2, [pc, #528]	@ (810703c <UART_SetConfig+0x930>)
 8106e2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106e2e:	b29b      	uxth	r3, r3
 8106e30:	2200      	movs	r2, #0
 8106e32:	603b      	str	r3, [r7, #0]
 8106e34:	607a      	str	r2, [r7, #4]
 8106e36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106e3a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8106e3e:	f7f9 ff9b 	bl	8100d78 <__aeabi_uldivmod>
 8106e42:	4602      	mov	r2, r0
 8106e44:	460b      	mov	r3, r1
 8106e46:	4610      	mov	r0, r2
 8106e48:	4619      	mov	r1, r3
 8106e4a:	f04f 0200 	mov.w	r2, #0
 8106e4e:	f04f 0300 	mov.w	r3, #0
 8106e52:	020b      	lsls	r3, r1, #8
 8106e54:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8106e58:	0202      	lsls	r2, r0, #8
 8106e5a:	6979      	ldr	r1, [r7, #20]
 8106e5c:	6849      	ldr	r1, [r1, #4]
 8106e5e:	0849      	lsrs	r1, r1, #1
 8106e60:	2000      	movs	r0, #0
 8106e62:	460c      	mov	r4, r1
 8106e64:	4605      	mov	r5, r0
 8106e66:	eb12 0804 	adds.w	r8, r2, r4
 8106e6a:	eb43 0905 	adc.w	r9, r3, r5
 8106e6e:	697b      	ldr	r3, [r7, #20]
 8106e70:	685b      	ldr	r3, [r3, #4]
 8106e72:	2200      	movs	r2, #0
 8106e74:	469a      	mov	sl, r3
 8106e76:	4693      	mov	fp, r2
 8106e78:	4652      	mov	r2, sl
 8106e7a:	465b      	mov	r3, fp
 8106e7c:	4640      	mov	r0, r8
 8106e7e:	4649      	mov	r1, r9
 8106e80:	f7f9 ff7a 	bl	8100d78 <__aeabi_uldivmod>
 8106e84:	4602      	mov	r2, r0
 8106e86:	460b      	mov	r3, r1
 8106e88:	4613      	mov	r3, r2
 8106e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8106e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106e8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8106e92:	d308      	bcc.n	8106ea6 <UART_SetConfig+0x79a>
 8106e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106e96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8106e9a:	d204      	bcs.n	8106ea6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8106e9c:	697b      	ldr	r3, [r7, #20]
 8106e9e:	681b      	ldr	r3, [r3, #0]
 8106ea0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8106ea2:	60da      	str	r2, [r3, #12]
 8106ea4:	e17c      	b.n	81071a0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8106ea6:	2301      	movs	r3, #1
 8106ea8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8106eac:	e178      	b.n	81071a0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106eae:	697b      	ldr	r3, [r7, #20]
 8106eb0:	69db      	ldr	r3, [r3, #28]
 8106eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8106eb6:	f040 80c5 	bne.w	8107044 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8106eba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8106ebe:	2b20      	cmp	r3, #32
 8106ec0:	dc48      	bgt.n	8106f54 <UART_SetConfig+0x848>
 8106ec2:	2b00      	cmp	r3, #0
 8106ec4:	db7b      	blt.n	8106fbe <UART_SetConfig+0x8b2>
 8106ec6:	2b20      	cmp	r3, #32
 8106ec8:	d879      	bhi.n	8106fbe <UART_SetConfig+0x8b2>
 8106eca:	a201      	add	r2, pc, #4	@ (adr r2, 8106ed0 <UART_SetConfig+0x7c4>)
 8106ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106ed0:	08106f5b 	.word	0x08106f5b
 8106ed4:	08106f63 	.word	0x08106f63
 8106ed8:	08106fbf 	.word	0x08106fbf
 8106edc:	08106fbf 	.word	0x08106fbf
 8106ee0:	08106f6b 	.word	0x08106f6b
 8106ee4:	08106fbf 	.word	0x08106fbf
 8106ee8:	08106fbf 	.word	0x08106fbf
 8106eec:	08106fbf 	.word	0x08106fbf
 8106ef0:	08106f7b 	.word	0x08106f7b
 8106ef4:	08106fbf 	.word	0x08106fbf
 8106ef8:	08106fbf 	.word	0x08106fbf
 8106efc:	08106fbf 	.word	0x08106fbf
 8106f00:	08106fbf 	.word	0x08106fbf
 8106f04:	08106fbf 	.word	0x08106fbf
 8106f08:	08106fbf 	.word	0x08106fbf
 8106f0c:	08106fbf 	.word	0x08106fbf
 8106f10:	08106f8b 	.word	0x08106f8b
 8106f14:	08106fbf 	.word	0x08106fbf
 8106f18:	08106fbf 	.word	0x08106fbf
 8106f1c:	08106fbf 	.word	0x08106fbf
 8106f20:	08106fbf 	.word	0x08106fbf
 8106f24:	08106fbf 	.word	0x08106fbf
 8106f28:	08106fbf 	.word	0x08106fbf
 8106f2c:	08106fbf 	.word	0x08106fbf
 8106f30:	08106fbf 	.word	0x08106fbf
 8106f34:	08106fbf 	.word	0x08106fbf
 8106f38:	08106fbf 	.word	0x08106fbf
 8106f3c:	08106fbf 	.word	0x08106fbf
 8106f40:	08106fbf 	.word	0x08106fbf
 8106f44:	08106fbf 	.word	0x08106fbf
 8106f48:	08106fbf 	.word	0x08106fbf
 8106f4c:	08106fbf 	.word	0x08106fbf
 8106f50:	08106fb1 	.word	0x08106fb1
 8106f54:	2b40      	cmp	r3, #64	@ 0x40
 8106f56:	d02e      	beq.n	8106fb6 <UART_SetConfig+0x8aa>
 8106f58:	e031      	b.n	8106fbe <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8106f5a:	f7fc fd6f 	bl	8103a3c <HAL_RCC_GetPCLK1Freq>
 8106f5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106f60:	e033      	b.n	8106fca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106f62:	f7fc fd81 	bl	8103a68 <HAL_RCC_GetPCLK2Freq>
 8106f66:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106f68:	e02f      	b.n	8106fca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106f6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106f6e:	4618      	mov	r0, r3
 8106f70:	f7fd ffb0 	bl	8104ed4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106f78:	e027      	b.n	8106fca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106f7a:	f107 0318 	add.w	r3, r7, #24
 8106f7e:	4618      	mov	r0, r3
 8106f80:	f7fe f8fc 	bl	810517c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106f84:	69fb      	ldr	r3, [r7, #28]
 8106f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106f88:	e01f      	b.n	8106fca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8107040 <UART_SetConfig+0x934>)
 8106f8c:	681b      	ldr	r3, [r3, #0]
 8106f8e:	f003 0320 	and.w	r3, r3, #32
 8106f92:	2b00      	cmp	r3, #0
 8106f94:	d009      	beq.n	8106faa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106f96:	4b2a      	ldr	r3, [pc, #168]	@ (8107040 <UART_SetConfig+0x934>)
 8106f98:	681b      	ldr	r3, [r3, #0]
 8106f9a:	08db      	lsrs	r3, r3, #3
 8106f9c:	f003 0303 	and.w	r3, r3, #3
 8106fa0:	4a24      	ldr	r2, [pc, #144]	@ (8107034 <UART_SetConfig+0x928>)
 8106fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8106fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106fa8:	e00f      	b.n	8106fca <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8106faa:	4b22      	ldr	r3, [pc, #136]	@ (8107034 <UART_SetConfig+0x928>)
 8106fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106fae:	e00c      	b.n	8106fca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106fb0:	4b21      	ldr	r3, [pc, #132]	@ (8107038 <UART_SetConfig+0x92c>)
 8106fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106fb4:	e009      	b.n	8106fca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106fb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8106fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106fbc:	e005      	b.n	8106fca <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8106fbe:	2300      	movs	r3, #0
 8106fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8106fc2:	2301      	movs	r3, #1
 8106fc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8106fc8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8106fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106fcc:	2b00      	cmp	r3, #0
 8106fce:	f000 80e7 	beq.w	81071a0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106fd2:	697b      	ldr	r3, [r7, #20]
 8106fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106fd6:	4a19      	ldr	r2, [pc, #100]	@ (810703c <UART_SetConfig+0x930>)
 8106fd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106fdc:	461a      	mov	r2, r3
 8106fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8106fe0:	fbb3 f3f2 	udiv	r3, r3, r2
 8106fe4:	005a      	lsls	r2, r3, #1
 8106fe6:	697b      	ldr	r3, [r7, #20]
 8106fe8:	685b      	ldr	r3, [r3, #4]
 8106fea:	085b      	lsrs	r3, r3, #1
 8106fec:	441a      	add	r2, r3
 8106fee:	697b      	ldr	r3, [r7, #20]
 8106ff0:	685b      	ldr	r3, [r3, #4]
 8106ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8106ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106ffa:	2b0f      	cmp	r3, #15
 8106ffc:	d916      	bls.n	810702c <UART_SetConfig+0x920>
 8106ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8107004:	d212      	bcs.n	810702c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8107006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107008:	b29b      	uxth	r3, r3
 810700a:	f023 030f 	bic.w	r3, r3, #15
 810700e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8107010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107012:	085b      	lsrs	r3, r3, #1
 8107014:	b29b      	uxth	r3, r3
 8107016:	f003 0307 	and.w	r3, r3, #7
 810701a:	b29a      	uxth	r2, r3
 810701c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 810701e:	4313      	orrs	r3, r2
 8107020:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8107022:	697b      	ldr	r3, [r7, #20]
 8107024:	681b      	ldr	r3, [r3, #0]
 8107026:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8107028:	60da      	str	r2, [r3, #12]
 810702a:	e0b9      	b.n	81071a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810702c:	2301      	movs	r3, #1
 810702e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8107032:	e0b5      	b.n	81071a0 <UART_SetConfig+0xa94>
 8107034:	03d09000 	.word	0x03d09000
 8107038:	003d0900 	.word	0x003d0900
 810703c:	0810fa84 	.word	0x0810fa84
 8107040:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8107044:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8107048:	2b20      	cmp	r3, #32
 810704a:	dc49      	bgt.n	81070e0 <UART_SetConfig+0x9d4>
 810704c:	2b00      	cmp	r3, #0
 810704e:	db7c      	blt.n	810714a <UART_SetConfig+0xa3e>
 8107050:	2b20      	cmp	r3, #32
 8107052:	d87a      	bhi.n	810714a <UART_SetConfig+0xa3e>
 8107054:	a201      	add	r2, pc, #4	@ (adr r2, 810705c <UART_SetConfig+0x950>)
 8107056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810705a:	bf00      	nop
 810705c:	081070e7 	.word	0x081070e7
 8107060:	081070ef 	.word	0x081070ef
 8107064:	0810714b 	.word	0x0810714b
 8107068:	0810714b 	.word	0x0810714b
 810706c:	081070f7 	.word	0x081070f7
 8107070:	0810714b 	.word	0x0810714b
 8107074:	0810714b 	.word	0x0810714b
 8107078:	0810714b 	.word	0x0810714b
 810707c:	08107107 	.word	0x08107107
 8107080:	0810714b 	.word	0x0810714b
 8107084:	0810714b 	.word	0x0810714b
 8107088:	0810714b 	.word	0x0810714b
 810708c:	0810714b 	.word	0x0810714b
 8107090:	0810714b 	.word	0x0810714b
 8107094:	0810714b 	.word	0x0810714b
 8107098:	0810714b 	.word	0x0810714b
 810709c:	08107117 	.word	0x08107117
 81070a0:	0810714b 	.word	0x0810714b
 81070a4:	0810714b 	.word	0x0810714b
 81070a8:	0810714b 	.word	0x0810714b
 81070ac:	0810714b 	.word	0x0810714b
 81070b0:	0810714b 	.word	0x0810714b
 81070b4:	0810714b 	.word	0x0810714b
 81070b8:	0810714b 	.word	0x0810714b
 81070bc:	0810714b 	.word	0x0810714b
 81070c0:	0810714b 	.word	0x0810714b
 81070c4:	0810714b 	.word	0x0810714b
 81070c8:	0810714b 	.word	0x0810714b
 81070cc:	0810714b 	.word	0x0810714b
 81070d0:	0810714b 	.word	0x0810714b
 81070d4:	0810714b 	.word	0x0810714b
 81070d8:	0810714b 	.word	0x0810714b
 81070dc:	0810713d 	.word	0x0810713d
 81070e0:	2b40      	cmp	r3, #64	@ 0x40
 81070e2:	d02e      	beq.n	8107142 <UART_SetConfig+0xa36>
 81070e4:	e031      	b.n	810714a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81070e6:	f7fc fca9 	bl	8103a3c <HAL_RCC_GetPCLK1Freq>
 81070ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81070ec:	e033      	b.n	8107156 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81070ee:	f7fc fcbb 	bl	8103a68 <HAL_RCC_GetPCLK2Freq>
 81070f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81070f4:	e02f      	b.n	8107156 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81070f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81070fa:	4618      	mov	r0, r3
 81070fc:	f7fd feea 	bl	8104ed4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107102:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107104:	e027      	b.n	8107156 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107106:	f107 0318 	add.w	r3, r7, #24
 810710a:	4618      	mov	r0, r3
 810710c:	f7fe f836 	bl	810517c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107110:	69fb      	ldr	r3, [r7, #28]
 8107112:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107114:	e01f      	b.n	8107156 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107116:	4b2d      	ldr	r3, [pc, #180]	@ (81071cc <UART_SetConfig+0xac0>)
 8107118:	681b      	ldr	r3, [r3, #0]
 810711a:	f003 0320 	and.w	r3, r3, #32
 810711e:	2b00      	cmp	r3, #0
 8107120:	d009      	beq.n	8107136 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107122:	4b2a      	ldr	r3, [pc, #168]	@ (81071cc <UART_SetConfig+0xac0>)
 8107124:	681b      	ldr	r3, [r3, #0]
 8107126:	08db      	lsrs	r3, r3, #3
 8107128:	f003 0303 	and.w	r3, r3, #3
 810712c:	4a28      	ldr	r2, [pc, #160]	@ (81071d0 <UART_SetConfig+0xac4>)
 810712e:	fa22 f303 	lsr.w	r3, r2, r3
 8107132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107134:	e00f      	b.n	8107156 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8107136:	4b26      	ldr	r3, [pc, #152]	@ (81071d0 <UART_SetConfig+0xac4>)
 8107138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810713a:	e00c      	b.n	8107156 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810713c:	4b25      	ldr	r3, [pc, #148]	@ (81071d4 <UART_SetConfig+0xac8>)
 810713e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107140:	e009      	b.n	8107156 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107142:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8107146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107148:	e005      	b.n	8107156 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 810714a:	2300      	movs	r3, #0
 810714c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810714e:	2301      	movs	r3, #1
 8107150:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8107154:	bf00      	nop
    }

    if (pclk != 0U)
 8107156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107158:	2b00      	cmp	r3, #0
 810715a:	d021      	beq.n	81071a0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810715c:	697b      	ldr	r3, [r7, #20]
 810715e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107160:	4a1d      	ldr	r2, [pc, #116]	@ (81071d8 <UART_SetConfig+0xacc>)
 8107162:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107166:	461a      	mov	r2, r3
 8107168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810716a:	fbb3 f2f2 	udiv	r2, r3, r2
 810716e:	697b      	ldr	r3, [r7, #20]
 8107170:	685b      	ldr	r3, [r3, #4]
 8107172:	085b      	lsrs	r3, r3, #1
 8107174:	441a      	add	r2, r3
 8107176:	697b      	ldr	r3, [r7, #20]
 8107178:	685b      	ldr	r3, [r3, #4]
 810717a:	fbb2 f3f3 	udiv	r3, r2, r3
 810717e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107182:	2b0f      	cmp	r3, #15
 8107184:	d909      	bls.n	810719a <UART_SetConfig+0xa8e>
 8107186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810718c:	d205      	bcs.n	810719a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810718e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107190:	b29a      	uxth	r2, r3
 8107192:	697b      	ldr	r3, [r7, #20]
 8107194:	681b      	ldr	r3, [r3, #0]
 8107196:	60da      	str	r2, [r3, #12]
 8107198:	e002      	b.n	81071a0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810719a:	2301      	movs	r3, #1
 810719c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 81071a0:	697b      	ldr	r3, [r7, #20]
 81071a2:	2201      	movs	r2, #1
 81071a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 81071a8:	697b      	ldr	r3, [r7, #20]
 81071aa:	2201      	movs	r2, #1
 81071ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 81071b0:	697b      	ldr	r3, [r7, #20]
 81071b2:	2200      	movs	r2, #0
 81071b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 81071b6:	697b      	ldr	r3, [r7, #20]
 81071b8:	2200      	movs	r2, #0
 81071ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 81071bc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 81071c0:	4618      	mov	r0, r3
 81071c2:	3748      	adds	r7, #72	@ 0x48
 81071c4:	46bd      	mov	sp, r7
 81071c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81071ca:	bf00      	nop
 81071cc:	58024400 	.word	0x58024400
 81071d0:	03d09000 	.word	0x03d09000
 81071d4:	003d0900 	.word	0x003d0900
 81071d8:	0810fa84 	.word	0x0810fa84

081071dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 81071dc:	b480      	push	{r7}
 81071de:	b083      	sub	sp, #12
 81071e0:	af00      	add	r7, sp, #0
 81071e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 81071e4:	687b      	ldr	r3, [r7, #4]
 81071e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81071e8:	f003 0308 	and.w	r3, r3, #8
 81071ec:	2b00      	cmp	r3, #0
 81071ee:	d00a      	beq.n	8107206 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81071f0:	687b      	ldr	r3, [r7, #4]
 81071f2:	681b      	ldr	r3, [r3, #0]
 81071f4:	685b      	ldr	r3, [r3, #4]
 81071f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 81071fa:	687b      	ldr	r3, [r7, #4]
 81071fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 81071fe:	687b      	ldr	r3, [r7, #4]
 8107200:	681b      	ldr	r3, [r3, #0]
 8107202:	430a      	orrs	r2, r1
 8107204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8107206:	687b      	ldr	r3, [r7, #4]
 8107208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810720a:	f003 0301 	and.w	r3, r3, #1
 810720e:	2b00      	cmp	r3, #0
 8107210:	d00a      	beq.n	8107228 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8107212:	687b      	ldr	r3, [r7, #4]
 8107214:	681b      	ldr	r3, [r3, #0]
 8107216:	685b      	ldr	r3, [r3, #4]
 8107218:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 810721c:	687b      	ldr	r3, [r7, #4]
 810721e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107220:	687b      	ldr	r3, [r7, #4]
 8107222:	681b      	ldr	r3, [r3, #0]
 8107224:	430a      	orrs	r2, r1
 8107226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8107228:	687b      	ldr	r3, [r7, #4]
 810722a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810722c:	f003 0302 	and.w	r3, r3, #2
 8107230:	2b00      	cmp	r3, #0
 8107232:	d00a      	beq.n	810724a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8107234:	687b      	ldr	r3, [r7, #4]
 8107236:	681b      	ldr	r3, [r3, #0]
 8107238:	685b      	ldr	r3, [r3, #4]
 810723a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 810723e:	687b      	ldr	r3, [r7, #4]
 8107240:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8107242:	687b      	ldr	r3, [r7, #4]
 8107244:	681b      	ldr	r3, [r3, #0]
 8107246:	430a      	orrs	r2, r1
 8107248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810724a:	687b      	ldr	r3, [r7, #4]
 810724c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810724e:	f003 0304 	and.w	r3, r3, #4
 8107252:	2b00      	cmp	r3, #0
 8107254:	d00a      	beq.n	810726c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8107256:	687b      	ldr	r3, [r7, #4]
 8107258:	681b      	ldr	r3, [r3, #0]
 810725a:	685b      	ldr	r3, [r3, #4]
 810725c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8107260:	687b      	ldr	r3, [r7, #4]
 8107262:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8107264:	687b      	ldr	r3, [r7, #4]
 8107266:	681b      	ldr	r3, [r3, #0]
 8107268:	430a      	orrs	r2, r1
 810726a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810726c:	687b      	ldr	r3, [r7, #4]
 810726e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107270:	f003 0310 	and.w	r3, r3, #16
 8107274:	2b00      	cmp	r3, #0
 8107276:	d00a      	beq.n	810728e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8107278:	687b      	ldr	r3, [r7, #4]
 810727a:	681b      	ldr	r3, [r3, #0]
 810727c:	689b      	ldr	r3, [r3, #8]
 810727e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8107282:	687b      	ldr	r3, [r7, #4]
 8107284:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8107286:	687b      	ldr	r3, [r7, #4]
 8107288:	681b      	ldr	r3, [r3, #0]
 810728a:	430a      	orrs	r2, r1
 810728c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810728e:	687b      	ldr	r3, [r7, #4]
 8107290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107292:	f003 0320 	and.w	r3, r3, #32
 8107296:	2b00      	cmp	r3, #0
 8107298:	d00a      	beq.n	81072b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810729a:	687b      	ldr	r3, [r7, #4]
 810729c:	681b      	ldr	r3, [r3, #0]
 810729e:	689b      	ldr	r3, [r3, #8]
 81072a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 81072a4:	687b      	ldr	r3, [r7, #4]
 81072a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 81072a8:	687b      	ldr	r3, [r7, #4]
 81072aa:	681b      	ldr	r3, [r3, #0]
 81072ac:	430a      	orrs	r2, r1
 81072ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 81072b0:	687b      	ldr	r3, [r7, #4]
 81072b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81072b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81072b8:	2b00      	cmp	r3, #0
 81072ba:	d01a      	beq.n	81072f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 81072bc:	687b      	ldr	r3, [r7, #4]
 81072be:	681b      	ldr	r3, [r3, #0]
 81072c0:	685b      	ldr	r3, [r3, #4]
 81072c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 81072c6:	687b      	ldr	r3, [r7, #4]
 81072c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 81072ca:	687b      	ldr	r3, [r7, #4]
 81072cc:	681b      	ldr	r3, [r3, #0]
 81072ce:	430a      	orrs	r2, r1
 81072d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 81072d2:	687b      	ldr	r3, [r7, #4]
 81072d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81072d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81072da:	d10a      	bne.n	81072f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 81072dc:	687b      	ldr	r3, [r7, #4]
 81072de:	681b      	ldr	r3, [r3, #0]
 81072e0:	685b      	ldr	r3, [r3, #4]
 81072e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 81072e6:	687b      	ldr	r3, [r7, #4]
 81072e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 81072ea:	687b      	ldr	r3, [r7, #4]
 81072ec:	681b      	ldr	r3, [r3, #0]
 81072ee:	430a      	orrs	r2, r1
 81072f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81072f2:	687b      	ldr	r3, [r7, #4]
 81072f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81072f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81072fa:	2b00      	cmp	r3, #0
 81072fc:	d00a      	beq.n	8107314 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81072fe:	687b      	ldr	r3, [r7, #4]
 8107300:	681b      	ldr	r3, [r3, #0]
 8107302:	685b      	ldr	r3, [r3, #4]
 8107304:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8107308:	687b      	ldr	r3, [r7, #4]
 810730a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 810730c:	687b      	ldr	r3, [r7, #4]
 810730e:	681b      	ldr	r3, [r3, #0]
 8107310:	430a      	orrs	r2, r1
 8107312:	605a      	str	r2, [r3, #4]
  }
}
 8107314:	bf00      	nop
 8107316:	370c      	adds	r7, #12
 8107318:	46bd      	mov	sp, r7
 810731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810731e:	4770      	bx	lr

08107320 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8107320:	b580      	push	{r7, lr}
 8107322:	b098      	sub	sp, #96	@ 0x60
 8107324:	af02      	add	r7, sp, #8
 8107326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107328:	687b      	ldr	r3, [r7, #4]
 810732a:	2200      	movs	r2, #0
 810732c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8107330:	f7fa feea 	bl	8102108 <HAL_GetTick>
 8107334:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8107336:	687b      	ldr	r3, [r7, #4]
 8107338:	681b      	ldr	r3, [r3, #0]
 810733a:	681b      	ldr	r3, [r3, #0]
 810733c:	f003 0308 	and.w	r3, r3, #8
 8107340:	2b08      	cmp	r3, #8
 8107342:	d12f      	bne.n	81073a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8107344:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8107348:	9300      	str	r3, [sp, #0]
 810734a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810734c:	2200      	movs	r2, #0
 810734e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8107352:	6878      	ldr	r0, [r7, #4]
 8107354:	f000 f88e 	bl	8107474 <UART_WaitOnFlagUntilTimeout>
 8107358:	4603      	mov	r3, r0
 810735a:	2b00      	cmp	r3, #0
 810735c:	d022      	beq.n	81073a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 810735e:	687b      	ldr	r3, [r7, #4]
 8107360:	681b      	ldr	r3, [r3, #0]
 8107362:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107366:	e853 3f00 	ldrex	r3, [r3]
 810736a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 810736c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810736e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8107372:	653b      	str	r3, [r7, #80]	@ 0x50
 8107374:	687b      	ldr	r3, [r7, #4]
 8107376:	681b      	ldr	r3, [r3, #0]
 8107378:	461a      	mov	r2, r3
 810737a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810737c:	647b      	str	r3, [r7, #68]	@ 0x44
 810737e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107380:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8107382:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8107384:	e841 2300 	strex	r3, r2, [r1]
 8107388:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 810738a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810738c:	2b00      	cmp	r3, #0
 810738e:	d1e6      	bne.n	810735e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8107390:	687b      	ldr	r3, [r7, #4]
 8107392:	2220      	movs	r2, #32
 8107394:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8107398:	687b      	ldr	r3, [r7, #4]
 810739a:	2200      	movs	r2, #0
 810739c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81073a0:	2303      	movs	r3, #3
 81073a2:	e063      	b.n	810746c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81073a4:	687b      	ldr	r3, [r7, #4]
 81073a6:	681b      	ldr	r3, [r3, #0]
 81073a8:	681b      	ldr	r3, [r3, #0]
 81073aa:	f003 0304 	and.w	r3, r3, #4
 81073ae:	2b04      	cmp	r3, #4
 81073b0:	d149      	bne.n	8107446 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81073b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 81073b6:	9300      	str	r3, [sp, #0]
 81073b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 81073ba:	2200      	movs	r2, #0
 81073bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 81073c0:	6878      	ldr	r0, [r7, #4]
 81073c2:	f000 f857 	bl	8107474 <UART_WaitOnFlagUntilTimeout>
 81073c6:	4603      	mov	r3, r0
 81073c8:	2b00      	cmp	r3, #0
 81073ca:	d03c      	beq.n	8107446 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81073cc:	687b      	ldr	r3, [r7, #4]
 81073ce:	681b      	ldr	r3, [r3, #0]
 81073d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81073d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81073d4:	e853 3f00 	ldrex	r3, [r3]
 81073d8:	623b      	str	r3, [r7, #32]
   return(result);
 81073da:	6a3b      	ldr	r3, [r7, #32]
 81073dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 81073e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81073e2:	687b      	ldr	r3, [r7, #4]
 81073e4:	681b      	ldr	r3, [r3, #0]
 81073e6:	461a      	mov	r2, r3
 81073e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81073ea:	633b      	str	r3, [r7, #48]	@ 0x30
 81073ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81073ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 81073f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81073f2:	e841 2300 	strex	r3, r2, [r1]
 81073f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 81073f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81073fa:	2b00      	cmp	r3, #0
 81073fc:	d1e6      	bne.n	81073cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81073fe:	687b      	ldr	r3, [r7, #4]
 8107400:	681b      	ldr	r3, [r3, #0]
 8107402:	3308      	adds	r3, #8
 8107404:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107406:	693b      	ldr	r3, [r7, #16]
 8107408:	e853 3f00 	ldrex	r3, [r3]
 810740c:	60fb      	str	r3, [r7, #12]
   return(result);
 810740e:	68fb      	ldr	r3, [r7, #12]
 8107410:	f023 0301 	bic.w	r3, r3, #1
 8107414:	64bb      	str	r3, [r7, #72]	@ 0x48
 8107416:	687b      	ldr	r3, [r7, #4]
 8107418:	681b      	ldr	r3, [r3, #0]
 810741a:	3308      	adds	r3, #8
 810741c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810741e:	61fa      	str	r2, [r7, #28]
 8107420:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107422:	69b9      	ldr	r1, [r7, #24]
 8107424:	69fa      	ldr	r2, [r7, #28]
 8107426:	e841 2300 	strex	r3, r2, [r1]
 810742a:	617b      	str	r3, [r7, #20]
   return(result);
 810742c:	697b      	ldr	r3, [r7, #20]
 810742e:	2b00      	cmp	r3, #0
 8107430:	d1e5      	bne.n	81073fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8107432:	687b      	ldr	r3, [r7, #4]
 8107434:	2220      	movs	r2, #32
 8107436:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 810743a:	687b      	ldr	r3, [r7, #4]
 810743c:	2200      	movs	r2, #0
 810743e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8107442:	2303      	movs	r3, #3
 8107444:	e012      	b.n	810746c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8107446:	687b      	ldr	r3, [r7, #4]
 8107448:	2220      	movs	r2, #32
 810744a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 810744e:	687b      	ldr	r3, [r7, #4]
 8107450:	2220      	movs	r2, #32
 8107452:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8107456:	687b      	ldr	r3, [r7, #4]
 8107458:	2200      	movs	r2, #0
 810745a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 810745c:	687b      	ldr	r3, [r7, #4]
 810745e:	2200      	movs	r2, #0
 8107460:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8107462:	687b      	ldr	r3, [r7, #4]
 8107464:	2200      	movs	r2, #0
 8107466:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810746a:	2300      	movs	r3, #0
}
 810746c:	4618      	mov	r0, r3
 810746e:	3758      	adds	r7, #88	@ 0x58
 8107470:	46bd      	mov	sp, r7
 8107472:	bd80      	pop	{r7, pc}

08107474 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8107474:	b580      	push	{r7, lr}
 8107476:	b084      	sub	sp, #16
 8107478:	af00      	add	r7, sp, #0
 810747a:	60f8      	str	r0, [r7, #12]
 810747c:	60b9      	str	r1, [r7, #8]
 810747e:	603b      	str	r3, [r7, #0]
 8107480:	4613      	mov	r3, r2
 8107482:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8107484:	e04f      	b.n	8107526 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8107486:	69bb      	ldr	r3, [r7, #24]
 8107488:	f1b3 3fff 	cmp.w	r3, #4294967295
 810748c:	d04b      	beq.n	8107526 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810748e:	f7fa fe3b 	bl	8102108 <HAL_GetTick>
 8107492:	4602      	mov	r2, r0
 8107494:	683b      	ldr	r3, [r7, #0]
 8107496:	1ad3      	subs	r3, r2, r3
 8107498:	69ba      	ldr	r2, [r7, #24]
 810749a:	429a      	cmp	r2, r3
 810749c:	d302      	bcc.n	81074a4 <UART_WaitOnFlagUntilTimeout+0x30>
 810749e:	69bb      	ldr	r3, [r7, #24]
 81074a0:	2b00      	cmp	r3, #0
 81074a2:	d101      	bne.n	81074a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 81074a4:	2303      	movs	r3, #3
 81074a6:	e04e      	b.n	8107546 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 81074a8:	68fb      	ldr	r3, [r7, #12]
 81074aa:	681b      	ldr	r3, [r3, #0]
 81074ac:	681b      	ldr	r3, [r3, #0]
 81074ae:	f003 0304 	and.w	r3, r3, #4
 81074b2:	2b00      	cmp	r3, #0
 81074b4:	d037      	beq.n	8107526 <UART_WaitOnFlagUntilTimeout+0xb2>
 81074b6:	68bb      	ldr	r3, [r7, #8]
 81074b8:	2b80      	cmp	r3, #128	@ 0x80
 81074ba:	d034      	beq.n	8107526 <UART_WaitOnFlagUntilTimeout+0xb2>
 81074bc:	68bb      	ldr	r3, [r7, #8]
 81074be:	2b40      	cmp	r3, #64	@ 0x40
 81074c0:	d031      	beq.n	8107526 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 81074c2:	68fb      	ldr	r3, [r7, #12]
 81074c4:	681b      	ldr	r3, [r3, #0]
 81074c6:	69db      	ldr	r3, [r3, #28]
 81074c8:	f003 0308 	and.w	r3, r3, #8
 81074cc:	2b08      	cmp	r3, #8
 81074ce:	d110      	bne.n	81074f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 81074d0:	68fb      	ldr	r3, [r7, #12]
 81074d2:	681b      	ldr	r3, [r3, #0]
 81074d4:	2208      	movs	r2, #8
 81074d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 81074d8:	68f8      	ldr	r0, [r7, #12]
 81074da:	f000 f838 	bl	810754e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 81074de:	68fb      	ldr	r3, [r7, #12]
 81074e0:	2208      	movs	r2, #8
 81074e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81074e6:	68fb      	ldr	r3, [r7, #12]
 81074e8:	2200      	movs	r2, #0
 81074ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 81074ee:	2301      	movs	r3, #1
 81074f0:	e029      	b.n	8107546 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 81074f2:	68fb      	ldr	r3, [r7, #12]
 81074f4:	681b      	ldr	r3, [r3, #0]
 81074f6:	69db      	ldr	r3, [r3, #28]
 81074f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 81074fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8107500:	d111      	bne.n	8107526 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8107502:	68fb      	ldr	r3, [r7, #12]
 8107504:	681b      	ldr	r3, [r3, #0]
 8107506:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 810750a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810750c:	68f8      	ldr	r0, [r7, #12]
 810750e:	f000 f81e 	bl	810754e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8107512:	68fb      	ldr	r3, [r7, #12]
 8107514:	2220      	movs	r2, #32
 8107516:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810751a:	68fb      	ldr	r3, [r7, #12]
 810751c:	2200      	movs	r2, #0
 810751e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8107522:	2303      	movs	r3, #3
 8107524:	e00f      	b.n	8107546 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8107526:	68fb      	ldr	r3, [r7, #12]
 8107528:	681b      	ldr	r3, [r3, #0]
 810752a:	69da      	ldr	r2, [r3, #28]
 810752c:	68bb      	ldr	r3, [r7, #8]
 810752e:	4013      	ands	r3, r2
 8107530:	68ba      	ldr	r2, [r7, #8]
 8107532:	429a      	cmp	r2, r3
 8107534:	bf0c      	ite	eq
 8107536:	2301      	moveq	r3, #1
 8107538:	2300      	movne	r3, #0
 810753a:	b2db      	uxtb	r3, r3
 810753c:	461a      	mov	r2, r3
 810753e:	79fb      	ldrb	r3, [r7, #7]
 8107540:	429a      	cmp	r2, r3
 8107542:	d0a0      	beq.n	8107486 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8107544:	2300      	movs	r3, #0
}
 8107546:	4618      	mov	r0, r3
 8107548:	3710      	adds	r7, #16
 810754a:	46bd      	mov	sp, r7
 810754c:	bd80      	pop	{r7, pc}

0810754e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810754e:	b480      	push	{r7}
 8107550:	b095      	sub	sp, #84	@ 0x54
 8107552:	af00      	add	r7, sp, #0
 8107554:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8107556:	687b      	ldr	r3, [r7, #4]
 8107558:	681b      	ldr	r3, [r3, #0]
 810755a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810755c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810755e:	e853 3f00 	ldrex	r3, [r3]
 8107562:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8107564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107566:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 810756a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810756c:	687b      	ldr	r3, [r7, #4]
 810756e:	681b      	ldr	r3, [r3, #0]
 8107570:	461a      	mov	r2, r3
 8107572:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8107574:	643b      	str	r3, [r7, #64]	@ 0x40
 8107576:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107578:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 810757a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 810757c:	e841 2300 	strex	r3, r2, [r1]
 8107580:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8107582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107584:	2b00      	cmp	r3, #0
 8107586:	d1e6      	bne.n	8107556 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8107588:	687b      	ldr	r3, [r7, #4]
 810758a:	681b      	ldr	r3, [r3, #0]
 810758c:	3308      	adds	r3, #8
 810758e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107590:	6a3b      	ldr	r3, [r7, #32]
 8107592:	e853 3f00 	ldrex	r3, [r3]
 8107596:	61fb      	str	r3, [r7, #28]
   return(result);
 8107598:	69fb      	ldr	r3, [r7, #28]
 810759a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810759e:	f023 0301 	bic.w	r3, r3, #1
 81075a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 81075a4:	687b      	ldr	r3, [r7, #4]
 81075a6:	681b      	ldr	r3, [r3, #0]
 81075a8:	3308      	adds	r3, #8
 81075aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 81075ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 81075ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81075b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 81075b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 81075b4:	e841 2300 	strex	r3, r2, [r1]
 81075b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 81075ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81075bc:	2b00      	cmp	r3, #0
 81075be:	d1e3      	bne.n	8107588 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 81075c0:	687b      	ldr	r3, [r7, #4]
 81075c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81075c4:	2b01      	cmp	r3, #1
 81075c6:	d118      	bne.n	81075fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 81075c8:	687b      	ldr	r3, [r7, #4]
 81075ca:	681b      	ldr	r3, [r3, #0]
 81075cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81075ce:	68fb      	ldr	r3, [r7, #12]
 81075d0:	e853 3f00 	ldrex	r3, [r3]
 81075d4:	60bb      	str	r3, [r7, #8]
   return(result);
 81075d6:	68bb      	ldr	r3, [r7, #8]
 81075d8:	f023 0310 	bic.w	r3, r3, #16
 81075dc:	647b      	str	r3, [r7, #68]	@ 0x44
 81075de:	687b      	ldr	r3, [r7, #4]
 81075e0:	681b      	ldr	r3, [r3, #0]
 81075e2:	461a      	mov	r2, r3
 81075e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 81075e6:	61bb      	str	r3, [r7, #24]
 81075e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81075ea:	6979      	ldr	r1, [r7, #20]
 81075ec:	69ba      	ldr	r2, [r7, #24]
 81075ee:	e841 2300 	strex	r3, r2, [r1]
 81075f2:	613b      	str	r3, [r7, #16]
   return(result);
 81075f4:	693b      	ldr	r3, [r7, #16]
 81075f6:	2b00      	cmp	r3, #0
 81075f8:	d1e6      	bne.n	81075c8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 81075fa:	687b      	ldr	r3, [r7, #4]
 81075fc:	2220      	movs	r2, #32
 81075fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8107602:	687b      	ldr	r3, [r7, #4]
 8107604:	2200      	movs	r2, #0
 8107606:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8107608:	687b      	ldr	r3, [r7, #4]
 810760a:	2200      	movs	r2, #0
 810760c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 810760e:	bf00      	nop
 8107610:	3754      	adds	r7, #84	@ 0x54
 8107612:	46bd      	mov	sp, r7
 8107614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107618:	4770      	bx	lr

0810761a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810761a:	b480      	push	{r7}
 810761c:	b085      	sub	sp, #20
 810761e:	af00      	add	r7, sp, #0
 8107620:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107622:	687b      	ldr	r3, [r7, #4]
 8107624:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8107628:	2b01      	cmp	r3, #1
 810762a:	d101      	bne.n	8107630 <HAL_UARTEx_DisableFifoMode+0x16>
 810762c:	2302      	movs	r3, #2
 810762e:	e027      	b.n	8107680 <HAL_UARTEx_DisableFifoMode+0x66>
 8107630:	687b      	ldr	r3, [r7, #4]
 8107632:	2201      	movs	r2, #1
 8107634:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8107638:	687b      	ldr	r3, [r7, #4]
 810763a:	2224      	movs	r2, #36	@ 0x24
 810763c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107640:	687b      	ldr	r3, [r7, #4]
 8107642:	681b      	ldr	r3, [r3, #0]
 8107644:	681b      	ldr	r3, [r3, #0]
 8107646:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107648:	687b      	ldr	r3, [r7, #4]
 810764a:	681b      	ldr	r3, [r3, #0]
 810764c:	681a      	ldr	r2, [r3, #0]
 810764e:	687b      	ldr	r3, [r7, #4]
 8107650:	681b      	ldr	r3, [r3, #0]
 8107652:	f022 0201 	bic.w	r2, r2, #1
 8107656:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8107658:	68fb      	ldr	r3, [r7, #12]
 810765a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 810765e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8107660:	687b      	ldr	r3, [r7, #4]
 8107662:	2200      	movs	r2, #0
 8107664:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8107666:	687b      	ldr	r3, [r7, #4]
 8107668:	681b      	ldr	r3, [r3, #0]
 810766a:	68fa      	ldr	r2, [r7, #12]
 810766c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810766e:	687b      	ldr	r3, [r7, #4]
 8107670:	2220      	movs	r2, #32
 8107672:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107676:	687b      	ldr	r3, [r7, #4]
 8107678:	2200      	movs	r2, #0
 810767a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810767e:	2300      	movs	r3, #0
}
 8107680:	4618      	mov	r0, r3
 8107682:	3714      	adds	r7, #20
 8107684:	46bd      	mov	sp, r7
 8107686:	f85d 7b04 	ldr.w	r7, [sp], #4
 810768a:	4770      	bx	lr

0810768c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810768c:	b580      	push	{r7, lr}
 810768e:	b084      	sub	sp, #16
 8107690:	af00      	add	r7, sp, #0
 8107692:	6078      	str	r0, [r7, #4]
 8107694:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107696:	687b      	ldr	r3, [r7, #4]
 8107698:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810769c:	2b01      	cmp	r3, #1
 810769e:	d101      	bne.n	81076a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81076a0:	2302      	movs	r3, #2
 81076a2:	e02d      	b.n	8107700 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81076a4:	687b      	ldr	r3, [r7, #4]
 81076a6:	2201      	movs	r2, #1
 81076a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81076ac:	687b      	ldr	r3, [r7, #4]
 81076ae:	2224      	movs	r2, #36	@ 0x24
 81076b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81076b4:	687b      	ldr	r3, [r7, #4]
 81076b6:	681b      	ldr	r3, [r3, #0]
 81076b8:	681b      	ldr	r3, [r3, #0]
 81076ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81076bc:	687b      	ldr	r3, [r7, #4]
 81076be:	681b      	ldr	r3, [r3, #0]
 81076c0:	681a      	ldr	r2, [r3, #0]
 81076c2:	687b      	ldr	r3, [r7, #4]
 81076c4:	681b      	ldr	r3, [r3, #0]
 81076c6:	f022 0201 	bic.w	r2, r2, #1
 81076ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 81076cc:	687b      	ldr	r3, [r7, #4]
 81076ce:	681b      	ldr	r3, [r3, #0]
 81076d0:	689b      	ldr	r3, [r3, #8]
 81076d2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 81076d6:	687b      	ldr	r3, [r7, #4]
 81076d8:	681b      	ldr	r3, [r3, #0]
 81076da:	683a      	ldr	r2, [r7, #0]
 81076dc:	430a      	orrs	r2, r1
 81076de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81076e0:	6878      	ldr	r0, [r7, #4]
 81076e2:	f000 f84f 	bl	8107784 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81076e6:	687b      	ldr	r3, [r7, #4]
 81076e8:	681b      	ldr	r3, [r3, #0]
 81076ea:	68fa      	ldr	r2, [r7, #12]
 81076ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81076ee:	687b      	ldr	r3, [r7, #4]
 81076f0:	2220      	movs	r2, #32
 81076f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81076f6:	687b      	ldr	r3, [r7, #4]
 81076f8:	2200      	movs	r2, #0
 81076fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 81076fe:	2300      	movs	r3, #0
}
 8107700:	4618      	mov	r0, r3
 8107702:	3710      	adds	r7, #16
 8107704:	46bd      	mov	sp, r7
 8107706:	bd80      	pop	{r7, pc}

08107708 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8107708:	b580      	push	{r7, lr}
 810770a:	b084      	sub	sp, #16
 810770c:	af00      	add	r7, sp, #0
 810770e:	6078      	str	r0, [r7, #4]
 8107710:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107712:	687b      	ldr	r3, [r7, #4]
 8107714:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8107718:	2b01      	cmp	r3, #1
 810771a:	d101      	bne.n	8107720 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810771c:	2302      	movs	r3, #2
 810771e:	e02d      	b.n	810777c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8107720:	687b      	ldr	r3, [r7, #4]
 8107722:	2201      	movs	r2, #1
 8107724:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8107728:	687b      	ldr	r3, [r7, #4]
 810772a:	2224      	movs	r2, #36	@ 0x24
 810772c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107730:	687b      	ldr	r3, [r7, #4]
 8107732:	681b      	ldr	r3, [r3, #0]
 8107734:	681b      	ldr	r3, [r3, #0]
 8107736:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107738:	687b      	ldr	r3, [r7, #4]
 810773a:	681b      	ldr	r3, [r3, #0]
 810773c:	681a      	ldr	r2, [r3, #0]
 810773e:	687b      	ldr	r3, [r7, #4]
 8107740:	681b      	ldr	r3, [r3, #0]
 8107742:	f022 0201 	bic.w	r2, r2, #1
 8107746:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8107748:	687b      	ldr	r3, [r7, #4]
 810774a:	681b      	ldr	r3, [r3, #0]
 810774c:	689b      	ldr	r3, [r3, #8]
 810774e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8107752:	687b      	ldr	r3, [r7, #4]
 8107754:	681b      	ldr	r3, [r3, #0]
 8107756:	683a      	ldr	r2, [r7, #0]
 8107758:	430a      	orrs	r2, r1
 810775a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810775c:	6878      	ldr	r0, [r7, #4]
 810775e:	f000 f811 	bl	8107784 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8107762:	687b      	ldr	r3, [r7, #4]
 8107764:	681b      	ldr	r3, [r3, #0]
 8107766:	68fa      	ldr	r2, [r7, #12]
 8107768:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810776a:	687b      	ldr	r3, [r7, #4]
 810776c:	2220      	movs	r2, #32
 810776e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107772:	687b      	ldr	r3, [r7, #4]
 8107774:	2200      	movs	r2, #0
 8107776:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810777a:	2300      	movs	r3, #0
}
 810777c:	4618      	mov	r0, r3
 810777e:	3710      	adds	r7, #16
 8107780:	46bd      	mov	sp, r7
 8107782:	bd80      	pop	{r7, pc}

08107784 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8107784:	b480      	push	{r7}
 8107786:	b085      	sub	sp, #20
 8107788:	af00      	add	r7, sp, #0
 810778a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810778c:	687b      	ldr	r3, [r7, #4]
 810778e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8107790:	2b00      	cmp	r3, #0
 8107792:	d108      	bne.n	81077a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8107794:	687b      	ldr	r3, [r7, #4]
 8107796:	2201      	movs	r2, #1
 8107798:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 810779c:	687b      	ldr	r3, [r7, #4]
 810779e:	2201      	movs	r2, #1
 81077a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81077a4:	e031      	b.n	810780a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81077a6:	2310      	movs	r3, #16
 81077a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81077aa:	2310      	movs	r3, #16
 81077ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81077ae:	687b      	ldr	r3, [r7, #4]
 81077b0:	681b      	ldr	r3, [r3, #0]
 81077b2:	689b      	ldr	r3, [r3, #8]
 81077b4:	0e5b      	lsrs	r3, r3, #25
 81077b6:	b2db      	uxtb	r3, r3
 81077b8:	f003 0307 	and.w	r3, r3, #7
 81077bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 81077be:	687b      	ldr	r3, [r7, #4]
 81077c0:	681b      	ldr	r3, [r3, #0]
 81077c2:	689b      	ldr	r3, [r3, #8]
 81077c4:	0f5b      	lsrs	r3, r3, #29
 81077c6:	b2db      	uxtb	r3, r3
 81077c8:	f003 0307 	and.w	r3, r3, #7
 81077cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81077ce:	7bbb      	ldrb	r3, [r7, #14]
 81077d0:	7b3a      	ldrb	r2, [r7, #12]
 81077d2:	4911      	ldr	r1, [pc, #68]	@ (8107818 <UARTEx_SetNbDataToProcess+0x94>)
 81077d4:	5c8a      	ldrb	r2, [r1, r2]
 81077d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 81077da:	7b3a      	ldrb	r2, [r7, #12]
 81077dc:	490f      	ldr	r1, [pc, #60]	@ (810781c <UARTEx_SetNbDataToProcess+0x98>)
 81077de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81077e0:	fb93 f3f2 	sdiv	r3, r3, r2
 81077e4:	b29a      	uxth	r2, r3
 81077e6:	687b      	ldr	r3, [r7, #4]
 81077e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81077ec:	7bfb      	ldrb	r3, [r7, #15]
 81077ee:	7b7a      	ldrb	r2, [r7, #13]
 81077f0:	4909      	ldr	r1, [pc, #36]	@ (8107818 <UARTEx_SetNbDataToProcess+0x94>)
 81077f2:	5c8a      	ldrb	r2, [r1, r2]
 81077f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 81077f8:	7b7a      	ldrb	r2, [r7, #13]
 81077fa:	4908      	ldr	r1, [pc, #32]	@ (810781c <UARTEx_SetNbDataToProcess+0x98>)
 81077fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81077fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8107802:	b29a      	uxth	r2, r3
 8107804:	687b      	ldr	r3, [r7, #4]
 8107806:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 810780a:	bf00      	nop
 810780c:	3714      	adds	r7, #20
 810780e:	46bd      	mov	sp, r7
 8107810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107814:	4770      	bx	lr
 8107816:	bf00      	nop
 8107818:	0810fa9c 	.word	0x0810fa9c
 810781c:	0810faa4 	.word	0x0810faa4

08107820 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8107820:	b580      	push	{r7, lr}
 8107822:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8107824:	4904      	ldr	r1, [pc, #16]	@ (8107838 <MX_FATFS_Init+0x18>)
 8107826:	4805      	ldr	r0, [pc, #20]	@ (810783c <MX_FATFS_Init+0x1c>)
 8107828:	f003 f83a 	bl	810a8a0 <FATFS_LinkDriver>
 810782c:	4603      	mov	r3, r0
 810782e:	461a      	mov	r2, r3
 8107830:	4b03      	ldr	r3, [pc, #12]	@ (8107840 <MX_FATFS_Init+0x20>)
 8107832:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8107834:	bf00      	nop
 8107836:	bd80      	pop	{r7, pc}
 8107838:	10000524 	.word	0x10000524
 810783c:	10000010 	.word	0x10000010
 8107840:	10000520 	.word	0x10000520

08107844 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8107844:	b480      	push	{r7}
 8107846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8107848:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 810784a:	4618      	mov	r0, r3
 810784c:	46bd      	mov	sp, r7
 810784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107852:	4770      	bx	lr

08107854 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8107854:	b580      	push	{r7, lr}
 8107856:	b082      	sub	sp, #8
 8107858:	af00      	add	r7, sp, #0
 810785a:	4603      	mov	r3, r0
 810785c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
	SD_disk_initialize (pdrv);
 810785e:	79fb      	ldrb	r3, [r7, #7]
 8107860:	4618      	mov	r0, r3
 8107862:	f003 ffa1 	bl	810b7a8 <SD_disk_initialize>
  /* USER CODE END INIT */
}
 8107866:	bf00      	nop
 8107868:	4618      	mov	r0, r3
 810786a:	3708      	adds	r7, #8
 810786c:	46bd      	mov	sp, r7
 810786e:	bd80      	pop	{r7, pc}

08107870 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8107870:	b580      	push	{r7, lr}
 8107872:	b082      	sub	sp, #8
 8107874:	af00      	add	r7, sp, #0
 8107876:	4603      	mov	r3, r0
 8107878:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	SD_disk_status (pdrv);
 810787a:	79fb      	ldrb	r3, [r7, #7]
 810787c:	4618      	mov	r0, r3
 810787e:	f004 f879 	bl	810b974 <SD_disk_status>
  /* USER CODE END STATUS */
}
 8107882:	bf00      	nop
 8107884:	4618      	mov	r0, r3
 8107886:	3708      	adds	r7, #8
 8107888:	46bd      	mov	sp, r7
 810788a:	bd80      	pop	{r7, pc}

0810788c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 810788c:	b580      	push	{r7, lr}
 810788e:	b084      	sub	sp, #16
 8107890:	af00      	add	r7, sp, #0
 8107892:	60b9      	str	r1, [r7, #8]
 8107894:	607a      	str	r2, [r7, #4]
 8107896:	603b      	str	r3, [r7, #0]
 8107898:	4603      	mov	r3, r0
 810789a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	SD_disk_read (pdrv, buff, sector, count);
 810789c:	7bf8      	ldrb	r0, [r7, #15]
 810789e:	683b      	ldr	r3, [r7, #0]
 81078a0:	687a      	ldr	r2, [r7, #4]
 81078a2:	68b9      	ldr	r1, [r7, #8]
 81078a4:	f004 f87c 	bl	810b9a0 <SD_disk_read>
  /* USER CODE END READ */
}
 81078a8:	bf00      	nop
 81078aa:	4618      	mov	r0, r3
 81078ac:	3710      	adds	r7, #16
 81078ae:	46bd      	mov	sp, r7
 81078b0:	bd80      	pop	{r7, pc}

081078b2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 81078b2:	b580      	push	{r7, lr}
 81078b4:	b084      	sub	sp, #16
 81078b6:	af00      	add	r7, sp, #0
 81078b8:	60b9      	str	r1, [r7, #8]
 81078ba:	607a      	str	r2, [r7, #4]
 81078bc:	603b      	str	r3, [r7, #0]
 81078be:	4603      	mov	r3, r0
 81078c0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	SD_disk_write (pdrv, buff, sector, count);
 81078c2:	7bf8      	ldrb	r0, [r7, #15]
 81078c4:	683b      	ldr	r3, [r7, #0]
 81078c6:	687a      	ldr	r2, [r7, #4]
 81078c8:	68b9      	ldr	r1, [r7, #8]
 81078ca:	f004 f8d3 	bl	810ba74 <SD_disk_write>
  /* USER CODE END WRITE */
}
 81078ce:	bf00      	nop
 81078d0:	4618      	mov	r0, r3
 81078d2:	3710      	adds	r7, #16
 81078d4:	46bd      	mov	sp, r7
 81078d6:	bd80      	pop	{r7, pc}

081078d8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 81078d8:	b580      	push	{r7, lr}
 81078da:	b082      	sub	sp, #8
 81078dc:	af00      	add	r7, sp, #0
 81078de:	4603      	mov	r3, r0
 81078e0:	603a      	str	r2, [r7, #0]
 81078e2:	71fb      	strb	r3, [r7, #7]
 81078e4:	460b      	mov	r3, r1
 81078e6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
	SD_disk_ioctl (pdrv, cmd, buff);
 81078e8:	79fb      	ldrb	r3, [r7, #7]
 81078ea:	79b9      	ldrb	r1, [r7, #6]
 81078ec:	683a      	ldr	r2, [r7, #0]
 81078ee:	4618      	mov	r0, r3
 81078f0:	f004 f944 	bl	810bb7c <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 81078f4:	bf00      	nop
 81078f6:	4618      	mov	r0, r3
 81078f8:	3708      	adds	r7, #8
 81078fa:	46bd      	mov	sp, r7
 81078fc:	bd80      	pop	{r7, pc}
	...

08107900 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8107900:	b480      	push	{r7}
 8107902:	b085      	sub	sp, #20
 8107904:	af00      	add	r7, sp, #0
 8107906:	4603      	mov	r3, r0
 8107908:	6039      	str	r1, [r7, #0]
 810790a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 810790c:	88fb      	ldrh	r3, [r7, #6]
 810790e:	2b7f      	cmp	r3, #127	@ 0x7f
 8107910:	d802      	bhi.n	8107918 <ff_convert+0x18>
		c = chr;
 8107912:	88fb      	ldrh	r3, [r7, #6]
 8107914:	81fb      	strh	r3, [r7, #14]
 8107916:	e025      	b.n	8107964 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8107918:	683b      	ldr	r3, [r7, #0]
 810791a:	2b00      	cmp	r3, #0
 810791c:	d00b      	beq.n	8107936 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 810791e:	88fb      	ldrh	r3, [r7, #6]
 8107920:	2bff      	cmp	r3, #255	@ 0xff
 8107922:	d805      	bhi.n	8107930 <ff_convert+0x30>
 8107924:	88fb      	ldrh	r3, [r7, #6]
 8107926:	3b80      	subs	r3, #128	@ 0x80
 8107928:	4a12      	ldr	r2, [pc, #72]	@ (8107974 <ff_convert+0x74>)
 810792a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810792e:	e000      	b.n	8107932 <ff_convert+0x32>
 8107930:	2300      	movs	r3, #0
 8107932:	81fb      	strh	r3, [r7, #14]
 8107934:	e016      	b.n	8107964 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8107936:	2300      	movs	r3, #0
 8107938:	81fb      	strh	r3, [r7, #14]
 810793a:	e009      	b.n	8107950 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 810793c:	89fb      	ldrh	r3, [r7, #14]
 810793e:	4a0d      	ldr	r2, [pc, #52]	@ (8107974 <ff_convert+0x74>)
 8107940:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107944:	88fa      	ldrh	r2, [r7, #6]
 8107946:	429a      	cmp	r2, r3
 8107948:	d006      	beq.n	8107958 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 810794a:	89fb      	ldrh	r3, [r7, #14]
 810794c:	3301      	adds	r3, #1
 810794e:	81fb      	strh	r3, [r7, #14]
 8107950:	89fb      	ldrh	r3, [r7, #14]
 8107952:	2b7f      	cmp	r3, #127	@ 0x7f
 8107954:	d9f2      	bls.n	810793c <ff_convert+0x3c>
 8107956:	e000      	b.n	810795a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8107958:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 810795a:	89fb      	ldrh	r3, [r7, #14]
 810795c:	3380      	adds	r3, #128	@ 0x80
 810795e:	b29b      	uxth	r3, r3
 8107960:	b2db      	uxtb	r3, r3
 8107962:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8107964:	89fb      	ldrh	r3, [r7, #14]
}
 8107966:	4618      	mov	r0, r3
 8107968:	3714      	adds	r7, #20
 810796a:	46bd      	mov	sp, r7
 810796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107970:	4770      	bx	lr
 8107972:	bf00      	nop
 8107974:	0810faac 	.word	0x0810faac

08107978 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8107978:	b480      	push	{r7}
 810797a:	b087      	sub	sp, #28
 810797c:	af00      	add	r7, sp, #0
 810797e:	4603      	mov	r3, r0
 8107980:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8107982:	88fb      	ldrh	r3, [r7, #6]
 8107984:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8107988:	d201      	bcs.n	810798e <ff_wtoupper+0x16>
 810798a:	4b3e      	ldr	r3, [pc, #248]	@ (8107a84 <ff_wtoupper+0x10c>)
 810798c:	e000      	b.n	8107990 <ff_wtoupper+0x18>
 810798e:	4b3e      	ldr	r3, [pc, #248]	@ (8107a88 <ff_wtoupper+0x110>)
 8107990:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8107992:	697b      	ldr	r3, [r7, #20]
 8107994:	1c9a      	adds	r2, r3, #2
 8107996:	617a      	str	r2, [r7, #20]
 8107998:	881b      	ldrh	r3, [r3, #0]
 810799a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 810799c:	8a7b      	ldrh	r3, [r7, #18]
 810799e:	2b00      	cmp	r3, #0
 81079a0:	d068      	beq.n	8107a74 <ff_wtoupper+0xfc>
 81079a2:	88fa      	ldrh	r2, [r7, #6]
 81079a4:	8a7b      	ldrh	r3, [r7, #18]
 81079a6:	429a      	cmp	r2, r3
 81079a8:	d364      	bcc.n	8107a74 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 81079aa:	697b      	ldr	r3, [r7, #20]
 81079ac:	1c9a      	adds	r2, r3, #2
 81079ae:	617a      	str	r2, [r7, #20]
 81079b0:	881b      	ldrh	r3, [r3, #0]
 81079b2:	823b      	strh	r3, [r7, #16]
 81079b4:	8a3b      	ldrh	r3, [r7, #16]
 81079b6:	0a1b      	lsrs	r3, r3, #8
 81079b8:	81fb      	strh	r3, [r7, #14]
 81079ba:	8a3b      	ldrh	r3, [r7, #16]
 81079bc:	b2db      	uxtb	r3, r3
 81079be:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 81079c0:	88fa      	ldrh	r2, [r7, #6]
 81079c2:	8a79      	ldrh	r1, [r7, #18]
 81079c4:	8a3b      	ldrh	r3, [r7, #16]
 81079c6:	440b      	add	r3, r1
 81079c8:	429a      	cmp	r2, r3
 81079ca:	da49      	bge.n	8107a60 <ff_wtoupper+0xe8>
			switch (cmd) {
 81079cc:	89fb      	ldrh	r3, [r7, #14]
 81079ce:	2b08      	cmp	r3, #8
 81079d0:	d84f      	bhi.n	8107a72 <ff_wtoupper+0xfa>
 81079d2:	a201      	add	r2, pc, #4	@ (adr r2, 81079d8 <ff_wtoupper+0x60>)
 81079d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81079d8:	081079fd 	.word	0x081079fd
 81079dc:	08107a0f 	.word	0x08107a0f
 81079e0:	08107a25 	.word	0x08107a25
 81079e4:	08107a2d 	.word	0x08107a2d
 81079e8:	08107a35 	.word	0x08107a35
 81079ec:	08107a3d 	.word	0x08107a3d
 81079f0:	08107a45 	.word	0x08107a45
 81079f4:	08107a4d 	.word	0x08107a4d
 81079f8:	08107a55 	.word	0x08107a55
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 81079fc:	88fa      	ldrh	r2, [r7, #6]
 81079fe:	8a7b      	ldrh	r3, [r7, #18]
 8107a00:	1ad3      	subs	r3, r2, r3
 8107a02:	005b      	lsls	r3, r3, #1
 8107a04:	697a      	ldr	r2, [r7, #20]
 8107a06:	4413      	add	r3, r2
 8107a08:	881b      	ldrh	r3, [r3, #0]
 8107a0a:	80fb      	strh	r3, [r7, #6]
 8107a0c:	e027      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8107a0e:	88fa      	ldrh	r2, [r7, #6]
 8107a10:	8a7b      	ldrh	r3, [r7, #18]
 8107a12:	1ad3      	subs	r3, r2, r3
 8107a14:	b29b      	uxth	r3, r3
 8107a16:	f003 0301 	and.w	r3, r3, #1
 8107a1a:	b29b      	uxth	r3, r3
 8107a1c:	88fa      	ldrh	r2, [r7, #6]
 8107a1e:	1ad3      	subs	r3, r2, r3
 8107a20:	80fb      	strh	r3, [r7, #6]
 8107a22:	e01c      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8107a24:	88fb      	ldrh	r3, [r7, #6]
 8107a26:	3b10      	subs	r3, #16
 8107a28:	80fb      	strh	r3, [r7, #6]
 8107a2a:	e018      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8107a2c:	88fb      	ldrh	r3, [r7, #6]
 8107a2e:	3b20      	subs	r3, #32
 8107a30:	80fb      	strh	r3, [r7, #6]
 8107a32:	e014      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8107a34:	88fb      	ldrh	r3, [r7, #6]
 8107a36:	3b30      	subs	r3, #48	@ 0x30
 8107a38:	80fb      	strh	r3, [r7, #6]
 8107a3a:	e010      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8107a3c:	88fb      	ldrh	r3, [r7, #6]
 8107a3e:	3b1a      	subs	r3, #26
 8107a40:	80fb      	strh	r3, [r7, #6]
 8107a42:	e00c      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8107a44:	88fb      	ldrh	r3, [r7, #6]
 8107a46:	3308      	adds	r3, #8
 8107a48:	80fb      	strh	r3, [r7, #6]
 8107a4a:	e008      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8107a4c:	88fb      	ldrh	r3, [r7, #6]
 8107a4e:	3b50      	subs	r3, #80	@ 0x50
 8107a50:	80fb      	strh	r3, [r7, #6]
 8107a52:	e004      	b.n	8107a5e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8107a54:	88fb      	ldrh	r3, [r7, #6]
 8107a56:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8107a5a:	80fb      	strh	r3, [r7, #6]
 8107a5c:	bf00      	nop
			}
			break;
 8107a5e:	e008      	b.n	8107a72 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8107a60:	89fb      	ldrh	r3, [r7, #14]
 8107a62:	2b00      	cmp	r3, #0
 8107a64:	d195      	bne.n	8107992 <ff_wtoupper+0x1a>
 8107a66:	8a3b      	ldrh	r3, [r7, #16]
 8107a68:	005b      	lsls	r3, r3, #1
 8107a6a:	697a      	ldr	r2, [r7, #20]
 8107a6c:	4413      	add	r3, r2
 8107a6e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8107a70:	e78f      	b.n	8107992 <ff_wtoupper+0x1a>
			break;
 8107a72:	bf00      	nop
	}

	return chr;
 8107a74:	88fb      	ldrh	r3, [r7, #6]
}
 8107a76:	4618      	mov	r0, r3
 8107a78:	371c      	adds	r7, #28
 8107a7a:	46bd      	mov	sp, r7
 8107a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a80:	4770      	bx	lr
 8107a82:	bf00      	nop
 8107a84:	0810fbac 	.word	0x0810fbac
 8107a88:	0810fda0 	.word	0x0810fda0

08107a8c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8107a8c:	b580      	push	{r7, lr}
 8107a8e:	b084      	sub	sp, #16
 8107a90:	af00      	add	r7, sp, #0
 8107a92:	4603      	mov	r3, r0
 8107a94:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8107a96:	79fb      	ldrb	r3, [r7, #7]
 8107a98:	4a08      	ldr	r2, [pc, #32]	@ (8107abc <disk_status+0x30>)
 8107a9a:	009b      	lsls	r3, r3, #2
 8107a9c:	4413      	add	r3, r2
 8107a9e:	685b      	ldr	r3, [r3, #4]
 8107aa0:	685b      	ldr	r3, [r3, #4]
 8107aa2:	79fa      	ldrb	r2, [r7, #7]
 8107aa4:	4905      	ldr	r1, [pc, #20]	@ (8107abc <disk_status+0x30>)
 8107aa6:	440a      	add	r2, r1
 8107aa8:	7a12      	ldrb	r2, [r2, #8]
 8107aaa:	4610      	mov	r0, r2
 8107aac:	4798      	blx	r3
 8107aae:	4603      	mov	r3, r0
 8107ab0:	73fb      	strb	r3, [r7, #15]
  return stat;
 8107ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8107ab4:	4618      	mov	r0, r3
 8107ab6:	3710      	adds	r7, #16
 8107ab8:	46bd      	mov	sp, r7
 8107aba:	bd80      	pop	{r7, pc}
 8107abc:	10000750 	.word	0x10000750

08107ac0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8107ac0:	b580      	push	{r7, lr}
 8107ac2:	b084      	sub	sp, #16
 8107ac4:	af00      	add	r7, sp, #0
 8107ac6:	4603      	mov	r3, r0
 8107ac8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8107aca:	2300      	movs	r3, #0
 8107acc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8107ace:	79fb      	ldrb	r3, [r7, #7]
 8107ad0:	4a0e      	ldr	r2, [pc, #56]	@ (8107b0c <disk_initialize+0x4c>)
 8107ad2:	5cd3      	ldrb	r3, [r2, r3]
 8107ad4:	2b00      	cmp	r3, #0
 8107ad6:	d114      	bne.n	8107b02 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8107ad8:	79fb      	ldrb	r3, [r7, #7]
 8107ada:	4a0c      	ldr	r2, [pc, #48]	@ (8107b0c <disk_initialize+0x4c>)
 8107adc:	009b      	lsls	r3, r3, #2
 8107ade:	4413      	add	r3, r2
 8107ae0:	685b      	ldr	r3, [r3, #4]
 8107ae2:	681b      	ldr	r3, [r3, #0]
 8107ae4:	79fa      	ldrb	r2, [r7, #7]
 8107ae6:	4909      	ldr	r1, [pc, #36]	@ (8107b0c <disk_initialize+0x4c>)
 8107ae8:	440a      	add	r2, r1
 8107aea:	7a12      	ldrb	r2, [r2, #8]
 8107aec:	4610      	mov	r0, r2
 8107aee:	4798      	blx	r3
 8107af0:	4603      	mov	r3, r0
 8107af2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8107af4:	7bfb      	ldrb	r3, [r7, #15]
 8107af6:	2b00      	cmp	r3, #0
 8107af8:	d103      	bne.n	8107b02 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8107afa:	79fb      	ldrb	r3, [r7, #7]
 8107afc:	4a03      	ldr	r2, [pc, #12]	@ (8107b0c <disk_initialize+0x4c>)
 8107afe:	2101      	movs	r1, #1
 8107b00:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8107b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8107b04:	4618      	mov	r0, r3
 8107b06:	3710      	adds	r7, #16
 8107b08:	46bd      	mov	sp, r7
 8107b0a:	bd80      	pop	{r7, pc}
 8107b0c:	10000750 	.word	0x10000750

08107b10 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8107b10:	b590      	push	{r4, r7, lr}
 8107b12:	b087      	sub	sp, #28
 8107b14:	af00      	add	r7, sp, #0
 8107b16:	60b9      	str	r1, [r7, #8]
 8107b18:	607a      	str	r2, [r7, #4]
 8107b1a:	603b      	str	r3, [r7, #0]
 8107b1c:	4603      	mov	r3, r0
 8107b1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8107b20:	7bfb      	ldrb	r3, [r7, #15]
 8107b22:	4a0a      	ldr	r2, [pc, #40]	@ (8107b4c <disk_read+0x3c>)
 8107b24:	009b      	lsls	r3, r3, #2
 8107b26:	4413      	add	r3, r2
 8107b28:	685b      	ldr	r3, [r3, #4]
 8107b2a:	689c      	ldr	r4, [r3, #8]
 8107b2c:	7bfb      	ldrb	r3, [r7, #15]
 8107b2e:	4a07      	ldr	r2, [pc, #28]	@ (8107b4c <disk_read+0x3c>)
 8107b30:	4413      	add	r3, r2
 8107b32:	7a18      	ldrb	r0, [r3, #8]
 8107b34:	683b      	ldr	r3, [r7, #0]
 8107b36:	687a      	ldr	r2, [r7, #4]
 8107b38:	68b9      	ldr	r1, [r7, #8]
 8107b3a:	47a0      	blx	r4
 8107b3c:	4603      	mov	r3, r0
 8107b3e:	75fb      	strb	r3, [r7, #23]
  return res;
 8107b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8107b42:	4618      	mov	r0, r3
 8107b44:	371c      	adds	r7, #28
 8107b46:	46bd      	mov	sp, r7
 8107b48:	bd90      	pop	{r4, r7, pc}
 8107b4a:	bf00      	nop
 8107b4c:	10000750 	.word	0x10000750

08107b50 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8107b50:	b590      	push	{r4, r7, lr}
 8107b52:	b087      	sub	sp, #28
 8107b54:	af00      	add	r7, sp, #0
 8107b56:	60b9      	str	r1, [r7, #8]
 8107b58:	607a      	str	r2, [r7, #4]
 8107b5a:	603b      	str	r3, [r7, #0]
 8107b5c:	4603      	mov	r3, r0
 8107b5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8107b60:	7bfb      	ldrb	r3, [r7, #15]
 8107b62:	4a0a      	ldr	r2, [pc, #40]	@ (8107b8c <disk_write+0x3c>)
 8107b64:	009b      	lsls	r3, r3, #2
 8107b66:	4413      	add	r3, r2
 8107b68:	685b      	ldr	r3, [r3, #4]
 8107b6a:	68dc      	ldr	r4, [r3, #12]
 8107b6c:	7bfb      	ldrb	r3, [r7, #15]
 8107b6e:	4a07      	ldr	r2, [pc, #28]	@ (8107b8c <disk_write+0x3c>)
 8107b70:	4413      	add	r3, r2
 8107b72:	7a18      	ldrb	r0, [r3, #8]
 8107b74:	683b      	ldr	r3, [r7, #0]
 8107b76:	687a      	ldr	r2, [r7, #4]
 8107b78:	68b9      	ldr	r1, [r7, #8]
 8107b7a:	47a0      	blx	r4
 8107b7c:	4603      	mov	r3, r0
 8107b7e:	75fb      	strb	r3, [r7, #23]
  return res;
 8107b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8107b82:	4618      	mov	r0, r3
 8107b84:	371c      	adds	r7, #28
 8107b86:	46bd      	mov	sp, r7
 8107b88:	bd90      	pop	{r4, r7, pc}
 8107b8a:	bf00      	nop
 8107b8c:	10000750 	.word	0x10000750

08107b90 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8107b90:	b580      	push	{r7, lr}
 8107b92:	b084      	sub	sp, #16
 8107b94:	af00      	add	r7, sp, #0
 8107b96:	4603      	mov	r3, r0
 8107b98:	603a      	str	r2, [r7, #0]
 8107b9a:	71fb      	strb	r3, [r7, #7]
 8107b9c:	460b      	mov	r3, r1
 8107b9e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8107ba0:	79fb      	ldrb	r3, [r7, #7]
 8107ba2:	4a09      	ldr	r2, [pc, #36]	@ (8107bc8 <disk_ioctl+0x38>)
 8107ba4:	009b      	lsls	r3, r3, #2
 8107ba6:	4413      	add	r3, r2
 8107ba8:	685b      	ldr	r3, [r3, #4]
 8107baa:	691b      	ldr	r3, [r3, #16]
 8107bac:	79fa      	ldrb	r2, [r7, #7]
 8107bae:	4906      	ldr	r1, [pc, #24]	@ (8107bc8 <disk_ioctl+0x38>)
 8107bb0:	440a      	add	r2, r1
 8107bb2:	7a10      	ldrb	r0, [r2, #8]
 8107bb4:	79b9      	ldrb	r1, [r7, #6]
 8107bb6:	683a      	ldr	r2, [r7, #0]
 8107bb8:	4798      	blx	r3
 8107bba:	4603      	mov	r3, r0
 8107bbc:	73fb      	strb	r3, [r7, #15]
  return res;
 8107bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8107bc0:	4618      	mov	r0, r3
 8107bc2:	3710      	adds	r7, #16
 8107bc4:	46bd      	mov	sp, r7
 8107bc6:	bd80      	pop	{r7, pc}
 8107bc8:	10000750 	.word	0x10000750

08107bcc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8107bcc:	b480      	push	{r7}
 8107bce:	b085      	sub	sp, #20
 8107bd0:	af00      	add	r7, sp, #0
 8107bd2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8107bd4:	687b      	ldr	r3, [r7, #4]
 8107bd6:	3301      	adds	r3, #1
 8107bd8:	781b      	ldrb	r3, [r3, #0]
 8107bda:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8107bdc:	89fb      	ldrh	r3, [r7, #14]
 8107bde:	021b      	lsls	r3, r3, #8
 8107be0:	b21a      	sxth	r2, r3
 8107be2:	687b      	ldr	r3, [r7, #4]
 8107be4:	781b      	ldrb	r3, [r3, #0]
 8107be6:	b21b      	sxth	r3, r3
 8107be8:	4313      	orrs	r3, r2
 8107bea:	b21b      	sxth	r3, r3
 8107bec:	81fb      	strh	r3, [r7, #14]
	return rv;
 8107bee:	89fb      	ldrh	r3, [r7, #14]
}
 8107bf0:	4618      	mov	r0, r3
 8107bf2:	3714      	adds	r7, #20
 8107bf4:	46bd      	mov	sp, r7
 8107bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bfa:	4770      	bx	lr

08107bfc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8107bfc:	b480      	push	{r7}
 8107bfe:	b085      	sub	sp, #20
 8107c00:	af00      	add	r7, sp, #0
 8107c02:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8107c04:	687b      	ldr	r3, [r7, #4]
 8107c06:	3303      	adds	r3, #3
 8107c08:	781b      	ldrb	r3, [r3, #0]
 8107c0a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8107c0c:	68fb      	ldr	r3, [r7, #12]
 8107c0e:	021b      	lsls	r3, r3, #8
 8107c10:	687a      	ldr	r2, [r7, #4]
 8107c12:	3202      	adds	r2, #2
 8107c14:	7812      	ldrb	r2, [r2, #0]
 8107c16:	4313      	orrs	r3, r2
 8107c18:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8107c1a:	68fb      	ldr	r3, [r7, #12]
 8107c1c:	021b      	lsls	r3, r3, #8
 8107c1e:	687a      	ldr	r2, [r7, #4]
 8107c20:	3201      	adds	r2, #1
 8107c22:	7812      	ldrb	r2, [r2, #0]
 8107c24:	4313      	orrs	r3, r2
 8107c26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8107c28:	68fb      	ldr	r3, [r7, #12]
 8107c2a:	021b      	lsls	r3, r3, #8
 8107c2c:	687a      	ldr	r2, [r7, #4]
 8107c2e:	7812      	ldrb	r2, [r2, #0]
 8107c30:	4313      	orrs	r3, r2
 8107c32:	60fb      	str	r3, [r7, #12]
	return rv;
 8107c34:	68fb      	ldr	r3, [r7, #12]
}
 8107c36:	4618      	mov	r0, r3
 8107c38:	3714      	adds	r7, #20
 8107c3a:	46bd      	mov	sp, r7
 8107c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c40:	4770      	bx	lr

08107c42 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8107c42:	b480      	push	{r7}
 8107c44:	b083      	sub	sp, #12
 8107c46:	af00      	add	r7, sp, #0
 8107c48:	6078      	str	r0, [r7, #4]
 8107c4a:	460b      	mov	r3, r1
 8107c4c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8107c4e:	687b      	ldr	r3, [r7, #4]
 8107c50:	1c5a      	adds	r2, r3, #1
 8107c52:	607a      	str	r2, [r7, #4]
 8107c54:	887a      	ldrh	r2, [r7, #2]
 8107c56:	b2d2      	uxtb	r2, r2
 8107c58:	701a      	strb	r2, [r3, #0]
 8107c5a:	887b      	ldrh	r3, [r7, #2]
 8107c5c:	0a1b      	lsrs	r3, r3, #8
 8107c5e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8107c60:	687b      	ldr	r3, [r7, #4]
 8107c62:	1c5a      	adds	r2, r3, #1
 8107c64:	607a      	str	r2, [r7, #4]
 8107c66:	887a      	ldrh	r2, [r7, #2]
 8107c68:	b2d2      	uxtb	r2, r2
 8107c6a:	701a      	strb	r2, [r3, #0]
}
 8107c6c:	bf00      	nop
 8107c6e:	370c      	adds	r7, #12
 8107c70:	46bd      	mov	sp, r7
 8107c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c76:	4770      	bx	lr

08107c78 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8107c78:	b480      	push	{r7}
 8107c7a:	b083      	sub	sp, #12
 8107c7c:	af00      	add	r7, sp, #0
 8107c7e:	6078      	str	r0, [r7, #4]
 8107c80:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8107c82:	687b      	ldr	r3, [r7, #4]
 8107c84:	1c5a      	adds	r2, r3, #1
 8107c86:	607a      	str	r2, [r7, #4]
 8107c88:	683a      	ldr	r2, [r7, #0]
 8107c8a:	b2d2      	uxtb	r2, r2
 8107c8c:	701a      	strb	r2, [r3, #0]
 8107c8e:	683b      	ldr	r3, [r7, #0]
 8107c90:	0a1b      	lsrs	r3, r3, #8
 8107c92:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8107c94:	687b      	ldr	r3, [r7, #4]
 8107c96:	1c5a      	adds	r2, r3, #1
 8107c98:	607a      	str	r2, [r7, #4]
 8107c9a:	683a      	ldr	r2, [r7, #0]
 8107c9c:	b2d2      	uxtb	r2, r2
 8107c9e:	701a      	strb	r2, [r3, #0]
 8107ca0:	683b      	ldr	r3, [r7, #0]
 8107ca2:	0a1b      	lsrs	r3, r3, #8
 8107ca4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8107ca6:	687b      	ldr	r3, [r7, #4]
 8107ca8:	1c5a      	adds	r2, r3, #1
 8107caa:	607a      	str	r2, [r7, #4]
 8107cac:	683a      	ldr	r2, [r7, #0]
 8107cae:	b2d2      	uxtb	r2, r2
 8107cb0:	701a      	strb	r2, [r3, #0]
 8107cb2:	683b      	ldr	r3, [r7, #0]
 8107cb4:	0a1b      	lsrs	r3, r3, #8
 8107cb6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8107cb8:	687b      	ldr	r3, [r7, #4]
 8107cba:	1c5a      	adds	r2, r3, #1
 8107cbc:	607a      	str	r2, [r7, #4]
 8107cbe:	683a      	ldr	r2, [r7, #0]
 8107cc0:	b2d2      	uxtb	r2, r2
 8107cc2:	701a      	strb	r2, [r3, #0]
}
 8107cc4:	bf00      	nop
 8107cc6:	370c      	adds	r7, #12
 8107cc8:	46bd      	mov	sp, r7
 8107cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cce:	4770      	bx	lr

08107cd0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8107cd0:	b480      	push	{r7}
 8107cd2:	b087      	sub	sp, #28
 8107cd4:	af00      	add	r7, sp, #0
 8107cd6:	60f8      	str	r0, [r7, #12]
 8107cd8:	60b9      	str	r1, [r7, #8]
 8107cda:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8107cdc:	68fb      	ldr	r3, [r7, #12]
 8107cde:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8107ce0:	68bb      	ldr	r3, [r7, #8]
 8107ce2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8107ce4:	687b      	ldr	r3, [r7, #4]
 8107ce6:	2b00      	cmp	r3, #0
 8107ce8:	d00d      	beq.n	8107d06 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8107cea:	693a      	ldr	r2, [r7, #16]
 8107cec:	1c53      	adds	r3, r2, #1
 8107cee:	613b      	str	r3, [r7, #16]
 8107cf0:	697b      	ldr	r3, [r7, #20]
 8107cf2:	1c59      	adds	r1, r3, #1
 8107cf4:	6179      	str	r1, [r7, #20]
 8107cf6:	7812      	ldrb	r2, [r2, #0]
 8107cf8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8107cfa:	687b      	ldr	r3, [r7, #4]
 8107cfc:	3b01      	subs	r3, #1
 8107cfe:	607b      	str	r3, [r7, #4]
 8107d00:	687b      	ldr	r3, [r7, #4]
 8107d02:	2b00      	cmp	r3, #0
 8107d04:	d1f1      	bne.n	8107cea <mem_cpy+0x1a>
	}
}
 8107d06:	bf00      	nop
 8107d08:	371c      	adds	r7, #28
 8107d0a:	46bd      	mov	sp, r7
 8107d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d10:	4770      	bx	lr

08107d12 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8107d12:	b480      	push	{r7}
 8107d14:	b087      	sub	sp, #28
 8107d16:	af00      	add	r7, sp, #0
 8107d18:	60f8      	str	r0, [r7, #12]
 8107d1a:	60b9      	str	r1, [r7, #8]
 8107d1c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8107d1e:	68fb      	ldr	r3, [r7, #12]
 8107d20:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8107d22:	697b      	ldr	r3, [r7, #20]
 8107d24:	1c5a      	adds	r2, r3, #1
 8107d26:	617a      	str	r2, [r7, #20]
 8107d28:	68ba      	ldr	r2, [r7, #8]
 8107d2a:	b2d2      	uxtb	r2, r2
 8107d2c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8107d2e:	687b      	ldr	r3, [r7, #4]
 8107d30:	3b01      	subs	r3, #1
 8107d32:	607b      	str	r3, [r7, #4]
 8107d34:	687b      	ldr	r3, [r7, #4]
 8107d36:	2b00      	cmp	r3, #0
 8107d38:	d1f3      	bne.n	8107d22 <mem_set+0x10>
}
 8107d3a:	bf00      	nop
 8107d3c:	bf00      	nop
 8107d3e:	371c      	adds	r7, #28
 8107d40:	46bd      	mov	sp, r7
 8107d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d46:	4770      	bx	lr

08107d48 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8107d48:	b480      	push	{r7}
 8107d4a:	b089      	sub	sp, #36	@ 0x24
 8107d4c:	af00      	add	r7, sp, #0
 8107d4e:	60f8      	str	r0, [r7, #12]
 8107d50:	60b9      	str	r1, [r7, #8]
 8107d52:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8107d54:	68fb      	ldr	r3, [r7, #12]
 8107d56:	61fb      	str	r3, [r7, #28]
 8107d58:	68bb      	ldr	r3, [r7, #8]
 8107d5a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8107d5c:	2300      	movs	r3, #0
 8107d5e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8107d60:	69fb      	ldr	r3, [r7, #28]
 8107d62:	1c5a      	adds	r2, r3, #1
 8107d64:	61fa      	str	r2, [r7, #28]
 8107d66:	781b      	ldrb	r3, [r3, #0]
 8107d68:	4619      	mov	r1, r3
 8107d6a:	69bb      	ldr	r3, [r7, #24]
 8107d6c:	1c5a      	adds	r2, r3, #1
 8107d6e:	61ba      	str	r2, [r7, #24]
 8107d70:	781b      	ldrb	r3, [r3, #0]
 8107d72:	1acb      	subs	r3, r1, r3
 8107d74:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8107d76:	687b      	ldr	r3, [r7, #4]
 8107d78:	3b01      	subs	r3, #1
 8107d7a:	607b      	str	r3, [r7, #4]
 8107d7c:	687b      	ldr	r3, [r7, #4]
 8107d7e:	2b00      	cmp	r3, #0
 8107d80:	d002      	beq.n	8107d88 <mem_cmp+0x40>
 8107d82:	697b      	ldr	r3, [r7, #20]
 8107d84:	2b00      	cmp	r3, #0
 8107d86:	d0eb      	beq.n	8107d60 <mem_cmp+0x18>

	return r;
 8107d88:	697b      	ldr	r3, [r7, #20]
}
 8107d8a:	4618      	mov	r0, r3
 8107d8c:	3724      	adds	r7, #36	@ 0x24
 8107d8e:	46bd      	mov	sp, r7
 8107d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d94:	4770      	bx	lr

08107d96 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8107d96:	b480      	push	{r7}
 8107d98:	b083      	sub	sp, #12
 8107d9a:	af00      	add	r7, sp, #0
 8107d9c:	6078      	str	r0, [r7, #4]
 8107d9e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8107da0:	e002      	b.n	8107da8 <chk_chr+0x12>
 8107da2:	687b      	ldr	r3, [r7, #4]
 8107da4:	3301      	adds	r3, #1
 8107da6:	607b      	str	r3, [r7, #4]
 8107da8:	687b      	ldr	r3, [r7, #4]
 8107daa:	781b      	ldrb	r3, [r3, #0]
 8107dac:	2b00      	cmp	r3, #0
 8107dae:	d005      	beq.n	8107dbc <chk_chr+0x26>
 8107db0:	687b      	ldr	r3, [r7, #4]
 8107db2:	781b      	ldrb	r3, [r3, #0]
 8107db4:	461a      	mov	r2, r3
 8107db6:	683b      	ldr	r3, [r7, #0]
 8107db8:	4293      	cmp	r3, r2
 8107dba:	d1f2      	bne.n	8107da2 <chk_chr+0xc>
	return *str;
 8107dbc:	687b      	ldr	r3, [r7, #4]
 8107dbe:	781b      	ldrb	r3, [r3, #0]
}
 8107dc0:	4618      	mov	r0, r3
 8107dc2:	370c      	adds	r7, #12
 8107dc4:	46bd      	mov	sp, r7
 8107dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107dca:	4770      	bx	lr

08107dcc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8107dcc:	b480      	push	{r7}
 8107dce:	b085      	sub	sp, #20
 8107dd0:	af00      	add	r7, sp, #0
 8107dd2:	6078      	str	r0, [r7, #4]
 8107dd4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8107dd6:	2300      	movs	r3, #0
 8107dd8:	60bb      	str	r3, [r7, #8]
 8107dda:	68bb      	ldr	r3, [r7, #8]
 8107ddc:	60fb      	str	r3, [r7, #12]
 8107dde:	e029      	b.n	8107e34 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8107de0:	4a27      	ldr	r2, [pc, #156]	@ (8107e80 <chk_lock+0xb4>)
 8107de2:	68fb      	ldr	r3, [r7, #12]
 8107de4:	011b      	lsls	r3, r3, #4
 8107de6:	4413      	add	r3, r2
 8107de8:	681b      	ldr	r3, [r3, #0]
 8107dea:	2b00      	cmp	r3, #0
 8107dec:	d01d      	beq.n	8107e2a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8107dee:	4a24      	ldr	r2, [pc, #144]	@ (8107e80 <chk_lock+0xb4>)
 8107df0:	68fb      	ldr	r3, [r7, #12]
 8107df2:	011b      	lsls	r3, r3, #4
 8107df4:	4413      	add	r3, r2
 8107df6:	681a      	ldr	r2, [r3, #0]
 8107df8:	687b      	ldr	r3, [r7, #4]
 8107dfa:	681b      	ldr	r3, [r3, #0]
 8107dfc:	429a      	cmp	r2, r3
 8107dfe:	d116      	bne.n	8107e2e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8107e00:	4a1f      	ldr	r2, [pc, #124]	@ (8107e80 <chk_lock+0xb4>)
 8107e02:	68fb      	ldr	r3, [r7, #12]
 8107e04:	011b      	lsls	r3, r3, #4
 8107e06:	4413      	add	r3, r2
 8107e08:	3304      	adds	r3, #4
 8107e0a:	681a      	ldr	r2, [r3, #0]
 8107e0c:	687b      	ldr	r3, [r7, #4]
 8107e0e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8107e10:	429a      	cmp	r2, r3
 8107e12:	d10c      	bne.n	8107e2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8107e14:	4a1a      	ldr	r2, [pc, #104]	@ (8107e80 <chk_lock+0xb4>)
 8107e16:	68fb      	ldr	r3, [r7, #12]
 8107e18:	011b      	lsls	r3, r3, #4
 8107e1a:	4413      	add	r3, r2
 8107e1c:	3308      	adds	r3, #8
 8107e1e:	681a      	ldr	r2, [r3, #0]
 8107e20:	687b      	ldr	r3, [r7, #4]
 8107e22:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8107e24:	429a      	cmp	r2, r3
 8107e26:	d102      	bne.n	8107e2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8107e28:	e007      	b.n	8107e3a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8107e2a:	2301      	movs	r3, #1
 8107e2c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8107e2e:	68fb      	ldr	r3, [r7, #12]
 8107e30:	3301      	adds	r3, #1
 8107e32:	60fb      	str	r3, [r7, #12]
 8107e34:	68fb      	ldr	r3, [r7, #12]
 8107e36:	2b01      	cmp	r3, #1
 8107e38:	d9d2      	bls.n	8107de0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8107e3a:	68fb      	ldr	r3, [r7, #12]
 8107e3c:	2b02      	cmp	r3, #2
 8107e3e:	d109      	bne.n	8107e54 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8107e40:	68bb      	ldr	r3, [r7, #8]
 8107e42:	2b00      	cmp	r3, #0
 8107e44:	d102      	bne.n	8107e4c <chk_lock+0x80>
 8107e46:	683b      	ldr	r3, [r7, #0]
 8107e48:	2b02      	cmp	r3, #2
 8107e4a:	d101      	bne.n	8107e50 <chk_lock+0x84>
 8107e4c:	2300      	movs	r3, #0
 8107e4e:	e010      	b.n	8107e72 <chk_lock+0xa6>
 8107e50:	2312      	movs	r3, #18
 8107e52:	e00e      	b.n	8107e72 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8107e54:	683b      	ldr	r3, [r7, #0]
 8107e56:	2b00      	cmp	r3, #0
 8107e58:	d108      	bne.n	8107e6c <chk_lock+0xa0>
 8107e5a:	4a09      	ldr	r2, [pc, #36]	@ (8107e80 <chk_lock+0xb4>)
 8107e5c:	68fb      	ldr	r3, [r7, #12]
 8107e5e:	011b      	lsls	r3, r3, #4
 8107e60:	4413      	add	r3, r2
 8107e62:	330c      	adds	r3, #12
 8107e64:	881b      	ldrh	r3, [r3, #0]
 8107e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8107e6a:	d101      	bne.n	8107e70 <chk_lock+0xa4>
 8107e6c:	2310      	movs	r3, #16
 8107e6e:	e000      	b.n	8107e72 <chk_lock+0xa6>
 8107e70:	2300      	movs	r3, #0
}
 8107e72:	4618      	mov	r0, r3
 8107e74:	3714      	adds	r7, #20
 8107e76:	46bd      	mov	sp, r7
 8107e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e7c:	4770      	bx	lr
 8107e7e:	bf00      	nop
 8107e80:	10000530 	.word	0x10000530

08107e84 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8107e84:	b480      	push	{r7}
 8107e86:	b083      	sub	sp, #12
 8107e88:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8107e8a:	2300      	movs	r3, #0
 8107e8c:	607b      	str	r3, [r7, #4]
 8107e8e:	e002      	b.n	8107e96 <enq_lock+0x12>
 8107e90:	687b      	ldr	r3, [r7, #4]
 8107e92:	3301      	adds	r3, #1
 8107e94:	607b      	str	r3, [r7, #4]
 8107e96:	687b      	ldr	r3, [r7, #4]
 8107e98:	2b01      	cmp	r3, #1
 8107e9a:	d806      	bhi.n	8107eaa <enq_lock+0x26>
 8107e9c:	4a09      	ldr	r2, [pc, #36]	@ (8107ec4 <enq_lock+0x40>)
 8107e9e:	687b      	ldr	r3, [r7, #4]
 8107ea0:	011b      	lsls	r3, r3, #4
 8107ea2:	4413      	add	r3, r2
 8107ea4:	681b      	ldr	r3, [r3, #0]
 8107ea6:	2b00      	cmp	r3, #0
 8107ea8:	d1f2      	bne.n	8107e90 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8107eaa:	687b      	ldr	r3, [r7, #4]
 8107eac:	2b02      	cmp	r3, #2
 8107eae:	bf14      	ite	ne
 8107eb0:	2301      	movne	r3, #1
 8107eb2:	2300      	moveq	r3, #0
 8107eb4:	b2db      	uxtb	r3, r3
}
 8107eb6:	4618      	mov	r0, r3
 8107eb8:	370c      	adds	r7, #12
 8107eba:	46bd      	mov	sp, r7
 8107ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ec0:	4770      	bx	lr
 8107ec2:	bf00      	nop
 8107ec4:	10000530 	.word	0x10000530

08107ec8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8107ec8:	b480      	push	{r7}
 8107eca:	b085      	sub	sp, #20
 8107ecc:	af00      	add	r7, sp, #0
 8107ece:	6078      	str	r0, [r7, #4]
 8107ed0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8107ed2:	2300      	movs	r3, #0
 8107ed4:	60fb      	str	r3, [r7, #12]
 8107ed6:	e01f      	b.n	8107f18 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8107ed8:	4a41      	ldr	r2, [pc, #260]	@ (8107fe0 <inc_lock+0x118>)
 8107eda:	68fb      	ldr	r3, [r7, #12]
 8107edc:	011b      	lsls	r3, r3, #4
 8107ede:	4413      	add	r3, r2
 8107ee0:	681a      	ldr	r2, [r3, #0]
 8107ee2:	687b      	ldr	r3, [r7, #4]
 8107ee4:	681b      	ldr	r3, [r3, #0]
 8107ee6:	429a      	cmp	r2, r3
 8107ee8:	d113      	bne.n	8107f12 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8107eea:	4a3d      	ldr	r2, [pc, #244]	@ (8107fe0 <inc_lock+0x118>)
 8107eec:	68fb      	ldr	r3, [r7, #12]
 8107eee:	011b      	lsls	r3, r3, #4
 8107ef0:	4413      	add	r3, r2
 8107ef2:	3304      	adds	r3, #4
 8107ef4:	681a      	ldr	r2, [r3, #0]
 8107ef6:	687b      	ldr	r3, [r7, #4]
 8107ef8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8107efa:	429a      	cmp	r2, r3
 8107efc:	d109      	bne.n	8107f12 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8107efe:	4a38      	ldr	r2, [pc, #224]	@ (8107fe0 <inc_lock+0x118>)
 8107f00:	68fb      	ldr	r3, [r7, #12]
 8107f02:	011b      	lsls	r3, r3, #4
 8107f04:	4413      	add	r3, r2
 8107f06:	3308      	adds	r3, #8
 8107f08:	681a      	ldr	r2, [r3, #0]
 8107f0a:	687b      	ldr	r3, [r7, #4]
 8107f0c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8107f0e:	429a      	cmp	r2, r3
 8107f10:	d006      	beq.n	8107f20 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8107f12:	68fb      	ldr	r3, [r7, #12]
 8107f14:	3301      	adds	r3, #1
 8107f16:	60fb      	str	r3, [r7, #12]
 8107f18:	68fb      	ldr	r3, [r7, #12]
 8107f1a:	2b01      	cmp	r3, #1
 8107f1c:	d9dc      	bls.n	8107ed8 <inc_lock+0x10>
 8107f1e:	e000      	b.n	8107f22 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8107f20:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8107f22:	68fb      	ldr	r3, [r7, #12]
 8107f24:	2b02      	cmp	r3, #2
 8107f26:	d132      	bne.n	8107f8e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8107f28:	2300      	movs	r3, #0
 8107f2a:	60fb      	str	r3, [r7, #12]
 8107f2c:	e002      	b.n	8107f34 <inc_lock+0x6c>
 8107f2e:	68fb      	ldr	r3, [r7, #12]
 8107f30:	3301      	adds	r3, #1
 8107f32:	60fb      	str	r3, [r7, #12]
 8107f34:	68fb      	ldr	r3, [r7, #12]
 8107f36:	2b01      	cmp	r3, #1
 8107f38:	d806      	bhi.n	8107f48 <inc_lock+0x80>
 8107f3a:	4a29      	ldr	r2, [pc, #164]	@ (8107fe0 <inc_lock+0x118>)
 8107f3c:	68fb      	ldr	r3, [r7, #12]
 8107f3e:	011b      	lsls	r3, r3, #4
 8107f40:	4413      	add	r3, r2
 8107f42:	681b      	ldr	r3, [r3, #0]
 8107f44:	2b00      	cmp	r3, #0
 8107f46:	d1f2      	bne.n	8107f2e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8107f48:	68fb      	ldr	r3, [r7, #12]
 8107f4a:	2b02      	cmp	r3, #2
 8107f4c:	d101      	bne.n	8107f52 <inc_lock+0x8a>
 8107f4e:	2300      	movs	r3, #0
 8107f50:	e040      	b.n	8107fd4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8107f52:	687b      	ldr	r3, [r7, #4]
 8107f54:	681a      	ldr	r2, [r3, #0]
 8107f56:	4922      	ldr	r1, [pc, #136]	@ (8107fe0 <inc_lock+0x118>)
 8107f58:	68fb      	ldr	r3, [r7, #12]
 8107f5a:	011b      	lsls	r3, r3, #4
 8107f5c:	440b      	add	r3, r1
 8107f5e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8107f60:	687b      	ldr	r3, [r7, #4]
 8107f62:	689a      	ldr	r2, [r3, #8]
 8107f64:	491e      	ldr	r1, [pc, #120]	@ (8107fe0 <inc_lock+0x118>)
 8107f66:	68fb      	ldr	r3, [r7, #12]
 8107f68:	011b      	lsls	r3, r3, #4
 8107f6a:	440b      	add	r3, r1
 8107f6c:	3304      	adds	r3, #4
 8107f6e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8107f70:	687b      	ldr	r3, [r7, #4]
 8107f72:	695a      	ldr	r2, [r3, #20]
 8107f74:	491a      	ldr	r1, [pc, #104]	@ (8107fe0 <inc_lock+0x118>)
 8107f76:	68fb      	ldr	r3, [r7, #12]
 8107f78:	011b      	lsls	r3, r3, #4
 8107f7a:	440b      	add	r3, r1
 8107f7c:	3308      	adds	r3, #8
 8107f7e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8107f80:	4a17      	ldr	r2, [pc, #92]	@ (8107fe0 <inc_lock+0x118>)
 8107f82:	68fb      	ldr	r3, [r7, #12]
 8107f84:	011b      	lsls	r3, r3, #4
 8107f86:	4413      	add	r3, r2
 8107f88:	330c      	adds	r3, #12
 8107f8a:	2200      	movs	r2, #0
 8107f8c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8107f8e:	683b      	ldr	r3, [r7, #0]
 8107f90:	2b00      	cmp	r3, #0
 8107f92:	d009      	beq.n	8107fa8 <inc_lock+0xe0>
 8107f94:	4a12      	ldr	r2, [pc, #72]	@ (8107fe0 <inc_lock+0x118>)
 8107f96:	68fb      	ldr	r3, [r7, #12]
 8107f98:	011b      	lsls	r3, r3, #4
 8107f9a:	4413      	add	r3, r2
 8107f9c:	330c      	adds	r3, #12
 8107f9e:	881b      	ldrh	r3, [r3, #0]
 8107fa0:	2b00      	cmp	r3, #0
 8107fa2:	d001      	beq.n	8107fa8 <inc_lock+0xe0>
 8107fa4:	2300      	movs	r3, #0
 8107fa6:	e015      	b.n	8107fd4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8107fa8:	683b      	ldr	r3, [r7, #0]
 8107faa:	2b00      	cmp	r3, #0
 8107fac:	d108      	bne.n	8107fc0 <inc_lock+0xf8>
 8107fae:	4a0c      	ldr	r2, [pc, #48]	@ (8107fe0 <inc_lock+0x118>)
 8107fb0:	68fb      	ldr	r3, [r7, #12]
 8107fb2:	011b      	lsls	r3, r3, #4
 8107fb4:	4413      	add	r3, r2
 8107fb6:	330c      	adds	r3, #12
 8107fb8:	881b      	ldrh	r3, [r3, #0]
 8107fba:	3301      	adds	r3, #1
 8107fbc:	b29a      	uxth	r2, r3
 8107fbe:	e001      	b.n	8107fc4 <inc_lock+0xfc>
 8107fc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8107fc4:	4906      	ldr	r1, [pc, #24]	@ (8107fe0 <inc_lock+0x118>)
 8107fc6:	68fb      	ldr	r3, [r7, #12]
 8107fc8:	011b      	lsls	r3, r3, #4
 8107fca:	440b      	add	r3, r1
 8107fcc:	330c      	adds	r3, #12
 8107fce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8107fd0:	68fb      	ldr	r3, [r7, #12]
 8107fd2:	3301      	adds	r3, #1
}
 8107fd4:	4618      	mov	r0, r3
 8107fd6:	3714      	adds	r7, #20
 8107fd8:	46bd      	mov	sp, r7
 8107fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fde:	4770      	bx	lr
 8107fe0:	10000530 	.word	0x10000530

08107fe4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8107fe4:	b480      	push	{r7}
 8107fe6:	b085      	sub	sp, #20
 8107fe8:	af00      	add	r7, sp, #0
 8107fea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8107fec:	687b      	ldr	r3, [r7, #4]
 8107fee:	3b01      	subs	r3, #1
 8107ff0:	607b      	str	r3, [r7, #4]
 8107ff2:	687b      	ldr	r3, [r7, #4]
 8107ff4:	2b01      	cmp	r3, #1
 8107ff6:	d825      	bhi.n	8108044 <dec_lock+0x60>
		n = Files[i].ctr;
 8107ff8:	4a17      	ldr	r2, [pc, #92]	@ (8108058 <dec_lock+0x74>)
 8107ffa:	687b      	ldr	r3, [r7, #4]
 8107ffc:	011b      	lsls	r3, r3, #4
 8107ffe:	4413      	add	r3, r2
 8108000:	330c      	adds	r3, #12
 8108002:	881b      	ldrh	r3, [r3, #0]
 8108004:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8108006:	89fb      	ldrh	r3, [r7, #14]
 8108008:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810800c:	d101      	bne.n	8108012 <dec_lock+0x2e>
 810800e:	2300      	movs	r3, #0
 8108010:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8108012:	89fb      	ldrh	r3, [r7, #14]
 8108014:	2b00      	cmp	r3, #0
 8108016:	d002      	beq.n	810801e <dec_lock+0x3a>
 8108018:	89fb      	ldrh	r3, [r7, #14]
 810801a:	3b01      	subs	r3, #1
 810801c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 810801e:	4a0e      	ldr	r2, [pc, #56]	@ (8108058 <dec_lock+0x74>)
 8108020:	687b      	ldr	r3, [r7, #4]
 8108022:	011b      	lsls	r3, r3, #4
 8108024:	4413      	add	r3, r2
 8108026:	330c      	adds	r3, #12
 8108028:	89fa      	ldrh	r2, [r7, #14]
 810802a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 810802c:	89fb      	ldrh	r3, [r7, #14]
 810802e:	2b00      	cmp	r3, #0
 8108030:	d105      	bne.n	810803e <dec_lock+0x5a>
 8108032:	4a09      	ldr	r2, [pc, #36]	@ (8108058 <dec_lock+0x74>)
 8108034:	687b      	ldr	r3, [r7, #4]
 8108036:	011b      	lsls	r3, r3, #4
 8108038:	4413      	add	r3, r2
 810803a:	2200      	movs	r2, #0
 810803c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 810803e:	2300      	movs	r3, #0
 8108040:	737b      	strb	r3, [r7, #13]
 8108042:	e001      	b.n	8108048 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8108044:	2302      	movs	r3, #2
 8108046:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8108048:	7b7b      	ldrb	r3, [r7, #13]
}
 810804a:	4618      	mov	r0, r3
 810804c:	3714      	adds	r7, #20
 810804e:	46bd      	mov	sp, r7
 8108050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108054:	4770      	bx	lr
 8108056:	bf00      	nop
 8108058:	10000530 	.word	0x10000530

0810805c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 810805c:	b480      	push	{r7}
 810805e:	b085      	sub	sp, #20
 8108060:	af00      	add	r7, sp, #0
 8108062:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8108064:	2300      	movs	r3, #0
 8108066:	60fb      	str	r3, [r7, #12]
 8108068:	e010      	b.n	810808c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 810806a:	4a0d      	ldr	r2, [pc, #52]	@ (81080a0 <clear_lock+0x44>)
 810806c:	68fb      	ldr	r3, [r7, #12]
 810806e:	011b      	lsls	r3, r3, #4
 8108070:	4413      	add	r3, r2
 8108072:	681b      	ldr	r3, [r3, #0]
 8108074:	687a      	ldr	r2, [r7, #4]
 8108076:	429a      	cmp	r2, r3
 8108078:	d105      	bne.n	8108086 <clear_lock+0x2a>
 810807a:	4a09      	ldr	r2, [pc, #36]	@ (81080a0 <clear_lock+0x44>)
 810807c:	68fb      	ldr	r3, [r7, #12]
 810807e:	011b      	lsls	r3, r3, #4
 8108080:	4413      	add	r3, r2
 8108082:	2200      	movs	r2, #0
 8108084:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8108086:	68fb      	ldr	r3, [r7, #12]
 8108088:	3301      	adds	r3, #1
 810808a:	60fb      	str	r3, [r7, #12]
 810808c:	68fb      	ldr	r3, [r7, #12]
 810808e:	2b01      	cmp	r3, #1
 8108090:	d9eb      	bls.n	810806a <clear_lock+0xe>
	}
}
 8108092:	bf00      	nop
 8108094:	bf00      	nop
 8108096:	3714      	adds	r7, #20
 8108098:	46bd      	mov	sp, r7
 810809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810809e:	4770      	bx	lr
 81080a0:	10000530 	.word	0x10000530

081080a4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 81080a4:	b580      	push	{r7, lr}
 81080a6:	b086      	sub	sp, #24
 81080a8:	af00      	add	r7, sp, #0
 81080aa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 81080ac:	2300      	movs	r3, #0
 81080ae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 81080b0:	687b      	ldr	r3, [r7, #4]
 81080b2:	78db      	ldrb	r3, [r3, #3]
 81080b4:	2b00      	cmp	r3, #0
 81080b6:	d034      	beq.n	8108122 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 81080b8:	687b      	ldr	r3, [r7, #4]
 81080ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81080bc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 81080be:	687b      	ldr	r3, [r7, #4]
 81080c0:	7858      	ldrb	r0, [r3, #1]
 81080c2:	687b      	ldr	r3, [r7, #4]
 81080c4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 81080c8:	2301      	movs	r3, #1
 81080ca:	697a      	ldr	r2, [r7, #20]
 81080cc:	f7ff fd40 	bl	8107b50 <disk_write>
 81080d0:	4603      	mov	r3, r0
 81080d2:	2b00      	cmp	r3, #0
 81080d4:	d002      	beq.n	81080dc <sync_window+0x38>
			res = FR_DISK_ERR;
 81080d6:	2301      	movs	r3, #1
 81080d8:	73fb      	strb	r3, [r7, #15]
 81080da:	e022      	b.n	8108122 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 81080dc:	687b      	ldr	r3, [r7, #4]
 81080de:	2200      	movs	r2, #0
 81080e0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 81080e2:	687b      	ldr	r3, [r7, #4]
 81080e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81080e6:	697a      	ldr	r2, [r7, #20]
 81080e8:	1ad2      	subs	r2, r2, r3
 81080ea:	687b      	ldr	r3, [r7, #4]
 81080ec:	6a1b      	ldr	r3, [r3, #32]
 81080ee:	429a      	cmp	r2, r3
 81080f0:	d217      	bcs.n	8108122 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 81080f2:	687b      	ldr	r3, [r7, #4]
 81080f4:	789b      	ldrb	r3, [r3, #2]
 81080f6:	613b      	str	r3, [r7, #16]
 81080f8:	e010      	b.n	810811c <sync_window+0x78>
					wsect += fs->fsize;
 81080fa:	687b      	ldr	r3, [r7, #4]
 81080fc:	6a1b      	ldr	r3, [r3, #32]
 81080fe:	697a      	ldr	r2, [r7, #20]
 8108100:	4413      	add	r3, r2
 8108102:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8108104:	687b      	ldr	r3, [r7, #4]
 8108106:	7858      	ldrb	r0, [r3, #1]
 8108108:	687b      	ldr	r3, [r7, #4]
 810810a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 810810e:	2301      	movs	r3, #1
 8108110:	697a      	ldr	r2, [r7, #20]
 8108112:	f7ff fd1d 	bl	8107b50 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8108116:	693b      	ldr	r3, [r7, #16]
 8108118:	3b01      	subs	r3, #1
 810811a:	613b      	str	r3, [r7, #16]
 810811c:	693b      	ldr	r3, [r7, #16]
 810811e:	2b01      	cmp	r3, #1
 8108120:	d8eb      	bhi.n	81080fa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8108122:	7bfb      	ldrb	r3, [r7, #15]
}
 8108124:	4618      	mov	r0, r3
 8108126:	3718      	adds	r7, #24
 8108128:	46bd      	mov	sp, r7
 810812a:	bd80      	pop	{r7, pc}

0810812c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 810812c:	b580      	push	{r7, lr}
 810812e:	b084      	sub	sp, #16
 8108130:	af00      	add	r7, sp, #0
 8108132:	6078      	str	r0, [r7, #4]
 8108134:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8108136:	2300      	movs	r3, #0
 8108138:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 810813a:	687b      	ldr	r3, [r7, #4]
 810813c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810813e:	683a      	ldr	r2, [r7, #0]
 8108140:	429a      	cmp	r2, r3
 8108142:	d01b      	beq.n	810817c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8108144:	6878      	ldr	r0, [r7, #4]
 8108146:	f7ff ffad 	bl	81080a4 <sync_window>
 810814a:	4603      	mov	r3, r0
 810814c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 810814e:	7bfb      	ldrb	r3, [r7, #15]
 8108150:	2b00      	cmp	r3, #0
 8108152:	d113      	bne.n	810817c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8108154:	687b      	ldr	r3, [r7, #4]
 8108156:	7858      	ldrb	r0, [r3, #1]
 8108158:	687b      	ldr	r3, [r7, #4]
 810815a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 810815e:	2301      	movs	r3, #1
 8108160:	683a      	ldr	r2, [r7, #0]
 8108162:	f7ff fcd5 	bl	8107b10 <disk_read>
 8108166:	4603      	mov	r3, r0
 8108168:	2b00      	cmp	r3, #0
 810816a:	d004      	beq.n	8108176 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 810816c:	f04f 33ff 	mov.w	r3, #4294967295
 8108170:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8108172:	2301      	movs	r3, #1
 8108174:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8108176:	687b      	ldr	r3, [r7, #4]
 8108178:	683a      	ldr	r2, [r7, #0]
 810817a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 810817c:	7bfb      	ldrb	r3, [r7, #15]
}
 810817e:	4618      	mov	r0, r3
 8108180:	3710      	adds	r7, #16
 8108182:	46bd      	mov	sp, r7
 8108184:	bd80      	pop	{r7, pc}
	...

08108188 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8108188:	b580      	push	{r7, lr}
 810818a:	b084      	sub	sp, #16
 810818c:	af00      	add	r7, sp, #0
 810818e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8108190:	6878      	ldr	r0, [r7, #4]
 8108192:	f7ff ff87 	bl	81080a4 <sync_window>
 8108196:	4603      	mov	r3, r0
 8108198:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 810819a:	7bfb      	ldrb	r3, [r7, #15]
 810819c:	2b00      	cmp	r3, #0
 810819e:	d159      	bne.n	8108254 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 81081a0:	687b      	ldr	r3, [r7, #4]
 81081a2:	781b      	ldrb	r3, [r3, #0]
 81081a4:	2b03      	cmp	r3, #3
 81081a6:	d149      	bne.n	810823c <sync_fs+0xb4>
 81081a8:	687b      	ldr	r3, [r7, #4]
 81081aa:	791b      	ldrb	r3, [r3, #4]
 81081ac:	2b01      	cmp	r3, #1
 81081ae:	d145      	bne.n	810823c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 81081b0:	687b      	ldr	r3, [r7, #4]
 81081b2:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 81081b6:	687b      	ldr	r3, [r7, #4]
 81081b8:	899b      	ldrh	r3, [r3, #12]
 81081ba:	461a      	mov	r2, r3
 81081bc:	2100      	movs	r1, #0
 81081be:	f7ff fda8 	bl	8107d12 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 81081c2:	687b      	ldr	r3, [r7, #4]
 81081c4:	3338      	adds	r3, #56	@ 0x38
 81081c6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 81081ca:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 81081ce:	4618      	mov	r0, r3
 81081d0:	f7ff fd37 	bl	8107c42 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 81081d4:	687b      	ldr	r3, [r7, #4]
 81081d6:	3338      	adds	r3, #56	@ 0x38
 81081d8:	4921      	ldr	r1, [pc, #132]	@ (8108260 <sync_fs+0xd8>)
 81081da:	4618      	mov	r0, r3
 81081dc:	f7ff fd4c 	bl	8107c78 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 81081e0:	687b      	ldr	r3, [r7, #4]
 81081e2:	3338      	adds	r3, #56	@ 0x38
 81081e4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 81081e8:	491e      	ldr	r1, [pc, #120]	@ (8108264 <sync_fs+0xdc>)
 81081ea:	4618      	mov	r0, r3
 81081ec:	f7ff fd44 	bl	8107c78 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 81081f0:	687b      	ldr	r3, [r7, #4]
 81081f2:	3338      	adds	r3, #56	@ 0x38
 81081f4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 81081f8:	687b      	ldr	r3, [r7, #4]
 81081fa:	699b      	ldr	r3, [r3, #24]
 81081fc:	4619      	mov	r1, r3
 81081fe:	4610      	mov	r0, r2
 8108200:	f7ff fd3a 	bl	8107c78 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8108204:	687b      	ldr	r3, [r7, #4]
 8108206:	3338      	adds	r3, #56	@ 0x38
 8108208:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 810820c:	687b      	ldr	r3, [r7, #4]
 810820e:	695b      	ldr	r3, [r3, #20]
 8108210:	4619      	mov	r1, r3
 8108212:	4610      	mov	r0, r2
 8108214:	f7ff fd30 	bl	8107c78 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8108218:	687b      	ldr	r3, [r7, #4]
 810821a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810821c:	1c5a      	adds	r2, r3, #1
 810821e:	687b      	ldr	r3, [r7, #4]
 8108220:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8108222:	687b      	ldr	r3, [r7, #4]
 8108224:	7858      	ldrb	r0, [r3, #1]
 8108226:	687b      	ldr	r3, [r7, #4]
 8108228:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 810822c:	687b      	ldr	r3, [r7, #4]
 810822e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108230:	2301      	movs	r3, #1
 8108232:	f7ff fc8d 	bl	8107b50 <disk_write>
			fs->fsi_flag = 0;
 8108236:	687b      	ldr	r3, [r7, #4]
 8108238:	2200      	movs	r2, #0
 810823a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 810823c:	687b      	ldr	r3, [r7, #4]
 810823e:	785b      	ldrb	r3, [r3, #1]
 8108240:	2200      	movs	r2, #0
 8108242:	2100      	movs	r1, #0
 8108244:	4618      	mov	r0, r3
 8108246:	f7ff fca3 	bl	8107b90 <disk_ioctl>
 810824a:	4603      	mov	r3, r0
 810824c:	2b00      	cmp	r3, #0
 810824e:	d001      	beq.n	8108254 <sync_fs+0xcc>
 8108250:	2301      	movs	r3, #1
 8108252:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8108254:	7bfb      	ldrb	r3, [r7, #15]
}
 8108256:	4618      	mov	r0, r3
 8108258:	3710      	adds	r7, #16
 810825a:	46bd      	mov	sp, r7
 810825c:	bd80      	pop	{r7, pc}
 810825e:	bf00      	nop
 8108260:	41615252 	.word	0x41615252
 8108264:	61417272 	.word	0x61417272

08108268 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8108268:	b480      	push	{r7}
 810826a:	b083      	sub	sp, #12
 810826c:	af00      	add	r7, sp, #0
 810826e:	6078      	str	r0, [r7, #4]
 8108270:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8108272:	683b      	ldr	r3, [r7, #0]
 8108274:	3b02      	subs	r3, #2
 8108276:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8108278:	687b      	ldr	r3, [r7, #4]
 810827a:	69db      	ldr	r3, [r3, #28]
 810827c:	3b02      	subs	r3, #2
 810827e:	683a      	ldr	r2, [r7, #0]
 8108280:	429a      	cmp	r2, r3
 8108282:	d301      	bcc.n	8108288 <clust2sect+0x20>
 8108284:	2300      	movs	r3, #0
 8108286:	e008      	b.n	810829a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8108288:	687b      	ldr	r3, [r7, #4]
 810828a:	895b      	ldrh	r3, [r3, #10]
 810828c:	461a      	mov	r2, r3
 810828e:	683b      	ldr	r3, [r7, #0]
 8108290:	fb03 f202 	mul.w	r2, r3, r2
 8108294:	687b      	ldr	r3, [r7, #4]
 8108296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108298:	4413      	add	r3, r2
}
 810829a:	4618      	mov	r0, r3
 810829c:	370c      	adds	r7, #12
 810829e:	46bd      	mov	sp, r7
 81082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81082a4:	4770      	bx	lr

081082a6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 81082a6:	b580      	push	{r7, lr}
 81082a8:	b086      	sub	sp, #24
 81082aa:	af00      	add	r7, sp, #0
 81082ac:	6078      	str	r0, [r7, #4]
 81082ae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 81082b0:	687b      	ldr	r3, [r7, #4]
 81082b2:	681b      	ldr	r3, [r3, #0]
 81082b4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 81082b6:	683b      	ldr	r3, [r7, #0]
 81082b8:	2b01      	cmp	r3, #1
 81082ba:	d904      	bls.n	81082c6 <get_fat+0x20>
 81082bc:	693b      	ldr	r3, [r7, #16]
 81082be:	69db      	ldr	r3, [r3, #28]
 81082c0:	683a      	ldr	r2, [r7, #0]
 81082c2:	429a      	cmp	r2, r3
 81082c4:	d302      	bcc.n	81082cc <get_fat+0x26>
		val = 1;	/* Internal error */
 81082c6:	2301      	movs	r3, #1
 81082c8:	617b      	str	r3, [r7, #20]
 81082ca:	e0ba      	b.n	8108442 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 81082cc:	f04f 33ff 	mov.w	r3, #4294967295
 81082d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 81082d2:	693b      	ldr	r3, [r7, #16]
 81082d4:	781b      	ldrb	r3, [r3, #0]
 81082d6:	2b03      	cmp	r3, #3
 81082d8:	f000 8082 	beq.w	81083e0 <get_fat+0x13a>
 81082dc:	2b03      	cmp	r3, #3
 81082de:	f300 80a6 	bgt.w	810842e <get_fat+0x188>
 81082e2:	2b01      	cmp	r3, #1
 81082e4:	d002      	beq.n	81082ec <get_fat+0x46>
 81082e6:	2b02      	cmp	r3, #2
 81082e8:	d055      	beq.n	8108396 <get_fat+0xf0>
 81082ea:	e0a0      	b.n	810842e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 81082ec:	683b      	ldr	r3, [r7, #0]
 81082ee:	60fb      	str	r3, [r7, #12]
 81082f0:	68fb      	ldr	r3, [r7, #12]
 81082f2:	085b      	lsrs	r3, r3, #1
 81082f4:	68fa      	ldr	r2, [r7, #12]
 81082f6:	4413      	add	r3, r2
 81082f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 81082fa:	693b      	ldr	r3, [r7, #16]
 81082fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81082fe:	693b      	ldr	r3, [r7, #16]
 8108300:	899b      	ldrh	r3, [r3, #12]
 8108302:	4619      	mov	r1, r3
 8108304:	68fb      	ldr	r3, [r7, #12]
 8108306:	fbb3 f3f1 	udiv	r3, r3, r1
 810830a:	4413      	add	r3, r2
 810830c:	4619      	mov	r1, r3
 810830e:	6938      	ldr	r0, [r7, #16]
 8108310:	f7ff ff0c 	bl	810812c <move_window>
 8108314:	4603      	mov	r3, r0
 8108316:	2b00      	cmp	r3, #0
 8108318:	f040 808c 	bne.w	8108434 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 810831c:	68fb      	ldr	r3, [r7, #12]
 810831e:	1c5a      	adds	r2, r3, #1
 8108320:	60fa      	str	r2, [r7, #12]
 8108322:	693a      	ldr	r2, [r7, #16]
 8108324:	8992      	ldrh	r2, [r2, #12]
 8108326:	fbb3 f1f2 	udiv	r1, r3, r2
 810832a:	fb01 f202 	mul.w	r2, r1, r2
 810832e:	1a9b      	subs	r3, r3, r2
 8108330:	693a      	ldr	r2, [r7, #16]
 8108332:	4413      	add	r3, r2
 8108334:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8108338:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 810833a:	693b      	ldr	r3, [r7, #16]
 810833c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 810833e:	693b      	ldr	r3, [r7, #16]
 8108340:	899b      	ldrh	r3, [r3, #12]
 8108342:	4619      	mov	r1, r3
 8108344:	68fb      	ldr	r3, [r7, #12]
 8108346:	fbb3 f3f1 	udiv	r3, r3, r1
 810834a:	4413      	add	r3, r2
 810834c:	4619      	mov	r1, r3
 810834e:	6938      	ldr	r0, [r7, #16]
 8108350:	f7ff feec 	bl	810812c <move_window>
 8108354:	4603      	mov	r3, r0
 8108356:	2b00      	cmp	r3, #0
 8108358:	d16e      	bne.n	8108438 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 810835a:	693b      	ldr	r3, [r7, #16]
 810835c:	899b      	ldrh	r3, [r3, #12]
 810835e:	461a      	mov	r2, r3
 8108360:	68fb      	ldr	r3, [r7, #12]
 8108362:	fbb3 f1f2 	udiv	r1, r3, r2
 8108366:	fb01 f202 	mul.w	r2, r1, r2
 810836a:	1a9b      	subs	r3, r3, r2
 810836c:	693a      	ldr	r2, [r7, #16]
 810836e:	4413      	add	r3, r2
 8108370:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8108374:	021b      	lsls	r3, r3, #8
 8108376:	68ba      	ldr	r2, [r7, #8]
 8108378:	4313      	orrs	r3, r2
 810837a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 810837c:	683b      	ldr	r3, [r7, #0]
 810837e:	f003 0301 	and.w	r3, r3, #1
 8108382:	2b00      	cmp	r3, #0
 8108384:	d002      	beq.n	810838c <get_fat+0xe6>
 8108386:	68bb      	ldr	r3, [r7, #8]
 8108388:	091b      	lsrs	r3, r3, #4
 810838a:	e002      	b.n	8108392 <get_fat+0xec>
 810838c:	68bb      	ldr	r3, [r7, #8]
 810838e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8108392:	617b      	str	r3, [r7, #20]
			break;
 8108394:	e055      	b.n	8108442 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8108396:	693b      	ldr	r3, [r7, #16]
 8108398:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 810839a:	693b      	ldr	r3, [r7, #16]
 810839c:	899b      	ldrh	r3, [r3, #12]
 810839e:	085b      	lsrs	r3, r3, #1
 81083a0:	b29b      	uxth	r3, r3
 81083a2:	4619      	mov	r1, r3
 81083a4:	683b      	ldr	r3, [r7, #0]
 81083a6:	fbb3 f3f1 	udiv	r3, r3, r1
 81083aa:	4413      	add	r3, r2
 81083ac:	4619      	mov	r1, r3
 81083ae:	6938      	ldr	r0, [r7, #16]
 81083b0:	f7ff febc 	bl	810812c <move_window>
 81083b4:	4603      	mov	r3, r0
 81083b6:	2b00      	cmp	r3, #0
 81083b8:	d140      	bne.n	810843c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 81083ba:	693b      	ldr	r3, [r7, #16]
 81083bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 81083c0:	683b      	ldr	r3, [r7, #0]
 81083c2:	005b      	lsls	r3, r3, #1
 81083c4:	693a      	ldr	r2, [r7, #16]
 81083c6:	8992      	ldrh	r2, [r2, #12]
 81083c8:	fbb3 f0f2 	udiv	r0, r3, r2
 81083cc:	fb00 f202 	mul.w	r2, r0, r2
 81083d0:	1a9b      	subs	r3, r3, r2
 81083d2:	440b      	add	r3, r1
 81083d4:	4618      	mov	r0, r3
 81083d6:	f7ff fbf9 	bl	8107bcc <ld_word>
 81083da:	4603      	mov	r3, r0
 81083dc:	617b      	str	r3, [r7, #20]
			break;
 81083de:	e030      	b.n	8108442 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 81083e0:	693b      	ldr	r3, [r7, #16]
 81083e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81083e4:	693b      	ldr	r3, [r7, #16]
 81083e6:	899b      	ldrh	r3, [r3, #12]
 81083e8:	089b      	lsrs	r3, r3, #2
 81083ea:	b29b      	uxth	r3, r3
 81083ec:	4619      	mov	r1, r3
 81083ee:	683b      	ldr	r3, [r7, #0]
 81083f0:	fbb3 f3f1 	udiv	r3, r3, r1
 81083f4:	4413      	add	r3, r2
 81083f6:	4619      	mov	r1, r3
 81083f8:	6938      	ldr	r0, [r7, #16]
 81083fa:	f7ff fe97 	bl	810812c <move_window>
 81083fe:	4603      	mov	r3, r0
 8108400:	2b00      	cmp	r3, #0
 8108402:	d11d      	bne.n	8108440 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8108404:	693b      	ldr	r3, [r7, #16]
 8108406:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 810840a:	683b      	ldr	r3, [r7, #0]
 810840c:	009b      	lsls	r3, r3, #2
 810840e:	693a      	ldr	r2, [r7, #16]
 8108410:	8992      	ldrh	r2, [r2, #12]
 8108412:	fbb3 f0f2 	udiv	r0, r3, r2
 8108416:	fb00 f202 	mul.w	r2, r0, r2
 810841a:	1a9b      	subs	r3, r3, r2
 810841c:	440b      	add	r3, r1
 810841e:	4618      	mov	r0, r3
 8108420:	f7ff fbec 	bl	8107bfc <ld_dword>
 8108424:	4603      	mov	r3, r0
 8108426:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 810842a:	617b      	str	r3, [r7, #20]
			break;
 810842c:	e009      	b.n	8108442 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 810842e:	2301      	movs	r3, #1
 8108430:	617b      	str	r3, [r7, #20]
 8108432:	e006      	b.n	8108442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8108434:	bf00      	nop
 8108436:	e004      	b.n	8108442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8108438:	bf00      	nop
 810843a:	e002      	b.n	8108442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 810843c:	bf00      	nop
 810843e:	e000      	b.n	8108442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8108440:	bf00      	nop
		}
	}

	return val;
 8108442:	697b      	ldr	r3, [r7, #20]
}
 8108444:	4618      	mov	r0, r3
 8108446:	3718      	adds	r7, #24
 8108448:	46bd      	mov	sp, r7
 810844a:	bd80      	pop	{r7, pc}

0810844c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 810844c:	b590      	push	{r4, r7, lr}
 810844e:	b089      	sub	sp, #36	@ 0x24
 8108450:	af00      	add	r7, sp, #0
 8108452:	60f8      	str	r0, [r7, #12]
 8108454:	60b9      	str	r1, [r7, #8]
 8108456:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8108458:	2302      	movs	r3, #2
 810845a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 810845c:	68bb      	ldr	r3, [r7, #8]
 810845e:	2b01      	cmp	r3, #1
 8108460:	f240 8109 	bls.w	8108676 <put_fat+0x22a>
 8108464:	68fb      	ldr	r3, [r7, #12]
 8108466:	69db      	ldr	r3, [r3, #28]
 8108468:	68ba      	ldr	r2, [r7, #8]
 810846a:	429a      	cmp	r2, r3
 810846c:	f080 8103 	bcs.w	8108676 <put_fat+0x22a>
		switch (fs->fs_type) {
 8108470:	68fb      	ldr	r3, [r7, #12]
 8108472:	781b      	ldrb	r3, [r3, #0]
 8108474:	2b03      	cmp	r3, #3
 8108476:	f000 80b6 	beq.w	81085e6 <put_fat+0x19a>
 810847a:	2b03      	cmp	r3, #3
 810847c:	f300 80fb 	bgt.w	8108676 <put_fat+0x22a>
 8108480:	2b01      	cmp	r3, #1
 8108482:	d003      	beq.n	810848c <put_fat+0x40>
 8108484:	2b02      	cmp	r3, #2
 8108486:	f000 8083 	beq.w	8108590 <put_fat+0x144>
 810848a:	e0f4      	b.n	8108676 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 810848c:	68bb      	ldr	r3, [r7, #8]
 810848e:	61bb      	str	r3, [r7, #24]
 8108490:	69bb      	ldr	r3, [r7, #24]
 8108492:	085b      	lsrs	r3, r3, #1
 8108494:	69ba      	ldr	r2, [r7, #24]
 8108496:	4413      	add	r3, r2
 8108498:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 810849a:	68fb      	ldr	r3, [r7, #12]
 810849c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 810849e:	68fb      	ldr	r3, [r7, #12]
 81084a0:	899b      	ldrh	r3, [r3, #12]
 81084a2:	4619      	mov	r1, r3
 81084a4:	69bb      	ldr	r3, [r7, #24]
 81084a6:	fbb3 f3f1 	udiv	r3, r3, r1
 81084aa:	4413      	add	r3, r2
 81084ac:	4619      	mov	r1, r3
 81084ae:	68f8      	ldr	r0, [r7, #12]
 81084b0:	f7ff fe3c 	bl	810812c <move_window>
 81084b4:	4603      	mov	r3, r0
 81084b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 81084b8:	7ffb      	ldrb	r3, [r7, #31]
 81084ba:	2b00      	cmp	r3, #0
 81084bc:	f040 80d4 	bne.w	8108668 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 81084c0:	68fb      	ldr	r3, [r7, #12]
 81084c2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 81084c6:	69bb      	ldr	r3, [r7, #24]
 81084c8:	1c5a      	adds	r2, r3, #1
 81084ca:	61ba      	str	r2, [r7, #24]
 81084cc:	68fa      	ldr	r2, [r7, #12]
 81084ce:	8992      	ldrh	r2, [r2, #12]
 81084d0:	fbb3 f0f2 	udiv	r0, r3, r2
 81084d4:	fb00 f202 	mul.w	r2, r0, r2
 81084d8:	1a9b      	subs	r3, r3, r2
 81084da:	440b      	add	r3, r1
 81084dc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 81084de:	68bb      	ldr	r3, [r7, #8]
 81084e0:	f003 0301 	and.w	r3, r3, #1
 81084e4:	2b00      	cmp	r3, #0
 81084e6:	d00d      	beq.n	8108504 <put_fat+0xb8>
 81084e8:	697b      	ldr	r3, [r7, #20]
 81084ea:	781b      	ldrb	r3, [r3, #0]
 81084ec:	b25b      	sxtb	r3, r3
 81084ee:	f003 030f 	and.w	r3, r3, #15
 81084f2:	b25a      	sxtb	r2, r3
 81084f4:	687b      	ldr	r3, [r7, #4]
 81084f6:	b2db      	uxtb	r3, r3
 81084f8:	011b      	lsls	r3, r3, #4
 81084fa:	b25b      	sxtb	r3, r3
 81084fc:	4313      	orrs	r3, r2
 81084fe:	b25b      	sxtb	r3, r3
 8108500:	b2db      	uxtb	r3, r3
 8108502:	e001      	b.n	8108508 <put_fat+0xbc>
 8108504:	687b      	ldr	r3, [r7, #4]
 8108506:	b2db      	uxtb	r3, r3
 8108508:	697a      	ldr	r2, [r7, #20]
 810850a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 810850c:	68fb      	ldr	r3, [r7, #12]
 810850e:	2201      	movs	r2, #1
 8108510:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8108512:	68fb      	ldr	r3, [r7, #12]
 8108514:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8108516:	68fb      	ldr	r3, [r7, #12]
 8108518:	899b      	ldrh	r3, [r3, #12]
 810851a:	4619      	mov	r1, r3
 810851c:	69bb      	ldr	r3, [r7, #24]
 810851e:	fbb3 f3f1 	udiv	r3, r3, r1
 8108522:	4413      	add	r3, r2
 8108524:	4619      	mov	r1, r3
 8108526:	68f8      	ldr	r0, [r7, #12]
 8108528:	f7ff fe00 	bl	810812c <move_window>
 810852c:	4603      	mov	r3, r0
 810852e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8108530:	7ffb      	ldrb	r3, [r7, #31]
 8108532:	2b00      	cmp	r3, #0
 8108534:	f040 809a 	bne.w	810866c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8108538:	68fb      	ldr	r3, [r7, #12]
 810853a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 810853e:	68fb      	ldr	r3, [r7, #12]
 8108540:	899b      	ldrh	r3, [r3, #12]
 8108542:	461a      	mov	r2, r3
 8108544:	69bb      	ldr	r3, [r7, #24]
 8108546:	fbb3 f0f2 	udiv	r0, r3, r2
 810854a:	fb00 f202 	mul.w	r2, r0, r2
 810854e:	1a9b      	subs	r3, r3, r2
 8108550:	440b      	add	r3, r1
 8108552:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8108554:	68bb      	ldr	r3, [r7, #8]
 8108556:	f003 0301 	and.w	r3, r3, #1
 810855a:	2b00      	cmp	r3, #0
 810855c:	d003      	beq.n	8108566 <put_fat+0x11a>
 810855e:	687b      	ldr	r3, [r7, #4]
 8108560:	091b      	lsrs	r3, r3, #4
 8108562:	b2db      	uxtb	r3, r3
 8108564:	e00e      	b.n	8108584 <put_fat+0x138>
 8108566:	697b      	ldr	r3, [r7, #20]
 8108568:	781b      	ldrb	r3, [r3, #0]
 810856a:	b25b      	sxtb	r3, r3
 810856c:	f023 030f 	bic.w	r3, r3, #15
 8108570:	b25a      	sxtb	r2, r3
 8108572:	687b      	ldr	r3, [r7, #4]
 8108574:	0a1b      	lsrs	r3, r3, #8
 8108576:	b25b      	sxtb	r3, r3
 8108578:	f003 030f 	and.w	r3, r3, #15
 810857c:	b25b      	sxtb	r3, r3
 810857e:	4313      	orrs	r3, r2
 8108580:	b25b      	sxtb	r3, r3
 8108582:	b2db      	uxtb	r3, r3
 8108584:	697a      	ldr	r2, [r7, #20]
 8108586:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8108588:	68fb      	ldr	r3, [r7, #12]
 810858a:	2201      	movs	r2, #1
 810858c:	70da      	strb	r2, [r3, #3]
			break;
 810858e:	e072      	b.n	8108676 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8108590:	68fb      	ldr	r3, [r7, #12]
 8108592:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8108594:	68fb      	ldr	r3, [r7, #12]
 8108596:	899b      	ldrh	r3, [r3, #12]
 8108598:	085b      	lsrs	r3, r3, #1
 810859a:	b29b      	uxth	r3, r3
 810859c:	4619      	mov	r1, r3
 810859e:	68bb      	ldr	r3, [r7, #8]
 81085a0:	fbb3 f3f1 	udiv	r3, r3, r1
 81085a4:	4413      	add	r3, r2
 81085a6:	4619      	mov	r1, r3
 81085a8:	68f8      	ldr	r0, [r7, #12]
 81085aa:	f7ff fdbf 	bl	810812c <move_window>
 81085ae:	4603      	mov	r3, r0
 81085b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 81085b2:	7ffb      	ldrb	r3, [r7, #31]
 81085b4:	2b00      	cmp	r3, #0
 81085b6:	d15b      	bne.n	8108670 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 81085b8:	68fb      	ldr	r3, [r7, #12]
 81085ba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 81085be:	68bb      	ldr	r3, [r7, #8]
 81085c0:	005b      	lsls	r3, r3, #1
 81085c2:	68fa      	ldr	r2, [r7, #12]
 81085c4:	8992      	ldrh	r2, [r2, #12]
 81085c6:	fbb3 f0f2 	udiv	r0, r3, r2
 81085ca:	fb00 f202 	mul.w	r2, r0, r2
 81085ce:	1a9b      	subs	r3, r3, r2
 81085d0:	440b      	add	r3, r1
 81085d2:	687a      	ldr	r2, [r7, #4]
 81085d4:	b292      	uxth	r2, r2
 81085d6:	4611      	mov	r1, r2
 81085d8:	4618      	mov	r0, r3
 81085da:	f7ff fb32 	bl	8107c42 <st_word>
			fs->wflag = 1;
 81085de:	68fb      	ldr	r3, [r7, #12]
 81085e0:	2201      	movs	r2, #1
 81085e2:	70da      	strb	r2, [r3, #3]
			break;
 81085e4:	e047      	b.n	8108676 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 81085e6:	68fb      	ldr	r3, [r7, #12]
 81085e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81085ea:	68fb      	ldr	r3, [r7, #12]
 81085ec:	899b      	ldrh	r3, [r3, #12]
 81085ee:	089b      	lsrs	r3, r3, #2
 81085f0:	b29b      	uxth	r3, r3
 81085f2:	4619      	mov	r1, r3
 81085f4:	68bb      	ldr	r3, [r7, #8]
 81085f6:	fbb3 f3f1 	udiv	r3, r3, r1
 81085fa:	4413      	add	r3, r2
 81085fc:	4619      	mov	r1, r3
 81085fe:	68f8      	ldr	r0, [r7, #12]
 8108600:	f7ff fd94 	bl	810812c <move_window>
 8108604:	4603      	mov	r3, r0
 8108606:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8108608:	7ffb      	ldrb	r3, [r7, #31]
 810860a:	2b00      	cmp	r3, #0
 810860c:	d132      	bne.n	8108674 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 810860e:	687b      	ldr	r3, [r7, #4]
 8108610:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8108614:	68fb      	ldr	r3, [r7, #12]
 8108616:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 810861a:	68bb      	ldr	r3, [r7, #8]
 810861c:	009b      	lsls	r3, r3, #2
 810861e:	68fa      	ldr	r2, [r7, #12]
 8108620:	8992      	ldrh	r2, [r2, #12]
 8108622:	fbb3 f0f2 	udiv	r0, r3, r2
 8108626:	fb00 f202 	mul.w	r2, r0, r2
 810862a:	1a9b      	subs	r3, r3, r2
 810862c:	440b      	add	r3, r1
 810862e:	4618      	mov	r0, r3
 8108630:	f7ff fae4 	bl	8107bfc <ld_dword>
 8108634:	4603      	mov	r3, r0
 8108636:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 810863a:	4323      	orrs	r3, r4
 810863c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 810863e:	68fb      	ldr	r3, [r7, #12]
 8108640:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8108644:	68bb      	ldr	r3, [r7, #8]
 8108646:	009b      	lsls	r3, r3, #2
 8108648:	68fa      	ldr	r2, [r7, #12]
 810864a:	8992      	ldrh	r2, [r2, #12]
 810864c:	fbb3 f0f2 	udiv	r0, r3, r2
 8108650:	fb00 f202 	mul.w	r2, r0, r2
 8108654:	1a9b      	subs	r3, r3, r2
 8108656:	440b      	add	r3, r1
 8108658:	6879      	ldr	r1, [r7, #4]
 810865a:	4618      	mov	r0, r3
 810865c:	f7ff fb0c 	bl	8107c78 <st_dword>
			fs->wflag = 1;
 8108660:	68fb      	ldr	r3, [r7, #12]
 8108662:	2201      	movs	r2, #1
 8108664:	70da      	strb	r2, [r3, #3]
			break;
 8108666:	e006      	b.n	8108676 <put_fat+0x22a>
			if (res != FR_OK) break;
 8108668:	bf00      	nop
 810866a:	e004      	b.n	8108676 <put_fat+0x22a>
			if (res != FR_OK) break;
 810866c:	bf00      	nop
 810866e:	e002      	b.n	8108676 <put_fat+0x22a>
			if (res != FR_OK) break;
 8108670:	bf00      	nop
 8108672:	e000      	b.n	8108676 <put_fat+0x22a>
			if (res != FR_OK) break;
 8108674:	bf00      	nop
		}
	}
	return res;
 8108676:	7ffb      	ldrb	r3, [r7, #31]
}
 8108678:	4618      	mov	r0, r3
 810867a:	3724      	adds	r7, #36	@ 0x24
 810867c:	46bd      	mov	sp, r7
 810867e:	bd90      	pop	{r4, r7, pc}

08108680 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8108680:	b580      	push	{r7, lr}
 8108682:	b088      	sub	sp, #32
 8108684:	af00      	add	r7, sp, #0
 8108686:	60f8      	str	r0, [r7, #12]
 8108688:	60b9      	str	r1, [r7, #8]
 810868a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 810868c:	2300      	movs	r3, #0
 810868e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8108690:	68fb      	ldr	r3, [r7, #12]
 8108692:	681b      	ldr	r3, [r3, #0]
 8108694:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8108696:	68bb      	ldr	r3, [r7, #8]
 8108698:	2b01      	cmp	r3, #1
 810869a:	d904      	bls.n	81086a6 <remove_chain+0x26>
 810869c:	69bb      	ldr	r3, [r7, #24]
 810869e:	69db      	ldr	r3, [r3, #28]
 81086a0:	68ba      	ldr	r2, [r7, #8]
 81086a2:	429a      	cmp	r2, r3
 81086a4:	d301      	bcc.n	81086aa <remove_chain+0x2a>
 81086a6:	2302      	movs	r3, #2
 81086a8:	e04b      	b.n	8108742 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 81086aa:	687b      	ldr	r3, [r7, #4]
 81086ac:	2b00      	cmp	r3, #0
 81086ae:	d00c      	beq.n	81086ca <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 81086b0:	f04f 32ff 	mov.w	r2, #4294967295
 81086b4:	6879      	ldr	r1, [r7, #4]
 81086b6:	69b8      	ldr	r0, [r7, #24]
 81086b8:	f7ff fec8 	bl	810844c <put_fat>
 81086bc:	4603      	mov	r3, r0
 81086be:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 81086c0:	7ffb      	ldrb	r3, [r7, #31]
 81086c2:	2b00      	cmp	r3, #0
 81086c4:	d001      	beq.n	81086ca <remove_chain+0x4a>
 81086c6:	7ffb      	ldrb	r3, [r7, #31]
 81086c8:	e03b      	b.n	8108742 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 81086ca:	68b9      	ldr	r1, [r7, #8]
 81086cc:	68f8      	ldr	r0, [r7, #12]
 81086ce:	f7ff fdea 	bl	81082a6 <get_fat>
 81086d2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 81086d4:	697b      	ldr	r3, [r7, #20]
 81086d6:	2b00      	cmp	r3, #0
 81086d8:	d031      	beq.n	810873e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 81086da:	697b      	ldr	r3, [r7, #20]
 81086dc:	2b01      	cmp	r3, #1
 81086de:	d101      	bne.n	81086e4 <remove_chain+0x64>
 81086e0:	2302      	movs	r3, #2
 81086e2:	e02e      	b.n	8108742 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 81086e4:	697b      	ldr	r3, [r7, #20]
 81086e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81086ea:	d101      	bne.n	81086f0 <remove_chain+0x70>
 81086ec:	2301      	movs	r3, #1
 81086ee:	e028      	b.n	8108742 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 81086f0:	2200      	movs	r2, #0
 81086f2:	68b9      	ldr	r1, [r7, #8]
 81086f4:	69b8      	ldr	r0, [r7, #24]
 81086f6:	f7ff fea9 	bl	810844c <put_fat>
 81086fa:	4603      	mov	r3, r0
 81086fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 81086fe:	7ffb      	ldrb	r3, [r7, #31]
 8108700:	2b00      	cmp	r3, #0
 8108702:	d001      	beq.n	8108708 <remove_chain+0x88>
 8108704:	7ffb      	ldrb	r3, [r7, #31]
 8108706:	e01c      	b.n	8108742 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8108708:	69bb      	ldr	r3, [r7, #24]
 810870a:	699a      	ldr	r2, [r3, #24]
 810870c:	69bb      	ldr	r3, [r7, #24]
 810870e:	69db      	ldr	r3, [r3, #28]
 8108710:	3b02      	subs	r3, #2
 8108712:	429a      	cmp	r2, r3
 8108714:	d20b      	bcs.n	810872e <remove_chain+0xae>
			fs->free_clst++;
 8108716:	69bb      	ldr	r3, [r7, #24]
 8108718:	699b      	ldr	r3, [r3, #24]
 810871a:	1c5a      	adds	r2, r3, #1
 810871c:	69bb      	ldr	r3, [r7, #24]
 810871e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8108720:	69bb      	ldr	r3, [r7, #24]
 8108722:	791b      	ldrb	r3, [r3, #4]
 8108724:	f043 0301 	orr.w	r3, r3, #1
 8108728:	b2da      	uxtb	r2, r3
 810872a:	69bb      	ldr	r3, [r7, #24]
 810872c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 810872e:	697b      	ldr	r3, [r7, #20]
 8108730:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8108732:	69bb      	ldr	r3, [r7, #24]
 8108734:	69db      	ldr	r3, [r3, #28]
 8108736:	68ba      	ldr	r2, [r7, #8]
 8108738:	429a      	cmp	r2, r3
 810873a:	d3c6      	bcc.n	81086ca <remove_chain+0x4a>
 810873c:	e000      	b.n	8108740 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 810873e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8108740:	2300      	movs	r3, #0
}
 8108742:	4618      	mov	r0, r3
 8108744:	3720      	adds	r7, #32
 8108746:	46bd      	mov	sp, r7
 8108748:	bd80      	pop	{r7, pc}

0810874a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 810874a:	b580      	push	{r7, lr}
 810874c:	b088      	sub	sp, #32
 810874e:	af00      	add	r7, sp, #0
 8108750:	6078      	str	r0, [r7, #4]
 8108752:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8108754:	687b      	ldr	r3, [r7, #4]
 8108756:	681b      	ldr	r3, [r3, #0]
 8108758:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 810875a:	683b      	ldr	r3, [r7, #0]
 810875c:	2b00      	cmp	r3, #0
 810875e:	d10d      	bne.n	810877c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8108760:	693b      	ldr	r3, [r7, #16]
 8108762:	695b      	ldr	r3, [r3, #20]
 8108764:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8108766:	69bb      	ldr	r3, [r7, #24]
 8108768:	2b00      	cmp	r3, #0
 810876a:	d004      	beq.n	8108776 <create_chain+0x2c>
 810876c:	693b      	ldr	r3, [r7, #16]
 810876e:	69db      	ldr	r3, [r3, #28]
 8108770:	69ba      	ldr	r2, [r7, #24]
 8108772:	429a      	cmp	r2, r3
 8108774:	d31b      	bcc.n	81087ae <create_chain+0x64>
 8108776:	2301      	movs	r3, #1
 8108778:	61bb      	str	r3, [r7, #24]
 810877a:	e018      	b.n	81087ae <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 810877c:	6839      	ldr	r1, [r7, #0]
 810877e:	6878      	ldr	r0, [r7, #4]
 8108780:	f7ff fd91 	bl	81082a6 <get_fat>
 8108784:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8108786:	68fb      	ldr	r3, [r7, #12]
 8108788:	2b01      	cmp	r3, #1
 810878a:	d801      	bhi.n	8108790 <create_chain+0x46>
 810878c:	2301      	movs	r3, #1
 810878e:	e070      	b.n	8108872 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8108790:	68fb      	ldr	r3, [r7, #12]
 8108792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108796:	d101      	bne.n	810879c <create_chain+0x52>
 8108798:	68fb      	ldr	r3, [r7, #12]
 810879a:	e06a      	b.n	8108872 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 810879c:	693b      	ldr	r3, [r7, #16]
 810879e:	69db      	ldr	r3, [r3, #28]
 81087a0:	68fa      	ldr	r2, [r7, #12]
 81087a2:	429a      	cmp	r2, r3
 81087a4:	d201      	bcs.n	81087aa <create_chain+0x60>
 81087a6:	68fb      	ldr	r3, [r7, #12]
 81087a8:	e063      	b.n	8108872 <create_chain+0x128>
		scl = clst;
 81087aa:	683b      	ldr	r3, [r7, #0]
 81087ac:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 81087ae:	69bb      	ldr	r3, [r7, #24]
 81087b0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 81087b2:	69fb      	ldr	r3, [r7, #28]
 81087b4:	3301      	adds	r3, #1
 81087b6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 81087b8:	693b      	ldr	r3, [r7, #16]
 81087ba:	69db      	ldr	r3, [r3, #28]
 81087bc:	69fa      	ldr	r2, [r7, #28]
 81087be:	429a      	cmp	r2, r3
 81087c0:	d307      	bcc.n	81087d2 <create_chain+0x88>
				ncl = 2;
 81087c2:	2302      	movs	r3, #2
 81087c4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 81087c6:	69fa      	ldr	r2, [r7, #28]
 81087c8:	69bb      	ldr	r3, [r7, #24]
 81087ca:	429a      	cmp	r2, r3
 81087cc:	d901      	bls.n	81087d2 <create_chain+0x88>
 81087ce:	2300      	movs	r3, #0
 81087d0:	e04f      	b.n	8108872 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 81087d2:	69f9      	ldr	r1, [r7, #28]
 81087d4:	6878      	ldr	r0, [r7, #4]
 81087d6:	f7ff fd66 	bl	81082a6 <get_fat>
 81087da:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 81087dc:	68fb      	ldr	r3, [r7, #12]
 81087de:	2b00      	cmp	r3, #0
 81087e0:	d00e      	beq.n	8108800 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 81087e2:	68fb      	ldr	r3, [r7, #12]
 81087e4:	2b01      	cmp	r3, #1
 81087e6:	d003      	beq.n	81087f0 <create_chain+0xa6>
 81087e8:	68fb      	ldr	r3, [r7, #12]
 81087ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 81087ee:	d101      	bne.n	81087f4 <create_chain+0xaa>
 81087f0:	68fb      	ldr	r3, [r7, #12]
 81087f2:	e03e      	b.n	8108872 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 81087f4:	69fa      	ldr	r2, [r7, #28]
 81087f6:	69bb      	ldr	r3, [r7, #24]
 81087f8:	429a      	cmp	r2, r3
 81087fa:	d1da      	bne.n	81087b2 <create_chain+0x68>
 81087fc:	2300      	movs	r3, #0
 81087fe:	e038      	b.n	8108872 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8108800:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8108802:	f04f 32ff 	mov.w	r2, #4294967295
 8108806:	69f9      	ldr	r1, [r7, #28]
 8108808:	6938      	ldr	r0, [r7, #16]
 810880a:	f7ff fe1f 	bl	810844c <put_fat>
 810880e:	4603      	mov	r3, r0
 8108810:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8108812:	7dfb      	ldrb	r3, [r7, #23]
 8108814:	2b00      	cmp	r3, #0
 8108816:	d109      	bne.n	810882c <create_chain+0xe2>
 8108818:	683b      	ldr	r3, [r7, #0]
 810881a:	2b00      	cmp	r3, #0
 810881c:	d006      	beq.n	810882c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 810881e:	69fa      	ldr	r2, [r7, #28]
 8108820:	6839      	ldr	r1, [r7, #0]
 8108822:	6938      	ldr	r0, [r7, #16]
 8108824:	f7ff fe12 	bl	810844c <put_fat>
 8108828:	4603      	mov	r3, r0
 810882a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 810882c:	7dfb      	ldrb	r3, [r7, #23]
 810882e:	2b00      	cmp	r3, #0
 8108830:	d116      	bne.n	8108860 <create_chain+0x116>
		fs->last_clst = ncl;
 8108832:	693b      	ldr	r3, [r7, #16]
 8108834:	69fa      	ldr	r2, [r7, #28]
 8108836:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8108838:	693b      	ldr	r3, [r7, #16]
 810883a:	699a      	ldr	r2, [r3, #24]
 810883c:	693b      	ldr	r3, [r7, #16]
 810883e:	69db      	ldr	r3, [r3, #28]
 8108840:	3b02      	subs	r3, #2
 8108842:	429a      	cmp	r2, r3
 8108844:	d804      	bhi.n	8108850 <create_chain+0x106>
 8108846:	693b      	ldr	r3, [r7, #16]
 8108848:	699b      	ldr	r3, [r3, #24]
 810884a:	1e5a      	subs	r2, r3, #1
 810884c:	693b      	ldr	r3, [r7, #16]
 810884e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8108850:	693b      	ldr	r3, [r7, #16]
 8108852:	791b      	ldrb	r3, [r3, #4]
 8108854:	f043 0301 	orr.w	r3, r3, #1
 8108858:	b2da      	uxtb	r2, r3
 810885a:	693b      	ldr	r3, [r7, #16]
 810885c:	711a      	strb	r2, [r3, #4]
 810885e:	e007      	b.n	8108870 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8108860:	7dfb      	ldrb	r3, [r7, #23]
 8108862:	2b01      	cmp	r3, #1
 8108864:	d102      	bne.n	810886c <create_chain+0x122>
 8108866:	f04f 33ff 	mov.w	r3, #4294967295
 810886a:	e000      	b.n	810886e <create_chain+0x124>
 810886c:	2301      	movs	r3, #1
 810886e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8108870:	69fb      	ldr	r3, [r7, #28]
}
 8108872:	4618      	mov	r0, r3
 8108874:	3720      	adds	r7, #32
 8108876:	46bd      	mov	sp, r7
 8108878:	bd80      	pop	{r7, pc}

0810887a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 810887a:	b480      	push	{r7}
 810887c:	b087      	sub	sp, #28
 810887e:	af00      	add	r7, sp, #0
 8108880:	6078      	str	r0, [r7, #4]
 8108882:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8108884:	687b      	ldr	r3, [r7, #4]
 8108886:	681b      	ldr	r3, [r3, #0]
 8108888:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 810888a:	687b      	ldr	r3, [r7, #4]
 810888c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810888e:	3304      	adds	r3, #4
 8108890:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8108892:	68fb      	ldr	r3, [r7, #12]
 8108894:	899b      	ldrh	r3, [r3, #12]
 8108896:	461a      	mov	r2, r3
 8108898:	683b      	ldr	r3, [r7, #0]
 810889a:	fbb3 f3f2 	udiv	r3, r3, r2
 810889e:	68fa      	ldr	r2, [r7, #12]
 81088a0:	8952      	ldrh	r2, [r2, #10]
 81088a2:	fbb3 f3f2 	udiv	r3, r3, r2
 81088a6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 81088a8:	693b      	ldr	r3, [r7, #16]
 81088aa:	1d1a      	adds	r2, r3, #4
 81088ac:	613a      	str	r2, [r7, #16]
 81088ae:	681b      	ldr	r3, [r3, #0]
 81088b0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 81088b2:	68bb      	ldr	r3, [r7, #8]
 81088b4:	2b00      	cmp	r3, #0
 81088b6:	d101      	bne.n	81088bc <clmt_clust+0x42>
 81088b8:	2300      	movs	r3, #0
 81088ba:	e010      	b.n	81088de <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 81088bc:	697a      	ldr	r2, [r7, #20]
 81088be:	68bb      	ldr	r3, [r7, #8]
 81088c0:	429a      	cmp	r2, r3
 81088c2:	d307      	bcc.n	81088d4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 81088c4:	697a      	ldr	r2, [r7, #20]
 81088c6:	68bb      	ldr	r3, [r7, #8]
 81088c8:	1ad3      	subs	r3, r2, r3
 81088ca:	617b      	str	r3, [r7, #20]
 81088cc:	693b      	ldr	r3, [r7, #16]
 81088ce:	3304      	adds	r3, #4
 81088d0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 81088d2:	e7e9      	b.n	81088a8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 81088d4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 81088d6:	693b      	ldr	r3, [r7, #16]
 81088d8:	681a      	ldr	r2, [r3, #0]
 81088da:	697b      	ldr	r3, [r7, #20]
 81088dc:	4413      	add	r3, r2
}
 81088de:	4618      	mov	r0, r3
 81088e0:	371c      	adds	r7, #28
 81088e2:	46bd      	mov	sp, r7
 81088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81088e8:	4770      	bx	lr

081088ea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 81088ea:	b580      	push	{r7, lr}
 81088ec:	b086      	sub	sp, #24
 81088ee:	af00      	add	r7, sp, #0
 81088f0:	6078      	str	r0, [r7, #4]
 81088f2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 81088f4:	687b      	ldr	r3, [r7, #4]
 81088f6:	681b      	ldr	r3, [r3, #0]
 81088f8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 81088fa:	683b      	ldr	r3, [r7, #0]
 81088fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8108900:	d204      	bcs.n	810890c <dir_sdi+0x22>
 8108902:	683b      	ldr	r3, [r7, #0]
 8108904:	f003 031f 	and.w	r3, r3, #31
 8108908:	2b00      	cmp	r3, #0
 810890a:	d001      	beq.n	8108910 <dir_sdi+0x26>
		return FR_INT_ERR;
 810890c:	2302      	movs	r3, #2
 810890e:	e071      	b.n	81089f4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8108910:	687b      	ldr	r3, [r7, #4]
 8108912:	683a      	ldr	r2, [r7, #0]
 8108914:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8108916:	687b      	ldr	r3, [r7, #4]
 8108918:	689b      	ldr	r3, [r3, #8]
 810891a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 810891c:	697b      	ldr	r3, [r7, #20]
 810891e:	2b00      	cmp	r3, #0
 8108920:	d106      	bne.n	8108930 <dir_sdi+0x46>
 8108922:	693b      	ldr	r3, [r7, #16]
 8108924:	781b      	ldrb	r3, [r3, #0]
 8108926:	2b02      	cmp	r3, #2
 8108928:	d902      	bls.n	8108930 <dir_sdi+0x46>
		clst = fs->dirbase;
 810892a:	693b      	ldr	r3, [r7, #16]
 810892c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810892e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8108930:	697b      	ldr	r3, [r7, #20]
 8108932:	2b00      	cmp	r3, #0
 8108934:	d10c      	bne.n	8108950 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8108936:	683b      	ldr	r3, [r7, #0]
 8108938:	095b      	lsrs	r3, r3, #5
 810893a:	693a      	ldr	r2, [r7, #16]
 810893c:	8912      	ldrh	r2, [r2, #8]
 810893e:	4293      	cmp	r3, r2
 8108940:	d301      	bcc.n	8108946 <dir_sdi+0x5c>
 8108942:	2302      	movs	r3, #2
 8108944:	e056      	b.n	81089f4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8108946:	693b      	ldr	r3, [r7, #16]
 8108948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810894a:	687b      	ldr	r3, [r7, #4]
 810894c:	61da      	str	r2, [r3, #28]
 810894e:	e02d      	b.n	81089ac <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8108950:	693b      	ldr	r3, [r7, #16]
 8108952:	895b      	ldrh	r3, [r3, #10]
 8108954:	461a      	mov	r2, r3
 8108956:	693b      	ldr	r3, [r7, #16]
 8108958:	899b      	ldrh	r3, [r3, #12]
 810895a:	fb02 f303 	mul.w	r3, r2, r3
 810895e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8108960:	e019      	b.n	8108996 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8108962:	687b      	ldr	r3, [r7, #4]
 8108964:	6979      	ldr	r1, [r7, #20]
 8108966:	4618      	mov	r0, r3
 8108968:	f7ff fc9d 	bl	81082a6 <get_fat>
 810896c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 810896e:	697b      	ldr	r3, [r7, #20]
 8108970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108974:	d101      	bne.n	810897a <dir_sdi+0x90>
 8108976:	2301      	movs	r3, #1
 8108978:	e03c      	b.n	81089f4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 810897a:	697b      	ldr	r3, [r7, #20]
 810897c:	2b01      	cmp	r3, #1
 810897e:	d904      	bls.n	810898a <dir_sdi+0xa0>
 8108980:	693b      	ldr	r3, [r7, #16]
 8108982:	69db      	ldr	r3, [r3, #28]
 8108984:	697a      	ldr	r2, [r7, #20]
 8108986:	429a      	cmp	r2, r3
 8108988:	d301      	bcc.n	810898e <dir_sdi+0xa4>
 810898a:	2302      	movs	r3, #2
 810898c:	e032      	b.n	81089f4 <dir_sdi+0x10a>
			ofs -= csz;
 810898e:	683a      	ldr	r2, [r7, #0]
 8108990:	68fb      	ldr	r3, [r7, #12]
 8108992:	1ad3      	subs	r3, r2, r3
 8108994:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8108996:	683a      	ldr	r2, [r7, #0]
 8108998:	68fb      	ldr	r3, [r7, #12]
 810899a:	429a      	cmp	r2, r3
 810899c:	d2e1      	bcs.n	8108962 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 810899e:	6979      	ldr	r1, [r7, #20]
 81089a0:	6938      	ldr	r0, [r7, #16]
 81089a2:	f7ff fc61 	bl	8108268 <clust2sect>
 81089a6:	4602      	mov	r2, r0
 81089a8:	687b      	ldr	r3, [r7, #4]
 81089aa:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 81089ac:	687b      	ldr	r3, [r7, #4]
 81089ae:	697a      	ldr	r2, [r7, #20]
 81089b0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 81089b2:	687b      	ldr	r3, [r7, #4]
 81089b4:	69db      	ldr	r3, [r3, #28]
 81089b6:	2b00      	cmp	r3, #0
 81089b8:	d101      	bne.n	81089be <dir_sdi+0xd4>
 81089ba:	2302      	movs	r3, #2
 81089bc:	e01a      	b.n	81089f4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 81089be:	687b      	ldr	r3, [r7, #4]
 81089c0:	69da      	ldr	r2, [r3, #28]
 81089c2:	693b      	ldr	r3, [r7, #16]
 81089c4:	899b      	ldrh	r3, [r3, #12]
 81089c6:	4619      	mov	r1, r3
 81089c8:	683b      	ldr	r3, [r7, #0]
 81089ca:	fbb3 f3f1 	udiv	r3, r3, r1
 81089ce:	441a      	add	r2, r3
 81089d0:	687b      	ldr	r3, [r7, #4]
 81089d2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 81089d4:	693b      	ldr	r3, [r7, #16]
 81089d6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 81089da:	693b      	ldr	r3, [r7, #16]
 81089dc:	899b      	ldrh	r3, [r3, #12]
 81089de:	461a      	mov	r2, r3
 81089e0:	683b      	ldr	r3, [r7, #0]
 81089e2:	fbb3 f0f2 	udiv	r0, r3, r2
 81089e6:	fb00 f202 	mul.w	r2, r0, r2
 81089ea:	1a9b      	subs	r3, r3, r2
 81089ec:	18ca      	adds	r2, r1, r3
 81089ee:	687b      	ldr	r3, [r7, #4]
 81089f0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 81089f2:	2300      	movs	r3, #0
}
 81089f4:	4618      	mov	r0, r3
 81089f6:	3718      	adds	r7, #24
 81089f8:	46bd      	mov	sp, r7
 81089fa:	bd80      	pop	{r7, pc}

081089fc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 81089fc:	b580      	push	{r7, lr}
 81089fe:	b086      	sub	sp, #24
 8108a00:	af00      	add	r7, sp, #0
 8108a02:	6078      	str	r0, [r7, #4]
 8108a04:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8108a06:	687b      	ldr	r3, [r7, #4]
 8108a08:	681b      	ldr	r3, [r3, #0]
 8108a0a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8108a0c:	687b      	ldr	r3, [r7, #4]
 8108a0e:	695b      	ldr	r3, [r3, #20]
 8108a10:	3320      	adds	r3, #32
 8108a12:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8108a14:	687b      	ldr	r3, [r7, #4]
 8108a16:	69db      	ldr	r3, [r3, #28]
 8108a18:	2b00      	cmp	r3, #0
 8108a1a:	d003      	beq.n	8108a24 <dir_next+0x28>
 8108a1c:	68bb      	ldr	r3, [r7, #8]
 8108a1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8108a22:	d301      	bcc.n	8108a28 <dir_next+0x2c>
 8108a24:	2304      	movs	r3, #4
 8108a26:	e0bb      	b.n	8108ba0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8108a28:	68fb      	ldr	r3, [r7, #12]
 8108a2a:	899b      	ldrh	r3, [r3, #12]
 8108a2c:	461a      	mov	r2, r3
 8108a2e:	68bb      	ldr	r3, [r7, #8]
 8108a30:	fbb3 f1f2 	udiv	r1, r3, r2
 8108a34:	fb01 f202 	mul.w	r2, r1, r2
 8108a38:	1a9b      	subs	r3, r3, r2
 8108a3a:	2b00      	cmp	r3, #0
 8108a3c:	f040 809d 	bne.w	8108b7a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8108a40:	687b      	ldr	r3, [r7, #4]
 8108a42:	69db      	ldr	r3, [r3, #28]
 8108a44:	1c5a      	adds	r2, r3, #1
 8108a46:	687b      	ldr	r3, [r7, #4]
 8108a48:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8108a4a:	687b      	ldr	r3, [r7, #4]
 8108a4c:	699b      	ldr	r3, [r3, #24]
 8108a4e:	2b00      	cmp	r3, #0
 8108a50:	d10b      	bne.n	8108a6a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8108a52:	68bb      	ldr	r3, [r7, #8]
 8108a54:	095b      	lsrs	r3, r3, #5
 8108a56:	68fa      	ldr	r2, [r7, #12]
 8108a58:	8912      	ldrh	r2, [r2, #8]
 8108a5a:	4293      	cmp	r3, r2
 8108a5c:	f0c0 808d 	bcc.w	8108b7a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8108a60:	687b      	ldr	r3, [r7, #4]
 8108a62:	2200      	movs	r2, #0
 8108a64:	61da      	str	r2, [r3, #28]
 8108a66:	2304      	movs	r3, #4
 8108a68:	e09a      	b.n	8108ba0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8108a6a:	68fb      	ldr	r3, [r7, #12]
 8108a6c:	899b      	ldrh	r3, [r3, #12]
 8108a6e:	461a      	mov	r2, r3
 8108a70:	68bb      	ldr	r3, [r7, #8]
 8108a72:	fbb3 f3f2 	udiv	r3, r3, r2
 8108a76:	68fa      	ldr	r2, [r7, #12]
 8108a78:	8952      	ldrh	r2, [r2, #10]
 8108a7a:	3a01      	subs	r2, #1
 8108a7c:	4013      	ands	r3, r2
 8108a7e:	2b00      	cmp	r3, #0
 8108a80:	d17b      	bne.n	8108b7a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8108a82:	687a      	ldr	r2, [r7, #4]
 8108a84:	687b      	ldr	r3, [r7, #4]
 8108a86:	699b      	ldr	r3, [r3, #24]
 8108a88:	4619      	mov	r1, r3
 8108a8a:	4610      	mov	r0, r2
 8108a8c:	f7ff fc0b 	bl	81082a6 <get_fat>
 8108a90:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8108a92:	697b      	ldr	r3, [r7, #20]
 8108a94:	2b01      	cmp	r3, #1
 8108a96:	d801      	bhi.n	8108a9c <dir_next+0xa0>
 8108a98:	2302      	movs	r3, #2
 8108a9a:	e081      	b.n	8108ba0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8108a9c:	697b      	ldr	r3, [r7, #20]
 8108a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108aa2:	d101      	bne.n	8108aa8 <dir_next+0xac>
 8108aa4:	2301      	movs	r3, #1
 8108aa6:	e07b      	b.n	8108ba0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8108aa8:	68fb      	ldr	r3, [r7, #12]
 8108aaa:	69db      	ldr	r3, [r3, #28]
 8108aac:	697a      	ldr	r2, [r7, #20]
 8108aae:	429a      	cmp	r2, r3
 8108ab0:	d359      	bcc.n	8108b66 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8108ab2:	683b      	ldr	r3, [r7, #0]
 8108ab4:	2b00      	cmp	r3, #0
 8108ab6:	d104      	bne.n	8108ac2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8108ab8:	687b      	ldr	r3, [r7, #4]
 8108aba:	2200      	movs	r2, #0
 8108abc:	61da      	str	r2, [r3, #28]
 8108abe:	2304      	movs	r3, #4
 8108ac0:	e06e      	b.n	8108ba0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8108ac2:	687a      	ldr	r2, [r7, #4]
 8108ac4:	687b      	ldr	r3, [r7, #4]
 8108ac6:	699b      	ldr	r3, [r3, #24]
 8108ac8:	4619      	mov	r1, r3
 8108aca:	4610      	mov	r0, r2
 8108acc:	f7ff fe3d 	bl	810874a <create_chain>
 8108ad0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8108ad2:	697b      	ldr	r3, [r7, #20]
 8108ad4:	2b00      	cmp	r3, #0
 8108ad6:	d101      	bne.n	8108adc <dir_next+0xe0>
 8108ad8:	2307      	movs	r3, #7
 8108ada:	e061      	b.n	8108ba0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8108adc:	697b      	ldr	r3, [r7, #20]
 8108ade:	2b01      	cmp	r3, #1
 8108ae0:	d101      	bne.n	8108ae6 <dir_next+0xea>
 8108ae2:	2302      	movs	r3, #2
 8108ae4:	e05c      	b.n	8108ba0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8108ae6:	697b      	ldr	r3, [r7, #20]
 8108ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108aec:	d101      	bne.n	8108af2 <dir_next+0xf6>
 8108aee:	2301      	movs	r3, #1
 8108af0:	e056      	b.n	8108ba0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8108af2:	68f8      	ldr	r0, [r7, #12]
 8108af4:	f7ff fad6 	bl	81080a4 <sync_window>
 8108af8:	4603      	mov	r3, r0
 8108afa:	2b00      	cmp	r3, #0
 8108afc:	d001      	beq.n	8108b02 <dir_next+0x106>
 8108afe:	2301      	movs	r3, #1
 8108b00:	e04e      	b.n	8108ba0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8108b02:	68fb      	ldr	r3, [r7, #12]
 8108b04:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8108b08:	68fb      	ldr	r3, [r7, #12]
 8108b0a:	899b      	ldrh	r3, [r3, #12]
 8108b0c:	461a      	mov	r2, r3
 8108b0e:	2100      	movs	r1, #0
 8108b10:	f7ff f8ff 	bl	8107d12 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8108b14:	2300      	movs	r3, #0
 8108b16:	613b      	str	r3, [r7, #16]
 8108b18:	6979      	ldr	r1, [r7, #20]
 8108b1a:	68f8      	ldr	r0, [r7, #12]
 8108b1c:	f7ff fba4 	bl	8108268 <clust2sect>
 8108b20:	4602      	mov	r2, r0
 8108b22:	68fb      	ldr	r3, [r7, #12]
 8108b24:	635a      	str	r2, [r3, #52]	@ 0x34
 8108b26:	e012      	b.n	8108b4e <dir_next+0x152>
						fs->wflag = 1;
 8108b28:	68fb      	ldr	r3, [r7, #12]
 8108b2a:	2201      	movs	r2, #1
 8108b2c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8108b2e:	68f8      	ldr	r0, [r7, #12]
 8108b30:	f7ff fab8 	bl	81080a4 <sync_window>
 8108b34:	4603      	mov	r3, r0
 8108b36:	2b00      	cmp	r3, #0
 8108b38:	d001      	beq.n	8108b3e <dir_next+0x142>
 8108b3a:	2301      	movs	r3, #1
 8108b3c:	e030      	b.n	8108ba0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8108b3e:	693b      	ldr	r3, [r7, #16]
 8108b40:	3301      	adds	r3, #1
 8108b42:	613b      	str	r3, [r7, #16]
 8108b44:	68fb      	ldr	r3, [r7, #12]
 8108b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108b48:	1c5a      	adds	r2, r3, #1
 8108b4a:	68fb      	ldr	r3, [r7, #12]
 8108b4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8108b4e:	68fb      	ldr	r3, [r7, #12]
 8108b50:	895b      	ldrh	r3, [r3, #10]
 8108b52:	461a      	mov	r2, r3
 8108b54:	693b      	ldr	r3, [r7, #16]
 8108b56:	4293      	cmp	r3, r2
 8108b58:	d3e6      	bcc.n	8108b28 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8108b5a:	68fb      	ldr	r3, [r7, #12]
 8108b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108b5e:	693b      	ldr	r3, [r7, #16]
 8108b60:	1ad2      	subs	r2, r2, r3
 8108b62:	68fb      	ldr	r3, [r7, #12]
 8108b64:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8108b66:	687b      	ldr	r3, [r7, #4]
 8108b68:	697a      	ldr	r2, [r7, #20]
 8108b6a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8108b6c:	6979      	ldr	r1, [r7, #20]
 8108b6e:	68f8      	ldr	r0, [r7, #12]
 8108b70:	f7ff fb7a 	bl	8108268 <clust2sect>
 8108b74:	4602      	mov	r2, r0
 8108b76:	687b      	ldr	r3, [r7, #4]
 8108b78:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8108b7a:	687b      	ldr	r3, [r7, #4]
 8108b7c:	68ba      	ldr	r2, [r7, #8]
 8108b7e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8108b80:	68fb      	ldr	r3, [r7, #12]
 8108b82:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8108b86:	68fb      	ldr	r3, [r7, #12]
 8108b88:	899b      	ldrh	r3, [r3, #12]
 8108b8a:	461a      	mov	r2, r3
 8108b8c:	68bb      	ldr	r3, [r7, #8]
 8108b8e:	fbb3 f0f2 	udiv	r0, r3, r2
 8108b92:	fb00 f202 	mul.w	r2, r0, r2
 8108b96:	1a9b      	subs	r3, r3, r2
 8108b98:	18ca      	adds	r2, r1, r3
 8108b9a:	687b      	ldr	r3, [r7, #4]
 8108b9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8108b9e:	2300      	movs	r3, #0
}
 8108ba0:	4618      	mov	r0, r3
 8108ba2:	3718      	adds	r7, #24
 8108ba4:	46bd      	mov	sp, r7
 8108ba6:	bd80      	pop	{r7, pc}

08108ba8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8108ba8:	b580      	push	{r7, lr}
 8108baa:	b086      	sub	sp, #24
 8108bac:	af00      	add	r7, sp, #0
 8108bae:	6078      	str	r0, [r7, #4]
 8108bb0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8108bb2:	687b      	ldr	r3, [r7, #4]
 8108bb4:	681b      	ldr	r3, [r3, #0]
 8108bb6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8108bb8:	2100      	movs	r1, #0
 8108bba:	6878      	ldr	r0, [r7, #4]
 8108bbc:	f7ff fe95 	bl	81088ea <dir_sdi>
 8108bc0:	4603      	mov	r3, r0
 8108bc2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8108bc4:	7dfb      	ldrb	r3, [r7, #23]
 8108bc6:	2b00      	cmp	r3, #0
 8108bc8:	d12b      	bne.n	8108c22 <dir_alloc+0x7a>
		n = 0;
 8108bca:	2300      	movs	r3, #0
 8108bcc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8108bce:	687b      	ldr	r3, [r7, #4]
 8108bd0:	69db      	ldr	r3, [r3, #28]
 8108bd2:	4619      	mov	r1, r3
 8108bd4:	68f8      	ldr	r0, [r7, #12]
 8108bd6:	f7ff faa9 	bl	810812c <move_window>
 8108bda:	4603      	mov	r3, r0
 8108bdc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8108bde:	7dfb      	ldrb	r3, [r7, #23]
 8108be0:	2b00      	cmp	r3, #0
 8108be2:	d11d      	bne.n	8108c20 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8108be4:	687b      	ldr	r3, [r7, #4]
 8108be6:	6a1b      	ldr	r3, [r3, #32]
 8108be8:	781b      	ldrb	r3, [r3, #0]
 8108bea:	2be5      	cmp	r3, #229	@ 0xe5
 8108bec:	d004      	beq.n	8108bf8 <dir_alloc+0x50>
 8108bee:	687b      	ldr	r3, [r7, #4]
 8108bf0:	6a1b      	ldr	r3, [r3, #32]
 8108bf2:	781b      	ldrb	r3, [r3, #0]
 8108bf4:	2b00      	cmp	r3, #0
 8108bf6:	d107      	bne.n	8108c08 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8108bf8:	693b      	ldr	r3, [r7, #16]
 8108bfa:	3301      	adds	r3, #1
 8108bfc:	613b      	str	r3, [r7, #16]
 8108bfe:	693a      	ldr	r2, [r7, #16]
 8108c00:	683b      	ldr	r3, [r7, #0]
 8108c02:	429a      	cmp	r2, r3
 8108c04:	d102      	bne.n	8108c0c <dir_alloc+0x64>
 8108c06:	e00c      	b.n	8108c22 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8108c08:	2300      	movs	r3, #0
 8108c0a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8108c0c:	2101      	movs	r1, #1
 8108c0e:	6878      	ldr	r0, [r7, #4]
 8108c10:	f7ff fef4 	bl	81089fc <dir_next>
 8108c14:	4603      	mov	r3, r0
 8108c16:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8108c18:	7dfb      	ldrb	r3, [r7, #23]
 8108c1a:	2b00      	cmp	r3, #0
 8108c1c:	d0d7      	beq.n	8108bce <dir_alloc+0x26>
 8108c1e:	e000      	b.n	8108c22 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8108c20:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8108c22:	7dfb      	ldrb	r3, [r7, #23]
 8108c24:	2b04      	cmp	r3, #4
 8108c26:	d101      	bne.n	8108c2c <dir_alloc+0x84>
 8108c28:	2307      	movs	r3, #7
 8108c2a:	75fb      	strb	r3, [r7, #23]
	return res;
 8108c2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8108c2e:	4618      	mov	r0, r3
 8108c30:	3718      	adds	r7, #24
 8108c32:	46bd      	mov	sp, r7
 8108c34:	bd80      	pop	{r7, pc}

08108c36 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8108c36:	b580      	push	{r7, lr}
 8108c38:	b084      	sub	sp, #16
 8108c3a:	af00      	add	r7, sp, #0
 8108c3c:	6078      	str	r0, [r7, #4]
 8108c3e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8108c40:	683b      	ldr	r3, [r7, #0]
 8108c42:	331a      	adds	r3, #26
 8108c44:	4618      	mov	r0, r3
 8108c46:	f7fe ffc1 	bl	8107bcc <ld_word>
 8108c4a:	4603      	mov	r3, r0
 8108c4c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8108c4e:	687b      	ldr	r3, [r7, #4]
 8108c50:	781b      	ldrb	r3, [r3, #0]
 8108c52:	2b03      	cmp	r3, #3
 8108c54:	d109      	bne.n	8108c6a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8108c56:	683b      	ldr	r3, [r7, #0]
 8108c58:	3314      	adds	r3, #20
 8108c5a:	4618      	mov	r0, r3
 8108c5c:	f7fe ffb6 	bl	8107bcc <ld_word>
 8108c60:	4603      	mov	r3, r0
 8108c62:	041b      	lsls	r3, r3, #16
 8108c64:	68fa      	ldr	r2, [r7, #12]
 8108c66:	4313      	orrs	r3, r2
 8108c68:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8108c6a:	68fb      	ldr	r3, [r7, #12]
}
 8108c6c:	4618      	mov	r0, r3
 8108c6e:	3710      	adds	r7, #16
 8108c70:	46bd      	mov	sp, r7
 8108c72:	bd80      	pop	{r7, pc}

08108c74 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8108c74:	b580      	push	{r7, lr}
 8108c76:	b084      	sub	sp, #16
 8108c78:	af00      	add	r7, sp, #0
 8108c7a:	60f8      	str	r0, [r7, #12]
 8108c7c:	60b9      	str	r1, [r7, #8]
 8108c7e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8108c80:	68bb      	ldr	r3, [r7, #8]
 8108c82:	331a      	adds	r3, #26
 8108c84:	687a      	ldr	r2, [r7, #4]
 8108c86:	b292      	uxth	r2, r2
 8108c88:	4611      	mov	r1, r2
 8108c8a:	4618      	mov	r0, r3
 8108c8c:	f7fe ffd9 	bl	8107c42 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8108c90:	68fb      	ldr	r3, [r7, #12]
 8108c92:	781b      	ldrb	r3, [r3, #0]
 8108c94:	2b03      	cmp	r3, #3
 8108c96:	d109      	bne.n	8108cac <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8108c98:	68bb      	ldr	r3, [r7, #8]
 8108c9a:	f103 0214 	add.w	r2, r3, #20
 8108c9e:	687b      	ldr	r3, [r7, #4]
 8108ca0:	0c1b      	lsrs	r3, r3, #16
 8108ca2:	b29b      	uxth	r3, r3
 8108ca4:	4619      	mov	r1, r3
 8108ca6:	4610      	mov	r0, r2
 8108ca8:	f7fe ffcb 	bl	8107c42 <st_word>
	}
}
 8108cac:	bf00      	nop
 8108cae:	3710      	adds	r7, #16
 8108cb0:	46bd      	mov	sp, r7
 8108cb2:	bd80      	pop	{r7, pc}

08108cb4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8108cb4:	b590      	push	{r4, r7, lr}
 8108cb6:	b087      	sub	sp, #28
 8108cb8:	af00      	add	r7, sp, #0
 8108cba:	6078      	str	r0, [r7, #4]
 8108cbc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8108cbe:	683b      	ldr	r3, [r7, #0]
 8108cc0:	331a      	adds	r3, #26
 8108cc2:	4618      	mov	r0, r3
 8108cc4:	f7fe ff82 	bl	8107bcc <ld_word>
 8108cc8:	4603      	mov	r3, r0
 8108cca:	2b00      	cmp	r3, #0
 8108ccc:	d001      	beq.n	8108cd2 <cmp_lfn+0x1e>
 8108cce:	2300      	movs	r3, #0
 8108cd0:	e059      	b.n	8108d86 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8108cd2:	683b      	ldr	r3, [r7, #0]
 8108cd4:	781b      	ldrb	r3, [r3, #0]
 8108cd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8108cda:	1e5a      	subs	r2, r3, #1
 8108cdc:	4613      	mov	r3, r2
 8108cde:	005b      	lsls	r3, r3, #1
 8108ce0:	4413      	add	r3, r2
 8108ce2:	009b      	lsls	r3, r3, #2
 8108ce4:	4413      	add	r3, r2
 8108ce6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8108ce8:	2301      	movs	r3, #1
 8108cea:	81fb      	strh	r3, [r7, #14]
 8108cec:	2300      	movs	r3, #0
 8108cee:	613b      	str	r3, [r7, #16]
 8108cf0:	e033      	b.n	8108d5a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8108cf2:	4a27      	ldr	r2, [pc, #156]	@ (8108d90 <cmp_lfn+0xdc>)
 8108cf4:	693b      	ldr	r3, [r7, #16]
 8108cf6:	4413      	add	r3, r2
 8108cf8:	781b      	ldrb	r3, [r3, #0]
 8108cfa:	461a      	mov	r2, r3
 8108cfc:	683b      	ldr	r3, [r7, #0]
 8108cfe:	4413      	add	r3, r2
 8108d00:	4618      	mov	r0, r3
 8108d02:	f7fe ff63 	bl	8107bcc <ld_word>
 8108d06:	4603      	mov	r3, r0
 8108d08:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8108d0a:	89fb      	ldrh	r3, [r7, #14]
 8108d0c:	2b00      	cmp	r3, #0
 8108d0e:	d01a      	beq.n	8108d46 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8108d10:	697b      	ldr	r3, [r7, #20]
 8108d12:	2bfe      	cmp	r3, #254	@ 0xfe
 8108d14:	d812      	bhi.n	8108d3c <cmp_lfn+0x88>
 8108d16:	89bb      	ldrh	r3, [r7, #12]
 8108d18:	4618      	mov	r0, r3
 8108d1a:	f7fe fe2d 	bl	8107978 <ff_wtoupper>
 8108d1e:	4603      	mov	r3, r0
 8108d20:	461c      	mov	r4, r3
 8108d22:	697b      	ldr	r3, [r7, #20]
 8108d24:	1c5a      	adds	r2, r3, #1
 8108d26:	617a      	str	r2, [r7, #20]
 8108d28:	005b      	lsls	r3, r3, #1
 8108d2a:	687a      	ldr	r2, [r7, #4]
 8108d2c:	4413      	add	r3, r2
 8108d2e:	881b      	ldrh	r3, [r3, #0]
 8108d30:	4618      	mov	r0, r3
 8108d32:	f7fe fe21 	bl	8107978 <ff_wtoupper>
 8108d36:	4603      	mov	r3, r0
 8108d38:	429c      	cmp	r4, r3
 8108d3a:	d001      	beq.n	8108d40 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8108d3c:	2300      	movs	r3, #0
 8108d3e:	e022      	b.n	8108d86 <cmp_lfn+0xd2>
			}
			wc = uc;
 8108d40:	89bb      	ldrh	r3, [r7, #12]
 8108d42:	81fb      	strh	r3, [r7, #14]
 8108d44:	e006      	b.n	8108d54 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8108d46:	89bb      	ldrh	r3, [r7, #12]
 8108d48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8108d4c:	4293      	cmp	r3, r2
 8108d4e:	d001      	beq.n	8108d54 <cmp_lfn+0xa0>
 8108d50:	2300      	movs	r3, #0
 8108d52:	e018      	b.n	8108d86 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8108d54:	693b      	ldr	r3, [r7, #16]
 8108d56:	3301      	adds	r3, #1
 8108d58:	613b      	str	r3, [r7, #16]
 8108d5a:	693b      	ldr	r3, [r7, #16]
 8108d5c:	2b0c      	cmp	r3, #12
 8108d5e:	d9c8      	bls.n	8108cf2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8108d60:	683b      	ldr	r3, [r7, #0]
 8108d62:	781b      	ldrb	r3, [r3, #0]
 8108d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8108d68:	2b00      	cmp	r3, #0
 8108d6a:	d00b      	beq.n	8108d84 <cmp_lfn+0xd0>
 8108d6c:	89fb      	ldrh	r3, [r7, #14]
 8108d6e:	2b00      	cmp	r3, #0
 8108d70:	d008      	beq.n	8108d84 <cmp_lfn+0xd0>
 8108d72:	697b      	ldr	r3, [r7, #20]
 8108d74:	005b      	lsls	r3, r3, #1
 8108d76:	687a      	ldr	r2, [r7, #4]
 8108d78:	4413      	add	r3, r2
 8108d7a:	881b      	ldrh	r3, [r3, #0]
 8108d7c:	2b00      	cmp	r3, #0
 8108d7e:	d001      	beq.n	8108d84 <cmp_lfn+0xd0>
 8108d80:	2300      	movs	r3, #0
 8108d82:	e000      	b.n	8108d86 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8108d84:	2301      	movs	r3, #1
}
 8108d86:	4618      	mov	r0, r3
 8108d88:	371c      	adds	r7, #28
 8108d8a:	46bd      	mov	sp, r7
 8108d8c:	bd90      	pop	{r4, r7, pc}
 8108d8e:	bf00      	nop
 8108d90:	0810fedc 	.word	0x0810fedc

08108d94 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8108d94:	b580      	push	{r7, lr}
 8108d96:	b088      	sub	sp, #32
 8108d98:	af00      	add	r7, sp, #0
 8108d9a:	60f8      	str	r0, [r7, #12]
 8108d9c:	60b9      	str	r1, [r7, #8]
 8108d9e:	4611      	mov	r1, r2
 8108da0:	461a      	mov	r2, r3
 8108da2:	460b      	mov	r3, r1
 8108da4:	71fb      	strb	r3, [r7, #7]
 8108da6:	4613      	mov	r3, r2
 8108da8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8108daa:	68bb      	ldr	r3, [r7, #8]
 8108dac:	330d      	adds	r3, #13
 8108dae:	79ba      	ldrb	r2, [r7, #6]
 8108db0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8108db2:	68bb      	ldr	r3, [r7, #8]
 8108db4:	330b      	adds	r3, #11
 8108db6:	220f      	movs	r2, #15
 8108db8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8108dba:	68bb      	ldr	r3, [r7, #8]
 8108dbc:	330c      	adds	r3, #12
 8108dbe:	2200      	movs	r2, #0
 8108dc0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8108dc2:	68bb      	ldr	r3, [r7, #8]
 8108dc4:	331a      	adds	r3, #26
 8108dc6:	2100      	movs	r1, #0
 8108dc8:	4618      	mov	r0, r3
 8108dca:	f7fe ff3a 	bl	8107c42 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8108dce:	79fb      	ldrb	r3, [r7, #7]
 8108dd0:	1e5a      	subs	r2, r3, #1
 8108dd2:	4613      	mov	r3, r2
 8108dd4:	005b      	lsls	r3, r3, #1
 8108dd6:	4413      	add	r3, r2
 8108dd8:	009b      	lsls	r3, r3, #2
 8108dda:	4413      	add	r3, r2
 8108ddc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8108dde:	2300      	movs	r3, #0
 8108de0:	82fb      	strh	r3, [r7, #22]
 8108de2:	2300      	movs	r3, #0
 8108de4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8108de6:	8afb      	ldrh	r3, [r7, #22]
 8108de8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8108dec:	4293      	cmp	r3, r2
 8108dee:	d007      	beq.n	8108e00 <put_lfn+0x6c>
 8108df0:	69fb      	ldr	r3, [r7, #28]
 8108df2:	1c5a      	adds	r2, r3, #1
 8108df4:	61fa      	str	r2, [r7, #28]
 8108df6:	005b      	lsls	r3, r3, #1
 8108df8:	68fa      	ldr	r2, [r7, #12]
 8108dfa:	4413      	add	r3, r2
 8108dfc:	881b      	ldrh	r3, [r3, #0]
 8108dfe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8108e00:	4a17      	ldr	r2, [pc, #92]	@ (8108e60 <put_lfn+0xcc>)
 8108e02:	69bb      	ldr	r3, [r7, #24]
 8108e04:	4413      	add	r3, r2
 8108e06:	781b      	ldrb	r3, [r3, #0]
 8108e08:	461a      	mov	r2, r3
 8108e0a:	68bb      	ldr	r3, [r7, #8]
 8108e0c:	4413      	add	r3, r2
 8108e0e:	8afa      	ldrh	r2, [r7, #22]
 8108e10:	4611      	mov	r1, r2
 8108e12:	4618      	mov	r0, r3
 8108e14:	f7fe ff15 	bl	8107c42 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8108e18:	8afb      	ldrh	r3, [r7, #22]
 8108e1a:	2b00      	cmp	r3, #0
 8108e1c:	d102      	bne.n	8108e24 <put_lfn+0x90>
 8108e1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8108e22:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8108e24:	69bb      	ldr	r3, [r7, #24]
 8108e26:	3301      	adds	r3, #1
 8108e28:	61bb      	str	r3, [r7, #24]
 8108e2a:	69bb      	ldr	r3, [r7, #24]
 8108e2c:	2b0c      	cmp	r3, #12
 8108e2e:	d9da      	bls.n	8108de6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8108e30:	8afb      	ldrh	r3, [r7, #22]
 8108e32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8108e36:	4293      	cmp	r3, r2
 8108e38:	d006      	beq.n	8108e48 <put_lfn+0xb4>
 8108e3a:	69fb      	ldr	r3, [r7, #28]
 8108e3c:	005b      	lsls	r3, r3, #1
 8108e3e:	68fa      	ldr	r2, [r7, #12]
 8108e40:	4413      	add	r3, r2
 8108e42:	881b      	ldrh	r3, [r3, #0]
 8108e44:	2b00      	cmp	r3, #0
 8108e46:	d103      	bne.n	8108e50 <put_lfn+0xbc>
 8108e48:	79fb      	ldrb	r3, [r7, #7]
 8108e4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8108e4e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8108e50:	68bb      	ldr	r3, [r7, #8]
 8108e52:	79fa      	ldrb	r2, [r7, #7]
 8108e54:	701a      	strb	r2, [r3, #0]
}
 8108e56:	bf00      	nop
 8108e58:	3720      	adds	r7, #32
 8108e5a:	46bd      	mov	sp, r7
 8108e5c:	bd80      	pop	{r7, pc}
 8108e5e:	bf00      	nop
 8108e60:	0810fedc 	.word	0x0810fedc

08108e64 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8108e64:	b580      	push	{r7, lr}
 8108e66:	b08c      	sub	sp, #48	@ 0x30
 8108e68:	af00      	add	r7, sp, #0
 8108e6a:	60f8      	str	r0, [r7, #12]
 8108e6c:	60b9      	str	r1, [r7, #8]
 8108e6e:	607a      	str	r2, [r7, #4]
 8108e70:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8108e72:	220b      	movs	r2, #11
 8108e74:	68b9      	ldr	r1, [r7, #8]
 8108e76:	68f8      	ldr	r0, [r7, #12]
 8108e78:	f7fe ff2a 	bl	8107cd0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8108e7c:	683b      	ldr	r3, [r7, #0]
 8108e7e:	2b05      	cmp	r3, #5
 8108e80:	d92b      	bls.n	8108eda <gen_numname+0x76>
		sr = seq;
 8108e82:	683b      	ldr	r3, [r7, #0]
 8108e84:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8108e86:	e022      	b.n	8108ece <gen_numname+0x6a>
			wc = *lfn++;
 8108e88:	687b      	ldr	r3, [r7, #4]
 8108e8a:	1c9a      	adds	r2, r3, #2
 8108e8c:	607a      	str	r2, [r7, #4]
 8108e8e:	881b      	ldrh	r3, [r3, #0]
 8108e90:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8108e92:	2300      	movs	r3, #0
 8108e94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8108e96:	e017      	b.n	8108ec8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8108e98:	69fb      	ldr	r3, [r7, #28]
 8108e9a:	005a      	lsls	r2, r3, #1
 8108e9c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8108e9e:	f003 0301 	and.w	r3, r3, #1
 8108ea2:	4413      	add	r3, r2
 8108ea4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8108ea6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8108ea8:	085b      	lsrs	r3, r3, #1
 8108eaa:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8108eac:	69fb      	ldr	r3, [r7, #28]
 8108eae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8108eb2:	2b00      	cmp	r3, #0
 8108eb4:	d005      	beq.n	8108ec2 <gen_numname+0x5e>
 8108eb6:	69fb      	ldr	r3, [r7, #28]
 8108eb8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8108ebc:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8108ec0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8108ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108ec4:	3301      	adds	r3, #1
 8108ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8108ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108eca:	2b0f      	cmp	r3, #15
 8108ecc:	d9e4      	bls.n	8108e98 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8108ece:	687b      	ldr	r3, [r7, #4]
 8108ed0:	881b      	ldrh	r3, [r3, #0]
 8108ed2:	2b00      	cmp	r3, #0
 8108ed4:	d1d8      	bne.n	8108e88 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8108ed6:	69fb      	ldr	r3, [r7, #28]
 8108ed8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8108eda:	2307      	movs	r3, #7
 8108edc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8108ede:	683b      	ldr	r3, [r7, #0]
 8108ee0:	b2db      	uxtb	r3, r3
 8108ee2:	f003 030f 	and.w	r3, r3, #15
 8108ee6:	b2db      	uxtb	r3, r3
 8108ee8:	3330      	adds	r3, #48	@ 0x30
 8108eea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8108eee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8108ef2:	2b39      	cmp	r3, #57	@ 0x39
 8108ef4:	d904      	bls.n	8108f00 <gen_numname+0x9c>
 8108ef6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8108efa:	3307      	adds	r3, #7
 8108efc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8108f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108f02:	1e5a      	subs	r2, r3, #1
 8108f04:	62ba      	str	r2, [r7, #40]	@ 0x28
 8108f06:	3330      	adds	r3, #48	@ 0x30
 8108f08:	443b      	add	r3, r7
 8108f0a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8108f0e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8108f12:	683b      	ldr	r3, [r7, #0]
 8108f14:	091b      	lsrs	r3, r3, #4
 8108f16:	603b      	str	r3, [r7, #0]
	} while (seq);
 8108f18:	683b      	ldr	r3, [r7, #0]
 8108f1a:	2b00      	cmp	r3, #0
 8108f1c:	d1df      	bne.n	8108ede <gen_numname+0x7a>
	ns[i] = '~';
 8108f1e:	f107 0214 	add.w	r2, r7, #20
 8108f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108f24:	4413      	add	r3, r2
 8108f26:	227e      	movs	r2, #126	@ 0x7e
 8108f28:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8108f2a:	2300      	movs	r3, #0
 8108f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8108f2e:	e002      	b.n	8108f36 <gen_numname+0xd2>
 8108f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108f32:	3301      	adds	r3, #1
 8108f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8108f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8108f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108f3a:	429a      	cmp	r2, r3
 8108f3c:	d205      	bcs.n	8108f4a <gen_numname+0xe6>
 8108f3e:	68fa      	ldr	r2, [r7, #12]
 8108f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108f42:	4413      	add	r3, r2
 8108f44:	781b      	ldrb	r3, [r3, #0]
 8108f46:	2b20      	cmp	r3, #32
 8108f48:	d1f2      	bne.n	8108f30 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8108f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108f4c:	2b07      	cmp	r3, #7
 8108f4e:	d807      	bhi.n	8108f60 <gen_numname+0xfc>
 8108f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108f52:	1c5a      	adds	r2, r3, #1
 8108f54:	62ba      	str	r2, [r7, #40]	@ 0x28
 8108f56:	3330      	adds	r3, #48	@ 0x30
 8108f58:	443b      	add	r3, r7
 8108f5a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8108f5e:	e000      	b.n	8108f62 <gen_numname+0xfe>
 8108f60:	2120      	movs	r1, #32
 8108f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108f64:	1c5a      	adds	r2, r3, #1
 8108f66:	627a      	str	r2, [r7, #36]	@ 0x24
 8108f68:	68fa      	ldr	r2, [r7, #12]
 8108f6a:	4413      	add	r3, r2
 8108f6c:	460a      	mov	r2, r1
 8108f6e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8108f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108f72:	2b07      	cmp	r3, #7
 8108f74:	d9e9      	bls.n	8108f4a <gen_numname+0xe6>
}
 8108f76:	bf00      	nop
 8108f78:	bf00      	nop
 8108f7a:	3730      	adds	r7, #48	@ 0x30
 8108f7c:	46bd      	mov	sp, r7
 8108f7e:	bd80      	pop	{r7, pc}

08108f80 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8108f80:	b480      	push	{r7}
 8108f82:	b085      	sub	sp, #20
 8108f84:	af00      	add	r7, sp, #0
 8108f86:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8108f88:	2300      	movs	r3, #0
 8108f8a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8108f8c:	230b      	movs	r3, #11
 8108f8e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8108f90:	7bfb      	ldrb	r3, [r7, #15]
 8108f92:	b2da      	uxtb	r2, r3
 8108f94:	0852      	lsrs	r2, r2, #1
 8108f96:	01db      	lsls	r3, r3, #7
 8108f98:	4313      	orrs	r3, r2
 8108f9a:	b2da      	uxtb	r2, r3
 8108f9c:	687b      	ldr	r3, [r7, #4]
 8108f9e:	1c59      	adds	r1, r3, #1
 8108fa0:	6079      	str	r1, [r7, #4]
 8108fa2:	781b      	ldrb	r3, [r3, #0]
 8108fa4:	4413      	add	r3, r2
 8108fa6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8108fa8:	68bb      	ldr	r3, [r7, #8]
 8108faa:	3b01      	subs	r3, #1
 8108fac:	60bb      	str	r3, [r7, #8]
 8108fae:	68bb      	ldr	r3, [r7, #8]
 8108fb0:	2b00      	cmp	r3, #0
 8108fb2:	d1ed      	bne.n	8108f90 <sum_sfn+0x10>
	return sum;
 8108fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8108fb6:	4618      	mov	r0, r3
 8108fb8:	3714      	adds	r7, #20
 8108fba:	46bd      	mov	sp, r7
 8108fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108fc0:	4770      	bx	lr

08108fc2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8108fc2:	b580      	push	{r7, lr}
 8108fc4:	b086      	sub	sp, #24
 8108fc6:	af00      	add	r7, sp, #0
 8108fc8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8108fca:	687b      	ldr	r3, [r7, #4]
 8108fcc:	681b      	ldr	r3, [r3, #0]
 8108fce:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8108fd0:	2100      	movs	r1, #0
 8108fd2:	6878      	ldr	r0, [r7, #4]
 8108fd4:	f7ff fc89 	bl	81088ea <dir_sdi>
 8108fd8:	4603      	mov	r3, r0
 8108fda:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8108fdc:	7dfb      	ldrb	r3, [r7, #23]
 8108fde:	2b00      	cmp	r3, #0
 8108fe0:	d001      	beq.n	8108fe6 <dir_find+0x24>
 8108fe2:	7dfb      	ldrb	r3, [r7, #23]
 8108fe4:	e0a9      	b.n	810913a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8108fe6:	23ff      	movs	r3, #255	@ 0xff
 8108fe8:	753b      	strb	r3, [r7, #20]
 8108fea:	7d3b      	ldrb	r3, [r7, #20]
 8108fec:	757b      	strb	r3, [r7, #21]
 8108fee:	687b      	ldr	r3, [r7, #4]
 8108ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8108ff4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8108ff6:	687b      	ldr	r3, [r7, #4]
 8108ff8:	69db      	ldr	r3, [r3, #28]
 8108ffa:	4619      	mov	r1, r3
 8108ffc:	6938      	ldr	r0, [r7, #16]
 8108ffe:	f7ff f895 	bl	810812c <move_window>
 8109002:	4603      	mov	r3, r0
 8109004:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8109006:	7dfb      	ldrb	r3, [r7, #23]
 8109008:	2b00      	cmp	r3, #0
 810900a:	f040 8090 	bne.w	810912e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 810900e:	687b      	ldr	r3, [r7, #4]
 8109010:	6a1b      	ldr	r3, [r3, #32]
 8109012:	781b      	ldrb	r3, [r3, #0]
 8109014:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8109016:	7dbb      	ldrb	r3, [r7, #22]
 8109018:	2b00      	cmp	r3, #0
 810901a:	d102      	bne.n	8109022 <dir_find+0x60>
 810901c:	2304      	movs	r3, #4
 810901e:	75fb      	strb	r3, [r7, #23]
 8109020:	e08a      	b.n	8109138 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8109022:	687b      	ldr	r3, [r7, #4]
 8109024:	6a1b      	ldr	r3, [r3, #32]
 8109026:	330b      	adds	r3, #11
 8109028:	781b      	ldrb	r3, [r3, #0]
 810902a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 810902e:	73fb      	strb	r3, [r7, #15]
 8109030:	687b      	ldr	r3, [r7, #4]
 8109032:	7bfa      	ldrb	r2, [r7, #15]
 8109034:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8109036:	7dbb      	ldrb	r3, [r7, #22]
 8109038:	2be5      	cmp	r3, #229	@ 0xe5
 810903a:	d007      	beq.n	810904c <dir_find+0x8a>
 810903c:	7bfb      	ldrb	r3, [r7, #15]
 810903e:	f003 0308 	and.w	r3, r3, #8
 8109042:	2b00      	cmp	r3, #0
 8109044:	d009      	beq.n	810905a <dir_find+0x98>
 8109046:	7bfb      	ldrb	r3, [r7, #15]
 8109048:	2b0f      	cmp	r3, #15
 810904a:	d006      	beq.n	810905a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 810904c:	23ff      	movs	r3, #255	@ 0xff
 810904e:	757b      	strb	r3, [r7, #21]
 8109050:	687b      	ldr	r3, [r7, #4]
 8109052:	f04f 32ff 	mov.w	r2, #4294967295
 8109056:	631a      	str	r2, [r3, #48]	@ 0x30
 8109058:	e05e      	b.n	8109118 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 810905a:	7bfb      	ldrb	r3, [r7, #15]
 810905c:	2b0f      	cmp	r3, #15
 810905e:	d136      	bne.n	81090ce <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8109060:	687b      	ldr	r3, [r7, #4]
 8109062:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8109066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810906a:	2b00      	cmp	r3, #0
 810906c:	d154      	bne.n	8109118 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 810906e:	7dbb      	ldrb	r3, [r7, #22]
 8109070:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8109074:	2b00      	cmp	r3, #0
 8109076:	d00d      	beq.n	8109094 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8109078:	687b      	ldr	r3, [r7, #4]
 810907a:	6a1b      	ldr	r3, [r3, #32]
 810907c:	7b5b      	ldrb	r3, [r3, #13]
 810907e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8109080:	7dbb      	ldrb	r3, [r7, #22]
 8109082:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8109086:	75bb      	strb	r3, [r7, #22]
 8109088:	7dbb      	ldrb	r3, [r7, #22]
 810908a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 810908c:	687b      	ldr	r3, [r7, #4]
 810908e:	695a      	ldr	r2, [r3, #20]
 8109090:	687b      	ldr	r3, [r7, #4]
 8109092:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8109094:	7dba      	ldrb	r2, [r7, #22]
 8109096:	7d7b      	ldrb	r3, [r7, #21]
 8109098:	429a      	cmp	r2, r3
 810909a:	d115      	bne.n	81090c8 <dir_find+0x106>
 810909c:	687b      	ldr	r3, [r7, #4]
 810909e:	6a1b      	ldr	r3, [r3, #32]
 81090a0:	330d      	adds	r3, #13
 81090a2:	781b      	ldrb	r3, [r3, #0]
 81090a4:	7d3a      	ldrb	r2, [r7, #20]
 81090a6:	429a      	cmp	r2, r3
 81090a8:	d10e      	bne.n	81090c8 <dir_find+0x106>
 81090aa:	693b      	ldr	r3, [r7, #16]
 81090ac:	691a      	ldr	r2, [r3, #16]
 81090ae:	687b      	ldr	r3, [r7, #4]
 81090b0:	6a1b      	ldr	r3, [r3, #32]
 81090b2:	4619      	mov	r1, r3
 81090b4:	4610      	mov	r0, r2
 81090b6:	f7ff fdfd 	bl	8108cb4 <cmp_lfn>
 81090ba:	4603      	mov	r3, r0
 81090bc:	2b00      	cmp	r3, #0
 81090be:	d003      	beq.n	81090c8 <dir_find+0x106>
 81090c0:	7d7b      	ldrb	r3, [r7, #21]
 81090c2:	3b01      	subs	r3, #1
 81090c4:	b2db      	uxtb	r3, r3
 81090c6:	e000      	b.n	81090ca <dir_find+0x108>
 81090c8:	23ff      	movs	r3, #255	@ 0xff
 81090ca:	757b      	strb	r3, [r7, #21]
 81090cc:	e024      	b.n	8109118 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 81090ce:	7d7b      	ldrb	r3, [r7, #21]
 81090d0:	2b00      	cmp	r3, #0
 81090d2:	d109      	bne.n	81090e8 <dir_find+0x126>
 81090d4:	687b      	ldr	r3, [r7, #4]
 81090d6:	6a1b      	ldr	r3, [r3, #32]
 81090d8:	4618      	mov	r0, r3
 81090da:	f7ff ff51 	bl	8108f80 <sum_sfn>
 81090de:	4603      	mov	r3, r0
 81090e0:	461a      	mov	r2, r3
 81090e2:	7d3b      	ldrb	r3, [r7, #20]
 81090e4:	4293      	cmp	r3, r2
 81090e6:	d024      	beq.n	8109132 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 81090e8:	687b      	ldr	r3, [r7, #4]
 81090ea:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 81090ee:	f003 0301 	and.w	r3, r3, #1
 81090f2:	2b00      	cmp	r3, #0
 81090f4:	d10a      	bne.n	810910c <dir_find+0x14a>
 81090f6:	687b      	ldr	r3, [r7, #4]
 81090f8:	6a18      	ldr	r0, [r3, #32]
 81090fa:	687b      	ldr	r3, [r7, #4]
 81090fc:	3324      	adds	r3, #36	@ 0x24
 81090fe:	220b      	movs	r2, #11
 8109100:	4619      	mov	r1, r3
 8109102:	f7fe fe21 	bl	8107d48 <mem_cmp>
 8109106:	4603      	mov	r3, r0
 8109108:	2b00      	cmp	r3, #0
 810910a:	d014      	beq.n	8109136 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 810910c:	23ff      	movs	r3, #255	@ 0xff
 810910e:	757b      	strb	r3, [r7, #21]
 8109110:	687b      	ldr	r3, [r7, #4]
 8109112:	f04f 32ff 	mov.w	r2, #4294967295
 8109116:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8109118:	2100      	movs	r1, #0
 810911a:	6878      	ldr	r0, [r7, #4]
 810911c:	f7ff fc6e 	bl	81089fc <dir_next>
 8109120:	4603      	mov	r3, r0
 8109122:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8109124:	7dfb      	ldrb	r3, [r7, #23]
 8109126:	2b00      	cmp	r3, #0
 8109128:	f43f af65 	beq.w	8108ff6 <dir_find+0x34>
 810912c:	e004      	b.n	8109138 <dir_find+0x176>
		if (res != FR_OK) break;
 810912e:	bf00      	nop
 8109130:	e002      	b.n	8109138 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8109132:	bf00      	nop
 8109134:	e000      	b.n	8109138 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8109136:	bf00      	nop

	return res;
 8109138:	7dfb      	ldrb	r3, [r7, #23]
}
 810913a:	4618      	mov	r0, r3
 810913c:	3718      	adds	r7, #24
 810913e:	46bd      	mov	sp, r7
 8109140:	bd80      	pop	{r7, pc}
	...

08109144 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8109144:	b580      	push	{r7, lr}
 8109146:	b08c      	sub	sp, #48	@ 0x30
 8109148:	af00      	add	r7, sp, #0
 810914a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 810914c:	687b      	ldr	r3, [r7, #4]
 810914e:	681b      	ldr	r3, [r3, #0]
 8109150:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8109152:	687b      	ldr	r3, [r7, #4]
 8109154:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8109158:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 810915c:	2b00      	cmp	r3, #0
 810915e:	d001      	beq.n	8109164 <dir_register+0x20>
 8109160:	2306      	movs	r3, #6
 8109162:	e0e0      	b.n	8109326 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8109164:	2300      	movs	r3, #0
 8109166:	627b      	str	r3, [r7, #36]	@ 0x24
 8109168:	e002      	b.n	8109170 <dir_register+0x2c>
 810916a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810916c:	3301      	adds	r3, #1
 810916e:	627b      	str	r3, [r7, #36]	@ 0x24
 8109170:	69fb      	ldr	r3, [r7, #28]
 8109172:	691a      	ldr	r2, [r3, #16]
 8109174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109176:	005b      	lsls	r3, r3, #1
 8109178:	4413      	add	r3, r2
 810917a:	881b      	ldrh	r3, [r3, #0]
 810917c:	2b00      	cmp	r3, #0
 810917e:	d1f4      	bne.n	810916a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8109180:	687b      	ldr	r3, [r7, #4]
 8109182:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8109186:	f107 030c 	add.w	r3, r7, #12
 810918a:	220c      	movs	r2, #12
 810918c:	4618      	mov	r0, r3
 810918e:	f7fe fd9f 	bl	8107cd0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8109192:	7dfb      	ldrb	r3, [r7, #23]
 8109194:	f003 0301 	and.w	r3, r3, #1
 8109198:	2b00      	cmp	r3, #0
 810919a:	d032      	beq.n	8109202 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 810919c:	687b      	ldr	r3, [r7, #4]
 810919e:	2240      	movs	r2, #64	@ 0x40
 81091a0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 81091a4:	2301      	movs	r3, #1
 81091a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 81091a8:	e016      	b.n	81091d8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 81091aa:	687b      	ldr	r3, [r7, #4]
 81091ac:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 81091b0:	69fb      	ldr	r3, [r7, #28]
 81091b2:	691a      	ldr	r2, [r3, #16]
 81091b4:	f107 010c 	add.w	r1, r7, #12
 81091b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81091ba:	f7ff fe53 	bl	8108e64 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 81091be:	6878      	ldr	r0, [r7, #4]
 81091c0:	f7ff feff 	bl	8108fc2 <dir_find>
 81091c4:	4603      	mov	r3, r0
 81091c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 81091ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 81091ce:	2b00      	cmp	r3, #0
 81091d0:	d106      	bne.n	81091e0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 81091d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81091d4:	3301      	adds	r3, #1
 81091d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 81091d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81091da:	2b63      	cmp	r3, #99	@ 0x63
 81091dc:	d9e5      	bls.n	81091aa <dir_register+0x66>
 81091de:	e000      	b.n	81091e2 <dir_register+0x9e>
			if (res != FR_OK) break;
 81091e0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 81091e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81091e4:	2b64      	cmp	r3, #100	@ 0x64
 81091e6:	d101      	bne.n	81091ec <dir_register+0xa8>
 81091e8:	2307      	movs	r3, #7
 81091ea:	e09c      	b.n	8109326 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 81091ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 81091f0:	2b04      	cmp	r3, #4
 81091f2:	d002      	beq.n	81091fa <dir_register+0xb6>
 81091f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 81091f8:	e095      	b.n	8109326 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 81091fa:	7dfa      	ldrb	r2, [r7, #23]
 81091fc:	687b      	ldr	r3, [r7, #4]
 81091fe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8109202:	7dfb      	ldrb	r3, [r7, #23]
 8109204:	f003 0302 	and.w	r3, r3, #2
 8109208:	2b00      	cmp	r3, #0
 810920a:	d007      	beq.n	810921c <dir_register+0xd8>
 810920c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810920e:	330c      	adds	r3, #12
 8109210:	4a47      	ldr	r2, [pc, #284]	@ (8109330 <dir_register+0x1ec>)
 8109212:	fba2 2303 	umull	r2, r3, r2, r3
 8109216:	089b      	lsrs	r3, r3, #2
 8109218:	3301      	adds	r3, #1
 810921a:	e000      	b.n	810921e <dir_register+0xda>
 810921c:	2301      	movs	r3, #1
 810921e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8109220:	6a39      	ldr	r1, [r7, #32]
 8109222:	6878      	ldr	r0, [r7, #4]
 8109224:	f7ff fcc0 	bl	8108ba8 <dir_alloc>
 8109228:	4603      	mov	r3, r0
 810922a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 810922e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8109232:	2b00      	cmp	r3, #0
 8109234:	d148      	bne.n	81092c8 <dir_register+0x184>
 8109236:	6a3b      	ldr	r3, [r7, #32]
 8109238:	3b01      	subs	r3, #1
 810923a:	623b      	str	r3, [r7, #32]
 810923c:	6a3b      	ldr	r3, [r7, #32]
 810923e:	2b00      	cmp	r3, #0
 8109240:	d042      	beq.n	81092c8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8109242:	687b      	ldr	r3, [r7, #4]
 8109244:	695a      	ldr	r2, [r3, #20]
 8109246:	6a3b      	ldr	r3, [r7, #32]
 8109248:	015b      	lsls	r3, r3, #5
 810924a:	1ad3      	subs	r3, r2, r3
 810924c:	4619      	mov	r1, r3
 810924e:	6878      	ldr	r0, [r7, #4]
 8109250:	f7ff fb4b 	bl	81088ea <dir_sdi>
 8109254:	4603      	mov	r3, r0
 8109256:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 810925a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 810925e:	2b00      	cmp	r3, #0
 8109260:	d132      	bne.n	81092c8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8109262:	687b      	ldr	r3, [r7, #4]
 8109264:	3324      	adds	r3, #36	@ 0x24
 8109266:	4618      	mov	r0, r3
 8109268:	f7ff fe8a 	bl	8108f80 <sum_sfn>
 810926c:	4603      	mov	r3, r0
 810926e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8109270:	687b      	ldr	r3, [r7, #4]
 8109272:	69db      	ldr	r3, [r3, #28]
 8109274:	4619      	mov	r1, r3
 8109276:	69f8      	ldr	r0, [r7, #28]
 8109278:	f7fe ff58 	bl	810812c <move_window>
 810927c:	4603      	mov	r3, r0
 810927e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8109282:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8109286:	2b00      	cmp	r3, #0
 8109288:	d11d      	bne.n	81092c6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 810928a:	69fb      	ldr	r3, [r7, #28]
 810928c:	6918      	ldr	r0, [r3, #16]
 810928e:	687b      	ldr	r3, [r7, #4]
 8109290:	6a19      	ldr	r1, [r3, #32]
 8109292:	6a3b      	ldr	r3, [r7, #32]
 8109294:	b2da      	uxtb	r2, r3
 8109296:	7efb      	ldrb	r3, [r7, #27]
 8109298:	f7ff fd7c 	bl	8108d94 <put_lfn>
				fs->wflag = 1;
 810929c:	69fb      	ldr	r3, [r7, #28]
 810929e:	2201      	movs	r2, #1
 81092a0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 81092a2:	2100      	movs	r1, #0
 81092a4:	6878      	ldr	r0, [r7, #4]
 81092a6:	f7ff fba9 	bl	81089fc <dir_next>
 81092aa:	4603      	mov	r3, r0
 81092ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 81092b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 81092b4:	2b00      	cmp	r3, #0
 81092b6:	d107      	bne.n	81092c8 <dir_register+0x184>
 81092b8:	6a3b      	ldr	r3, [r7, #32]
 81092ba:	3b01      	subs	r3, #1
 81092bc:	623b      	str	r3, [r7, #32]
 81092be:	6a3b      	ldr	r3, [r7, #32]
 81092c0:	2b00      	cmp	r3, #0
 81092c2:	d1d5      	bne.n	8109270 <dir_register+0x12c>
 81092c4:	e000      	b.n	81092c8 <dir_register+0x184>
				if (res != FR_OK) break;
 81092c6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 81092c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 81092cc:	2b00      	cmp	r3, #0
 81092ce:	d128      	bne.n	8109322 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 81092d0:	687b      	ldr	r3, [r7, #4]
 81092d2:	69db      	ldr	r3, [r3, #28]
 81092d4:	4619      	mov	r1, r3
 81092d6:	69f8      	ldr	r0, [r7, #28]
 81092d8:	f7fe ff28 	bl	810812c <move_window>
 81092dc:	4603      	mov	r3, r0
 81092de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 81092e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 81092e6:	2b00      	cmp	r3, #0
 81092e8:	d11b      	bne.n	8109322 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 81092ea:	687b      	ldr	r3, [r7, #4]
 81092ec:	6a1b      	ldr	r3, [r3, #32]
 81092ee:	2220      	movs	r2, #32
 81092f0:	2100      	movs	r1, #0
 81092f2:	4618      	mov	r0, r3
 81092f4:	f7fe fd0d 	bl	8107d12 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 81092f8:	687b      	ldr	r3, [r7, #4]
 81092fa:	6a18      	ldr	r0, [r3, #32]
 81092fc:	687b      	ldr	r3, [r7, #4]
 81092fe:	3324      	adds	r3, #36	@ 0x24
 8109300:	220b      	movs	r2, #11
 8109302:	4619      	mov	r1, r3
 8109304:	f7fe fce4 	bl	8107cd0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8109308:	687b      	ldr	r3, [r7, #4]
 810930a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 810930e:	687b      	ldr	r3, [r7, #4]
 8109310:	6a1b      	ldr	r3, [r3, #32]
 8109312:	330c      	adds	r3, #12
 8109314:	f002 0218 	and.w	r2, r2, #24
 8109318:	b2d2      	uxtb	r2, r2
 810931a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 810931c:	69fb      	ldr	r3, [r7, #28]
 810931e:	2201      	movs	r2, #1
 8109320:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8109322:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8109326:	4618      	mov	r0, r3
 8109328:	3730      	adds	r7, #48	@ 0x30
 810932a:	46bd      	mov	sp, r7
 810932c:	bd80      	pop	{r7, pc}
 810932e:	bf00      	nop
 8109330:	4ec4ec4f 	.word	0x4ec4ec4f

08109334 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8109334:	b580      	push	{r7, lr}
 8109336:	b08a      	sub	sp, #40	@ 0x28
 8109338:	af00      	add	r7, sp, #0
 810933a:	6078      	str	r0, [r7, #4]
 810933c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 810933e:	683b      	ldr	r3, [r7, #0]
 8109340:	681b      	ldr	r3, [r3, #0]
 8109342:	613b      	str	r3, [r7, #16]
 8109344:	687b      	ldr	r3, [r7, #4]
 8109346:	681b      	ldr	r3, [r3, #0]
 8109348:	691b      	ldr	r3, [r3, #16]
 810934a:	60fb      	str	r3, [r7, #12]
 810934c:	2300      	movs	r3, #0
 810934e:	617b      	str	r3, [r7, #20]
 8109350:	697b      	ldr	r3, [r7, #20]
 8109352:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8109354:	69bb      	ldr	r3, [r7, #24]
 8109356:	1c5a      	adds	r2, r3, #1
 8109358:	61ba      	str	r2, [r7, #24]
 810935a:	693a      	ldr	r2, [r7, #16]
 810935c:	4413      	add	r3, r2
 810935e:	781b      	ldrb	r3, [r3, #0]
 8109360:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8109362:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8109364:	2b1f      	cmp	r3, #31
 8109366:	d940      	bls.n	81093ea <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8109368:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 810936a:	2b2f      	cmp	r3, #47	@ 0x2f
 810936c:	d006      	beq.n	810937c <create_name+0x48>
 810936e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8109370:	2b5c      	cmp	r3, #92	@ 0x5c
 8109372:	d110      	bne.n	8109396 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8109374:	e002      	b.n	810937c <create_name+0x48>
 8109376:	69bb      	ldr	r3, [r7, #24]
 8109378:	3301      	adds	r3, #1
 810937a:	61bb      	str	r3, [r7, #24]
 810937c:	693a      	ldr	r2, [r7, #16]
 810937e:	69bb      	ldr	r3, [r7, #24]
 8109380:	4413      	add	r3, r2
 8109382:	781b      	ldrb	r3, [r3, #0]
 8109384:	2b2f      	cmp	r3, #47	@ 0x2f
 8109386:	d0f6      	beq.n	8109376 <create_name+0x42>
 8109388:	693a      	ldr	r2, [r7, #16]
 810938a:	69bb      	ldr	r3, [r7, #24]
 810938c:	4413      	add	r3, r2
 810938e:	781b      	ldrb	r3, [r3, #0]
 8109390:	2b5c      	cmp	r3, #92	@ 0x5c
 8109392:	d0f0      	beq.n	8109376 <create_name+0x42>
			break;
 8109394:	e02a      	b.n	81093ec <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8109396:	697b      	ldr	r3, [r7, #20]
 8109398:	2bfe      	cmp	r3, #254	@ 0xfe
 810939a:	d901      	bls.n	81093a0 <create_name+0x6c>
 810939c:	2306      	movs	r3, #6
 810939e:	e17d      	b.n	810969c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 81093a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81093a2:	b2db      	uxtb	r3, r3
 81093a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 81093a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81093a8:	2101      	movs	r1, #1
 81093aa:	4618      	mov	r0, r3
 81093ac:	f7fe faa8 	bl	8107900 <ff_convert>
 81093b0:	4603      	mov	r3, r0
 81093b2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 81093b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81093b6:	2b00      	cmp	r3, #0
 81093b8:	d101      	bne.n	81093be <create_name+0x8a>
 81093ba:	2306      	movs	r3, #6
 81093bc:	e16e      	b.n	810969c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 81093be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81093c0:	2b7f      	cmp	r3, #127	@ 0x7f
 81093c2:	d809      	bhi.n	81093d8 <create_name+0xa4>
 81093c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81093c6:	4619      	mov	r1, r3
 81093c8:	488d      	ldr	r0, [pc, #564]	@ (8109600 <create_name+0x2cc>)
 81093ca:	f7fe fce4 	bl	8107d96 <chk_chr>
 81093ce:	4603      	mov	r3, r0
 81093d0:	2b00      	cmp	r3, #0
 81093d2:	d001      	beq.n	81093d8 <create_name+0xa4>
 81093d4:	2306      	movs	r3, #6
 81093d6:	e161      	b.n	810969c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 81093d8:	697b      	ldr	r3, [r7, #20]
 81093da:	1c5a      	adds	r2, r3, #1
 81093dc:	617a      	str	r2, [r7, #20]
 81093de:	005b      	lsls	r3, r3, #1
 81093e0:	68fa      	ldr	r2, [r7, #12]
 81093e2:	4413      	add	r3, r2
 81093e4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 81093e6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 81093e8:	e7b4      	b.n	8109354 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 81093ea:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 81093ec:	693a      	ldr	r2, [r7, #16]
 81093ee:	69bb      	ldr	r3, [r7, #24]
 81093f0:	441a      	add	r2, r3
 81093f2:	683b      	ldr	r3, [r7, #0]
 81093f4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 81093f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81093f8:	2b1f      	cmp	r3, #31
 81093fa:	d801      	bhi.n	8109400 <create_name+0xcc>
 81093fc:	2304      	movs	r3, #4
 81093fe:	e000      	b.n	8109402 <create_name+0xce>
 8109400:	2300      	movs	r3, #0
 8109402:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8109406:	e011      	b.n	810942c <create_name+0xf8>
		w = lfn[di - 1];
 8109408:	697b      	ldr	r3, [r7, #20]
 810940a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 810940e:	3b01      	subs	r3, #1
 8109410:	005b      	lsls	r3, r3, #1
 8109412:	68fa      	ldr	r2, [r7, #12]
 8109414:	4413      	add	r3, r2
 8109416:	881b      	ldrh	r3, [r3, #0]
 8109418:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 810941a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 810941c:	2b20      	cmp	r3, #32
 810941e:	d002      	beq.n	8109426 <create_name+0xf2>
 8109420:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8109422:	2b2e      	cmp	r3, #46	@ 0x2e
 8109424:	d106      	bne.n	8109434 <create_name+0x100>
		di--;
 8109426:	697b      	ldr	r3, [r7, #20]
 8109428:	3b01      	subs	r3, #1
 810942a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 810942c:	697b      	ldr	r3, [r7, #20]
 810942e:	2b00      	cmp	r3, #0
 8109430:	d1ea      	bne.n	8109408 <create_name+0xd4>
 8109432:	e000      	b.n	8109436 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8109434:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8109436:	697b      	ldr	r3, [r7, #20]
 8109438:	005b      	lsls	r3, r3, #1
 810943a:	68fa      	ldr	r2, [r7, #12]
 810943c:	4413      	add	r3, r2
 810943e:	2200      	movs	r2, #0
 8109440:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8109442:	697b      	ldr	r3, [r7, #20]
 8109444:	2b00      	cmp	r3, #0
 8109446:	d101      	bne.n	810944c <create_name+0x118>
 8109448:	2306      	movs	r3, #6
 810944a:	e127      	b.n	810969c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 810944c:	687b      	ldr	r3, [r7, #4]
 810944e:	3324      	adds	r3, #36	@ 0x24
 8109450:	220b      	movs	r2, #11
 8109452:	2120      	movs	r1, #32
 8109454:	4618      	mov	r0, r3
 8109456:	f7fe fc5c 	bl	8107d12 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 810945a:	2300      	movs	r3, #0
 810945c:	61bb      	str	r3, [r7, #24]
 810945e:	e002      	b.n	8109466 <create_name+0x132>
 8109460:	69bb      	ldr	r3, [r7, #24]
 8109462:	3301      	adds	r3, #1
 8109464:	61bb      	str	r3, [r7, #24]
 8109466:	69bb      	ldr	r3, [r7, #24]
 8109468:	005b      	lsls	r3, r3, #1
 810946a:	68fa      	ldr	r2, [r7, #12]
 810946c:	4413      	add	r3, r2
 810946e:	881b      	ldrh	r3, [r3, #0]
 8109470:	2b20      	cmp	r3, #32
 8109472:	d0f5      	beq.n	8109460 <create_name+0x12c>
 8109474:	69bb      	ldr	r3, [r7, #24]
 8109476:	005b      	lsls	r3, r3, #1
 8109478:	68fa      	ldr	r2, [r7, #12]
 810947a:	4413      	add	r3, r2
 810947c:	881b      	ldrh	r3, [r3, #0]
 810947e:	2b2e      	cmp	r3, #46	@ 0x2e
 8109480:	d0ee      	beq.n	8109460 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8109482:	69bb      	ldr	r3, [r7, #24]
 8109484:	2b00      	cmp	r3, #0
 8109486:	d009      	beq.n	810949c <create_name+0x168>
 8109488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810948c:	f043 0303 	orr.w	r3, r3, #3
 8109490:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8109494:	e002      	b.n	810949c <create_name+0x168>
 8109496:	697b      	ldr	r3, [r7, #20]
 8109498:	3b01      	subs	r3, #1
 810949a:	617b      	str	r3, [r7, #20]
 810949c:	697b      	ldr	r3, [r7, #20]
 810949e:	2b00      	cmp	r3, #0
 81094a0:	d009      	beq.n	81094b6 <create_name+0x182>
 81094a2:	697b      	ldr	r3, [r7, #20]
 81094a4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 81094a8:	3b01      	subs	r3, #1
 81094aa:	005b      	lsls	r3, r3, #1
 81094ac:	68fa      	ldr	r2, [r7, #12]
 81094ae:	4413      	add	r3, r2
 81094b0:	881b      	ldrh	r3, [r3, #0]
 81094b2:	2b2e      	cmp	r3, #46	@ 0x2e
 81094b4:	d1ef      	bne.n	8109496 <create_name+0x162>

	i = b = 0; ni = 8;
 81094b6:	2300      	movs	r3, #0
 81094b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 81094bc:	2300      	movs	r3, #0
 81094be:	623b      	str	r3, [r7, #32]
 81094c0:	2308      	movs	r3, #8
 81094c2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 81094c4:	69bb      	ldr	r3, [r7, #24]
 81094c6:	1c5a      	adds	r2, r3, #1
 81094c8:	61ba      	str	r2, [r7, #24]
 81094ca:	005b      	lsls	r3, r3, #1
 81094cc:	68fa      	ldr	r2, [r7, #12]
 81094ce:	4413      	add	r3, r2
 81094d0:	881b      	ldrh	r3, [r3, #0]
 81094d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 81094d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81094d6:	2b00      	cmp	r3, #0
 81094d8:	f000 8090 	beq.w	81095fc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 81094dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81094de:	2b20      	cmp	r3, #32
 81094e0:	d006      	beq.n	81094f0 <create_name+0x1bc>
 81094e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81094e4:	2b2e      	cmp	r3, #46	@ 0x2e
 81094e6:	d10a      	bne.n	81094fe <create_name+0x1ca>
 81094e8:	69ba      	ldr	r2, [r7, #24]
 81094ea:	697b      	ldr	r3, [r7, #20]
 81094ec:	429a      	cmp	r2, r3
 81094ee:	d006      	beq.n	81094fe <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 81094f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81094f4:	f043 0303 	orr.w	r3, r3, #3
 81094f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 81094fc:	e07d      	b.n	81095fa <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 81094fe:	6a3a      	ldr	r2, [r7, #32]
 8109500:	69fb      	ldr	r3, [r7, #28]
 8109502:	429a      	cmp	r2, r3
 8109504:	d203      	bcs.n	810950e <create_name+0x1da>
 8109506:	69ba      	ldr	r2, [r7, #24]
 8109508:	697b      	ldr	r3, [r7, #20]
 810950a:	429a      	cmp	r2, r3
 810950c:	d123      	bne.n	8109556 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 810950e:	69fb      	ldr	r3, [r7, #28]
 8109510:	2b0b      	cmp	r3, #11
 8109512:	d106      	bne.n	8109522 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8109514:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8109518:	f043 0303 	orr.w	r3, r3, #3
 810951c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8109520:	e075      	b.n	810960e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8109522:	69ba      	ldr	r2, [r7, #24]
 8109524:	697b      	ldr	r3, [r7, #20]
 8109526:	429a      	cmp	r2, r3
 8109528:	d005      	beq.n	8109536 <create_name+0x202>
 810952a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810952e:	f043 0303 	orr.w	r3, r3, #3
 8109532:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8109536:	69ba      	ldr	r2, [r7, #24]
 8109538:	697b      	ldr	r3, [r7, #20]
 810953a:	429a      	cmp	r2, r3
 810953c:	d866      	bhi.n	810960c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 810953e:	697b      	ldr	r3, [r7, #20]
 8109540:	61bb      	str	r3, [r7, #24]
 8109542:	2308      	movs	r3, #8
 8109544:	623b      	str	r3, [r7, #32]
 8109546:	230b      	movs	r3, #11
 8109548:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 810954a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 810954e:	009b      	lsls	r3, r3, #2
 8109550:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8109554:	e051      	b.n	81095fa <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8109556:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8109558:	2b7f      	cmp	r3, #127	@ 0x7f
 810955a:	d914      	bls.n	8109586 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 810955c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 810955e:	2100      	movs	r1, #0
 8109560:	4618      	mov	r0, r3
 8109562:	f7fe f9cd 	bl	8107900 <ff_convert>
 8109566:	4603      	mov	r3, r0
 8109568:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 810956a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 810956c:	2b00      	cmp	r3, #0
 810956e:	d004      	beq.n	810957a <create_name+0x246>
 8109570:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8109572:	3b80      	subs	r3, #128	@ 0x80
 8109574:	4a23      	ldr	r2, [pc, #140]	@ (8109604 <create_name+0x2d0>)
 8109576:	5cd3      	ldrb	r3, [r2, r3]
 8109578:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 810957a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810957e:	f043 0302 	orr.w	r3, r3, #2
 8109582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8109586:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8109588:	2b00      	cmp	r3, #0
 810958a:	d007      	beq.n	810959c <create_name+0x268>
 810958c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 810958e:	4619      	mov	r1, r3
 8109590:	481d      	ldr	r0, [pc, #116]	@ (8109608 <create_name+0x2d4>)
 8109592:	f7fe fc00 	bl	8107d96 <chk_chr>
 8109596:	4603      	mov	r3, r0
 8109598:	2b00      	cmp	r3, #0
 810959a:	d008      	beq.n	81095ae <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 810959c:	235f      	movs	r3, #95	@ 0x5f
 810959e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 81095a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81095a4:	f043 0303 	orr.w	r3, r3, #3
 81095a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 81095ac:	e01b      	b.n	81095e6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 81095ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81095b0:	2b40      	cmp	r3, #64	@ 0x40
 81095b2:	d909      	bls.n	81095c8 <create_name+0x294>
 81095b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81095b6:	2b5a      	cmp	r3, #90	@ 0x5a
 81095b8:	d806      	bhi.n	81095c8 <create_name+0x294>
					b |= 2;
 81095ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 81095be:	f043 0302 	orr.w	r3, r3, #2
 81095c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 81095c6:	e00e      	b.n	81095e6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 81095c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81095ca:	2b60      	cmp	r3, #96	@ 0x60
 81095cc:	d90b      	bls.n	81095e6 <create_name+0x2b2>
 81095ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81095d0:	2b7a      	cmp	r3, #122	@ 0x7a
 81095d2:	d808      	bhi.n	81095e6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 81095d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 81095d8:	f043 0301 	orr.w	r3, r3, #1
 81095dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 81095e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 81095e2:	3b20      	subs	r3, #32
 81095e4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 81095e6:	6a3b      	ldr	r3, [r7, #32]
 81095e8:	1c5a      	adds	r2, r3, #1
 81095ea:	623a      	str	r2, [r7, #32]
 81095ec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 81095ee:	b2d1      	uxtb	r1, r2
 81095f0:	687a      	ldr	r2, [r7, #4]
 81095f2:	4413      	add	r3, r2
 81095f4:	460a      	mov	r2, r1
 81095f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 81095fa:	e763      	b.n	81094c4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 81095fc:	bf00      	nop
 81095fe:	e006      	b.n	810960e <create_name+0x2da>
 8109600:	0810f83c 	.word	0x0810f83c
 8109604:	0810fe5c 	.word	0x0810fe5c
 8109608:	0810f848 	.word	0x0810f848
			if (si > di) break;			/* No extension */
 810960c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 810960e:	687b      	ldr	r3, [r7, #4]
 8109610:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8109614:	2be5      	cmp	r3, #229	@ 0xe5
 8109616:	d103      	bne.n	8109620 <create_name+0x2ec>
 8109618:	687b      	ldr	r3, [r7, #4]
 810961a:	2205      	movs	r2, #5
 810961c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8109620:	69fb      	ldr	r3, [r7, #28]
 8109622:	2b08      	cmp	r3, #8
 8109624:	d104      	bne.n	8109630 <create_name+0x2fc>
 8109626:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 810962a:	009b      	lsls	r3, r3, #2
 810962c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8109630:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8109634:	f003 030c 	and.w	r3, r3, #12
 8109638:	2b0c      	cmp	r3, #12
 810963a:	d005      	beq.n	8109648 <create_name+0x314>
 810963c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8109640:	f003 0303 	and.w	r3, r3, #3
 8109644:	2b03      	cmp	r3, #3
 8109646:	d105      	bne.n	8109654 <create_name+0x320>
 8109648:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810964c:	f043 0302 	orr.w	r3, r3, #2
 8109650:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8109654:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8109658:	f003 0302 	and.w	r3, r3, #2
 810965c:	2b00      	cmp	r3, #0
 810965e:	d117      	bne.n	8109690 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8109660:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8109664:	f003 0303 	and.w	r3, r3, #3
 8109668:	2b01      	cmp	r3, #1
 810966a:	d105      	bne.n	8109678 <create_name+0x344>
 810966c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8109670:	f043 0310 	orr.w	r3, r3, #16
 8109674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8109678:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 810967c:	f003 030c 	and.w	r3, r3, #12
 8109680:	2b04      	cmp	r3, #4
 8109682:	d105      	bne.n	8109690 <create_name+0x35c>
 8109684:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8109688:	f043 0308 	orr.w	r3, r3, #8
 810968c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8109690:	687b      	ldr	r3, [r7, #4]
 8109692:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8109696:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 810969a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 810969c:	4618      	mov	r0, r3
 810969e:	3728      	adds	r7, #40	@ 0x28
 81096a0:	46bd      	mov	sp, r7
 81096a2:	bd80      	pop	{r7, pc}

081096a4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 81096a4:	b580      	push	{r7, lr}
 81096a6:	b086      	sub	sp, #24
 81096a8:	af00      	add	r7, sp, #0
 81096aa:	6078      	str	r0, [r7, #4]
 81096ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 81096ae:	687b      	ldr	r3, [r7, #4]
 81096b0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 81096b2:	693b      	ldr	r3, [r7, #16]
 81096b4:	681b      	ldr	r3, [r3, #0]
 81096b6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 81096b8:	e002      	b.n	81096c0 <follow_path+0x1c>
 81096ba:	683b      	ldr	r3, [r7, #0]
 81096bc:	3301      	adds	r3, #1
 81096be:	603b      	str	r3, [r7, #0]
 81096c0:	683b      	ldr	r3, [r7, #0]
 81096c2:	781b      	ldrb	r3, [r3, #0]
 81096c4:	2b2f      	cmp	r3, #47	@ 0x2f
 81096c6:	d0f8      	beq.n	81096ba <follow_path+0x16>
 81096c8:	683b      	ldr	r3, [r7, #0]
 81096ca:	781b      	ldrb	r3, [r3, #0]
 81096cc:	2b5c      	cmp	r3, #92	@ 0x5c
 81096ce:	d0f4      	beq.n	81096ba <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 81096d0:	693b      	ldr	r3, [r7, #16]
 81096d2:	2200      	movs	r2, #0
 81096d4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 81096d6:	683b      	ldr	r3, [r7, #0]
 81096d8:	781b      	ldrb	r3, [r3, #0]
 81096da:	2b1f      	cmp	r3, #31
 81096dc:	d80a      	bhi.n	81096f4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 81096de:	687b      	ldr	r3, [r7, #4]
 81096e0:	2280      	movs	r2, #128	@ 0x80
 81096e2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 81096e6:	2100      	movs	r1, #0
 81096e8:	6878      	ldr	r0, [r7, #4]
 81096ea:	f7ff f8fe 	bl	81088ea <dir_sdi>
 81096ee:	4603      	mov	r3, r0
 81096f0:	75fb      	strb	r3, [r7, #23]
 81096f2:	e048      	b.n	8109786 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 81096f4:	463b      	mov	r3, r7
 81096f6:	4619      	mov	r1, r3
 81096f8:	6878      	ldr	r0, [r7, #4]
 81096fa:	f7ff fe1b 	bl	8109334 <create_name>
 81096fe:	4603      	mov	r3, r0
 8109700:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8109702:	7dfb      	ldrb	r3, [r7, #23]
 8109704:	2b00      	cmp	r3, #0
 8109706:	d139      	bne.n	810977c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8109708:	6878      	ldr	r0, [r7, #4]
 810970a:	f7ff fc5a 	bl	8108fc2 <dir_find>
 810970e:	4603      	mov	r3, r0
 8109710:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8109712:	687b      	ldr	r3, [r7, #4]
 8109714:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8109718:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 810971a:	7dfb      	ldrb	r3, [r7, #23]
 810971c:	2b00      	cmp	r3, #0
 810971e:	d00a      	beq.n	8109736 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8109720:	7dfb      	ldrb	r3, [r7, #23]
 8109722:	2b04      	cmp	r3, #4
 8109724:	d12c      	bne.n	8109780 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8109726:	7afb      	ldrb	r3, [r7, #11]
 8109728:	f003 0304 	and.w	r3, r3, #4
 810972c:	2b00      	cmp	r3, #0
 810972e:	d127      	bne.n	8109780 <follow_path+0xdc>
 8109730:	2305      	movs	r3, #5
 8109732:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8109734:	e024      	b.n	8109780 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8109736:	7afb      	ldrb	r3, [r7, #11]
 8109738:	f003 0304 	and.w	r3, r3, #4
 810973c:	2b00      	cmp	r3, #0
 810973e:	d121      	bne.n	8109784 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8109740:	693b      	ldr	r3, [r7, #16]
 8109742:	799b      	ldrb	r3, [r3, #6]
 8109744:	f003 0310 	and.w	r3, r3, #16
 8109748:	2b00      	cmp	r3, #0
 810974a:	d102      	bne.n	8109752 <follow_path+0xae>
				res = FR_NO_PATH; break;
 810974c:	2305      	movs	r3, #5
 810974e:	75fb      	strb	r3, [r7, #23]
 8109750:	e019      	b.n	8109786 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8109752:	68fb      	ldr	r3, [r7, #12]
 8109754:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8109758:	687b      	ldr	r3, [r7, #4]
 810975a:	695b      	ldr	r3, [r3, #20]
 810975c:	68fa      	ldr	r2, [r7, #12]
 810975e:	8992      	ldrh	r2, [r2, #12]
 8109760:	fbb3 f0f2 	udiv	r0, r3, r2
 8109764:	fb00 f202 	mul.w	r2, r0, r2
 8109768:	1a9b      	subs	r3, r3, r2
 810976a:	440b      	add	r3, r1
 810976c:	4619      	mov	r1, r3
 810976e:	68f8      	ldr	r0, [r7, #12]
 8109770:	f7ff fa61 	bl	8108c36 <ld_clust>
 8109774:	4602      	mov	r2, r0
 8109776:	693b      	ldr	r3, [r7, #16]
 8109778:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 810977a:	e7bb      	b.n	81096f4 <follow_path+0x50>
			if (res != FR_OK) break;
 810977c:	bf00      	nop
 810977e:	e002      	b.n	8109786 <follow_path+0xe2>
				break;
 8109780:	bf00      	nop
 8109782:	e000      	b.n	8109786 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8109784:	bf00      	nop
			}
		}
	}

	return res;
 8109786:	7dfb      	ldrb	r3, [r7, #23]
}
 8109788:	4618      	mov	r0, r3
 810978a:	3718      	adds	r7, #24
 810978c:	46bd      	mov	sp, r7
 810978e:	bd80      	pop	{r7, pc}

08109790 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8109790:	b480      	push	{r7}
 8109792:	b087      	sub	sp, #28
 8109794:	af00      	add	r7, sp, #0
 8109796:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8109798:	f04f 33ff 	mov.w	r3, #4294967295
 810979c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 810979e:	687b      	ldr	r3, [r7, #4]
 81097a0:	681b      	ldr	r3, [r3, #0]
 81097a2:	2b00      	cmp	r3, #0
 81097a4:	d031      	beq.n	810980a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 81097a6:	687b      	ldr	r3, [r7, #4]
 81097a8:	681b      	ldr	r3, [r3, #0]
 81097aa:	617b      	str	r3, [r7, #20]
 81097ac:	e002      	b.n	81097b4 <get_ldnumber+0x24>
 81097ae:	697b      	ldr	r3, [r7, #20]
 81097b0:	3301      	adds	r3, #1
 81097b2:	617b      	str	r3, [r7, #20]
 81097b4:	697b      	ldr	r3, [r7, #20]
 81097b6:	781b      	ldrb	r3, [r3, #0]
 81097b8:	2b1f      	cmp	r3, #31
 81097ba:	d903      	bls.n	81097c4 <get_ldnumber+0x34>
 81097bc:	697b      	ldr	r3, [r7, #20]
 81097be:	781b      	ldrb	r3, [r3, #0]
 81097c0:	2b3a      	cmp	r3, #58	@ 0x3a
 81097c2:	d1f4      	bne.n	81097ae <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 81097c4:	697b      	ldr	r3, [r7, #20]
 81097c6:	781b      	ldrb	r3, [r3, #0]
 81097c8:	2b3a      	cmp	r3, #58	@ 0x3a
 81097ca:	d11c      	bne.n	8109806 <get_ldnumber+0x76>
			tp = *path;
 81097cc:	687b      	ldr	r3, [r7, #4]
 81097ce:	681b      	ldr	r3, [r3, #0]
 81097d0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 81097d2:	68fb      	ldr	r3, [r7, #12]
 81097d4:	1c5a      	adds	r2, r3, #1
 81097d6:	60fa      	str	r2, [r7, #12]
 81097d8:	781b      	ldrb	r3, [r3, #0]
 81097da:	3b30      	subs	r3, #48	@ 0x30
 81097dc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 81097de:	68bb      	ldr	r3, [r7, #8]
 81097e0:	2b09      	cmp	r3, #9
 81097e2:	d80e      	bhi.n	8109802 <get_ldnumber+0x72>
 81097e4:	68fa      	ldr	r2, [r7, #12]
 81097e6:	697b      	ldr	r3, [r7, #20]
 81097e8:	429a      	cmp	r2, r3
 81097ea:	d10a      	bne.n	8109802 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 81097ec:	68bb      	ldr	r3, [r7, #8]
 81097ee:	2b00      	cmp	r3, #0
 81097f0:	d107      	bne.n	8109802 <get_ldnumber+0x72>
					vol = (int)i;
 81097f2:	68bb      	ldr	r3, [r7, #8]
 81097f4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 81097f6:	697b      	ldr	r3, [r7, #20]
 81097f8:	3301      	adds	r3, #1
 81097fa:	617b      	str	r3, [r7, #20]
 81097fc:	687b      	ldr	r3, [r7, #4]
 81097fe:	697a      	ldr	r2, [r7, #20]
 8109800:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8109802:	693b      	ldr	r3, [r7, #16]
 8109804:	e002      	b.n	810980c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8109806:	2300      	movs	r3, #0
 8109808:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 810980a:	693b      	ldr	r3, [r7, #16]
}
 810980c:	4618      	mov	r0, r3
 810980e:	371c      	adds	r7, #28
 8109810:	46bd      	mov	sp, r7
 8109812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109816:	4770      	bx	lr

08109818 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8109818:	b580      	push	{r7, lr}
 810981a:	b082      	sub	sp, #8
 810981c:	af00      	add	r7, sp, #0
 810981e:	6078      	str	r0, [r7, #4]
 8109820:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8109822:	687b      	ldr	r3, [r7, #4]
 8109824:	2200      	movs	r2, #0
 8109826:	70da      	strb	r2, [r3, #3]
 8109828:	687b      	ldr	r3, [r7, #4]
 810982a:	f04f 32ff 	mov.w	r2, #4294967295
 810982e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8109830:	6839      	ldr	r1, [r7, #0]
 8109832:	6878      	ldr	r0, [r7, #4]
 8109834:	f7fe fc7a 	bl	810812c <move_window>
 8109838:	4603      	mov	r3, r0
 810983a:	2b00      	cmp	r3, #0
 810983c:	d001      	beq.n	8109842 <check_fs+0x2a>
 810983e:	2304      	movs	r3, #4
 8109840:	e038      	b.n	81098b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8109842:	687b      	ldr	r3, [r7, #4]
 8109844:	3338      	adds	r3, #56	@ 0x38
 8109846:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 810984a:	4618      	mov	r0, r3
 810984c:	f7fe f9be 	bl	8107bcc <ld_word>
 8109850:	4603      	mov	r3, r0
 8109852:	461a      	mov	r2, r3
 8109854:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8109858:	429a      	cmp	r2, r3
 810985a:	d001      	beq.n	8109860 <check_fs+0x48>
 810985c:	2303      	movs	r3, #3
 810985e:	e029      	b.n	81098b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8109860:	687b      	ldr	r3, [r7, #4]
 8109862:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8109866:	2be9      	cmp	r3, #233	@ 0xe9
 8109868:	d009      	beq.n	810987e <check_fs+0x66>
 810986a:	687b      	ldr	r3, [r7, #4]
 810986c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8109870:	2beb      	cmp	r3, #235	@ 0xeb
 8109872:	d11e      	bne.n	81098b2 <check_fs+0x9a>
 8109874:	687b      	ldr	r3, [r7, #4]
 8109876:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 810987a:	2b90      	cmp	r3, #144	@ 0x90
 810987c:	d119      	bne.n	81098b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 810987e:	687b      	ldr	r3, [r7, #4]
 8109880:	3338      	adds	r3, #56	@ 0x38
 8109882:	3336      	adds	r3, #54	@ 0x36
 8109884:	4618      	mov	r0, r3
 8109886:	f7fe f9b9 	bl	8107bfc <ld_dword>
 810988a:	4603      	mov	r3, r0
 810988c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8109890:	4a0a      	ldr	r2, [pc, #40]	@ (81098bc <check_fs+0xa4>)
 8109892:	4293      	cmp	r3, r2
 8109894:	d101      	bne.n	810989a <check_fs+0x82>
 8109896:	2300      	movs	r3, #0
 8109898:	e00c      	b.n	81098b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 810989a:	687b      	ldr	r3, [r7, #4]
 810989c:	3338      	adds	r3, #56	@ 0x38
 810989e:	3352      	adds	r3, #82	@ 0x52
 81098a0:	4618      	mov	r0, r3
 81098a2:	f7fe f9ab 	bl	8107bfc <ld_dword>
 81098a6:	4603      	mov	r3, r0
 81098a8:	4a05      	ldr	r2, [pc, #20]	@ (81098c0 <check_fs+0xa8>)
 81098aa:	4293      	cmp	r3, r2
 81098ac:	d101      	bne.n	81098b2 <check_fs+0x9a>
 81098ae:	2300      	movs	r3, #0
 81098b0:	e000      	b.n	81098b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 81098b2:	2302      	movs	r3, #2
}
 81098b4:	4618      	mov	r0, r3
 81098b6:	3708      	adds	r7, #8
 81098b8:	46bd      	mov	sp, r7
 81098ba:	bd80      	pop	{r7, pc}
 81098bc:	00544146 	.word	0x00544146
 81098c0:	33544146 	.word	0x33544146

081098c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 81098c4:	b580      	push	{r7, lr}
 81098c6:	b096      	sub	sp, #88	@ 0x58
 81098c8:	af00      	add	r7, sp, #0
 81098ca:	60f8      	str	r0, [r7, #12]
 81098cc:	60b9      	str	r1, [r7, #8]
 81098ce:	4613      	mov	r3, r2
 81098d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 81098d2:	68bb      	ldr	r3, [r7, #8]
 81098d4:	2200      	movs	r2, #0
 81098d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 81098d8:	68f8      	ldr	r0, [r7, #12]
 81098da:	f7ff ff59 	bl	8109790 <get_ldnumber>
 81098de:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 81098e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81098e2:	2b00      	cmp	r3, #0
 81098e4:	da01      	bge.n	81098ea <find_volume+0x26>
 81098e6:	230b      	movs	r3, #11
 81098e8:	e265      	b.n	8109db6 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 81098ea:	4a9f      	ldr	r2, [pc, #636]	@ (8109b68 <find_volume+0x2a4>)
 81098ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81098ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81098f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 81098f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81098f6:	2b00      	cmp	r3, #0
 81098f8:	d101      	bne.n	81098fe <find_volume+0x3a>
 81098fa:	230c      	movs	r3, #12
 81098fc:	e25b      	b.n	8109db6 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 81098fe:	68bb      	ldr	r3, [r7, #8]
 8109900:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8109902:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8109904:	79fb      	ldrb	r3, [r7, #7]
 8109906:	f023 0301 	bic.w	r3, r3, #1
 810990a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 810990c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810990e:	781b      	ldrb	r3, [r3, #0]
 8109910:	2b00      	cmp	r3, #0
 8109912:	d01a      	beq.n	810994a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8109914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109916:	785b      	ldrb	r3, [r3, #1]
 8109918:	4618      	mov	r0, r3
 810991a:	f7fe f8b7 	bl	8107a8c <disk_status>
 810991e:	4603      	mov	r3, r0
 8109920:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8109924:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8109928:	f003 0301 	and.w	r3, r3, #1
 810992c:	2b00      	cmp	r3, #0
 810992e:	d10c      	bne.n	810994a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8109930:	79fb      	ldrb	r3, [r7, #7]
 8109932:	2b00      	cmp	r3, #0
 8109934:	d007      	beq.n	8109946 <find_volume+0x82>
 8109936:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 810993a:	f003 0304 	and.w	r3, r3, #4
 810993e:	2b00      	cmp	r3, #0
 8109940:	d001      	beq.n	8109946 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8109942:	230a      	movs	r3, #10
 8109944:	e237      	b.n	8109db6 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8109946:	2300      	movs	r3, #0
 8109948:	e235      	b.n	8109db6 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 810994a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810994c:	2200      	movs	r2, #0
 810994e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8109950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8109952:	b2da      	uxtb	r2, r3
 8109954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109956:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8109958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810995a:	785b      	ldrb	r3, [r3, #1]
 810995c:	4618      	mov	r0, r3
 810995e:	f7fe f8af 	bl	8107ac0 <disk_initialize>
 8109962:	4603      	mov	r3, r0
 8109964:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8109968:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 810996c:	f003 0301 	and.w	r3, r3, #1
 8109970:	2b00      	cmp	r3, #0
 8109972:	d001      	beq.n	8109978 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8109974:	2303      	movs	r3, #3
 8109976:	e21e      	b.n	8109db6 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8109978:	79fb      	ldrb	r3, [r7, #7]
 810997a:	2b00      	cmp	r3, #0
 810997c:	d007      	beq.n	810998e <find_volume+0xca>
 810997e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8109982:	f003 0304 	and.w	r3, r3, #4
 8109986:	2b00      	cmp	r3, #0
 8109988:	d001      	beq.n	810998e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 810998a:	230a      	movs	r3, #10
 810998c:	e213      	b.n	8109db6 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 810998e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109990:	7858      	ldrb	r0, [r3, #1]
 8109992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109994:	330c      	adds	r3, #12
 8109996:	461a      	mov	r2, r3
 8109998:	2102      	movs	r1, #2
 810999a:	f7fe f8f9 	bl	8107b90 <disk_ioctl>
 810999e:	4603      	mov	r3, r0
 81099a0:	2b00      	cmp	r3, #0
 81099a2:	d001      	beq.n	81099a8 <find_volume+0xe4>
 81099a4:	2301      	movs	r3, #1
 81099a6:	e206      	b.n	8109db6 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 81099a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81099aa:	899b      	ldrh	r3, [r3, #12]
 81099ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81099b0:	d80d      	bhi.n	81099ce <find_volume+0x10a>
 81099b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81099b4:	899b      	ldrh	r3, [r3, #12]
 81099b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 81099ba:	d308      	bcc.n	81099ce <find_volume+0x10a>
 81099bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81099be:	899b      	ldrh	r3, [r3, #12]
 81099c0:	461a      	mov	r2, r3
 81099c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81099c4:	899b      	ldrh	r3, [r3, #12]
 81099c6:	3b01      	subs	r3, #1
 81099c8:	4013      	ands	r3, r2
 81099ca:	2b00      	cmp	r3, #0
 81099cc:	d001      	beq.n	81099d2 <find_volume+0x10e>
 81099ce:	2301      	movs	r3, #1
 81099d0:	e1f1      	b.n	8109db6 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 81099d2:	2300      	movs	r3, #0
 81099d4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 81099d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 81099d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 81099da:	f7ff ff1d 	bl	8109818 <check_fs>
 81099de:	4603      	mov	r3, r0
 81099e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 81099e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 81099e8:	2b02      	cmp	r3, #2
 81099ea:	d149      	bne.n	8109a80 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 81099ec:	2300      	movs	r3, #0
 81099ee:	643b      	str	r3, [r7, #64]	@ 0x40
 81099f0:	e01e      	b.n	8109a30 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 81099f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81099f4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 81099f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 81099fa:	011b      	lsls	r3, r3, #4
 81099fc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8109a00:	4413      	add	r3, r2
 8109a02:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8109a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109a06:	3304      	adds	r3, #4
 8109a08:	781b      	ldrb	r3, [r3, #0]
 8109a0a:	2b00      	cmp	r3, #0
 8109a0c:	d006      	beq.n	8109a1c <find_volume+0x158>
 8109a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109a10:	3308      	adds	r3, #8
 8109a12:	4618      	mov	r0, r3
 8109a14:	f7fe f8f2 	bl	8107bfc <ld_dword>
 8109a18:	4602      	mov	r2, r0
 8109a1a:	e000      	b.n	8109a1e <find_volume+0x15a>
 8109a1c:	2200      	movs	r2, #0
 8109a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a20:	009b      	lsls	r3, r3, #2
 8109a22:	3358      	adds	r3, #88	@ 0x58
 8109a24:	443b      	add	r3, r7
 8109a26:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8109a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a2c:	3301      	adds	r3, #1
 8109a2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8109a30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a32:	2b03      	cmp	r3, #3
 8109a34:	d9dd      	bls.n	81099f2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8109a36:	2300      	movs	r3, #0
 8109a38:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8109a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a3c:	2b00      	cmp	r3, #0
 8109a3e:	d002      	beq.n	8109a46 <find_volume+0x182>
 8109a40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a42:	3b01      	subs	r3, #1
 8109a44:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8109a46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a48:	009b      	lsls	r3, r3, #2
 8109a4a:	3358      	adds	r3, #88	@ 0x58
 8109a4c:	443b      	add	r3, r7
 8109a4e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8109a52:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8109a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8109a56:	2b00      	cmp	r3, #0
 8109a58:	d005      	beq.n	8109a66 <find_volume+0x1a2>
 8109a5a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8109a5c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8109a5e:	f7ff fedb 	bl	8109818 <check_fs>
 8109a62:	4603      	mov	r3, r0
 8109a64:	e000      	b.n	8109a68 <find_volume+0x1a4>
 8109a66:	2303      	movs	r3, #3
 8109a68:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8109a6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8109a70:	2b01      	cmp	r3, #1
 8109a72:	d905      	bls.n	8109a80 <find_volume+0x1bc>
 8109a74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a76:	3301      	adds	r3, #1
 8109a78:	643b      	str	r3, [r7, #64]	@ 0x40
 8109a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8109a7c:	2b03      	cmp	r3, #3
 8109a7e:	d9e2      	bls.n	8109a46 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8109a80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8109a84:	2b04      	cmp	r3, #4
 8109a86:	d101      	bne.n	8109a8c <find_volume+0x1c8>
 8109a88:	2301      	movs	r3, #1
 8109a8a:	e194      	b.n	8109db6 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8109a8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8109a90:	2b01      	cmp	r3, #1
 8109a92:	d901      	bls.n	8109a98 <find_volume+0x1d4>
 8109a94:	230d      	movs	r3, #13
 8109a96:	e18e      	b.n	8109db6 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8109a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109a9a:	3338      	adds	r3, #56	@ 0x38
 8109a9c:	330b      	adds	r3, #11
 8109a9e:	4618      	mov	r0, r3
 8109aa0:	f7fe f894 	bl	8107bcc <ld_word>
 8109aa4:	4603      	mov	r3, r0
 8109aa6:	461a      	mov	r2, r3
 8109aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109aaa:	899b      	ldrh	r3, [r3, #12]
 8109aac:	429a      	cmp	r2, r3
 8109aae:	d001      	beq.n	8109ab4 <find_volume+0x1f0>
 8109ab0:	230d      	movs	r3, #13
 8109ab2:	e180      	b.n	8109db6 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8109ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ab6:	3338      	adds	r3, #56	@ 0x38
 8109ab8:	3316      	adds	r3, #22
 8109aba:	4618      	mov	r0, r3
 8109abc:	f7fe f886 	bl	8107bcc <ld_word>
 8109ac0:	4603      	mov	r3, r0
 8109ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8109ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8109ac6:	2b00      	cmp	r3, #0
 8109ac8:	d106      	bne.n	8109ad8 <find_volume+0x214>
 8109aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109acc:	3338      	adds	r3, #56	@ 0x38
 8109ace:	3324      	adds	r3, #36	@ 0x24
 8109ad0:	4618      	mov	r0, r3
 8109ad2:	f7fe f893 	bl	8107bfc <ld_dword>
 8109ad6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8109ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ada:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8109adc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8109ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ae0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8109ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ae6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8109ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109aea:	789b      	ldrb	r3, [r3, #2]
 8109aec:	2b01      	cmp	r3, #1
 8109aee:	d005      	beq.n	8109afc <find_volume+0x238>
 8109af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109af2:	789b      	ldrb	r3, [r3, #2]
 8109af4:	2b02      	cmp	r3, #2
 8109af6:	d001      	beq.n	8109afc <find_volume+0x238>
 8109af8:	230d      	movs	r3, #13
 8109afa:	e15c      	b.n	8109db6 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8109afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109afe:	789b      	ldrb	r3, [r3, #2]
 8109b00:	461a      	mov	r2, r3
 8109b02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8109b04:	fb02 f303 	mul.w	r3, r2, r3
 8109b08:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8109b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8109b10:	461a      	mov	r2, r3
 8109b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b14:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8109b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b18:	895b      	ldrh	r3, [r3, #10]
 8109b1a:	2b00      	cmp	r3, #0
 8109b1c:	d008      	beq.n	8109b30 <find_volume+0x26c>
 8109b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b20:	895b      	ldrh	r3, [r3, #10]
 8109b22:	461a      	mov	r2, r3
 8109b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b26:	895b      	ldrh	r3, [r3, #10]
 8109b28:	3b01      	subs	r3, #1
 8109b2a:	4013      	ands	r3, r2
 8109b2c:	2b00      	cmp	r3, #0
 8109b2e:	d001      	beq.n	8109b34 <find_volume+0x270>
 8109b30:	230d      	movs	r3, #13
 8109b32:	e140      	b.n	8109db6 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8109b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b36:	3338      	adds	r3, #56	@ 0x38
 8109b38:	3311      	adds	r3, #17
 8109b3a:	4618      	mov	r0, r3
 8109b3c:	f7fe f846 	bl	8107bcc <ld_word>
 8109b40:	4603      	mov	r3, r0
 8109b42:	461a      	mov	r2, r3
 8109b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b46:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8109b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b4a:	891b      	ldrh	r3, [r3, #8]
 8109b4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8109b4e:	8992      	ldrh	r2, [r2, #12]
 8109b50:	0952      	lsrs	r2, r2, #5
 8109b52:	b292      	uxth	r2, r2
 8109b54:	fbb3 f1f2 	udiv	r1, r3, r2
 8109b58:	fb01 f202 	mul.w	r2, r1, r2
 8109b5c:	1a9b      	subs	r3, r3, r2
 8109b5e:	b29b      	uxth	r3, r3
 8109b60:	2b00      	cmp	r3, #0
 8109b62:	d003      	beq.n	8109b6c <find_volume+0x2a8>
 8109b64:	230d      	movs	r3, #13
 8109b66:	e126      	b.n	8109db6 <find_volume+0x4f2>
 8109b68:	10000528 	.word	0x10000528

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8109b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b6e:	3338      	adds	r3, #56	@ 0x38
 8109b70:	3313      	adds	r3, #19
 8109b72:	4618      	mov	r0, r3
 8109b74:	f7fe f82a 	bl	8107bcc <ld_word>
 8109b78:	4603      	mov	r3, r0
 8109b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8109b7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8109b7e:	2b00      	cmp	r3, #0
 8109b80:	d106      	bne.n	8109b90 <find_volume+0x2cc>
 8109b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b84:	3338      	adds	r3, #56	@ 0x38
 8109b86:	3320      	adds	r3, #32
 8109b88:	4618      	mov	r0, r3
 8109b8a:	f7fe f837 	bl	8107bfc <ld_dword>
 8109b8e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8109b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109b92:	3338      	adds	r3, #56	@ 0x38
 8109b94:	330e      	adds	r3, #14
 8109b96:	4618      	mov	r0, r3
 8109b98:	f7fe f818 	bl	8107bcc <ld_word>
 8109b9c:	4603      	mov	r3, r0
 8109b9e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8109ba0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8109ba2:	2b00      	cmp	r3, #0
 8109ba4:	d101      	bne.n	8109baa <find_volume+0x2e6>
 8109ba6:	230d      	movs	r3, #13
 8109ba8:	e105      	b.n	8109db6 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8109baa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8109bac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8109bae:	4413      	add	r3, r2
 8109bb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8109bb2:	8911      	ldrh	r1, [r2, #8]
 8109bb4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8109bb6:	8992      	ldrh	r2, [r2, #12]
 8109bb8:	0952      	lsrs	r2, r2, #5
 8109bba:	b292      	uxth	r2, r2
 8109bbc:	fbb1 f2f2 	udiv	r2, r1, r2
 8109bc0:	b292      	uxth	r2, r2
 8109bc2:	4413      	add	r3, r2
 8109bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8109bc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8109bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109bca:	429a      	cmp	r2, r3
 8109bcc:	d201      	bcs.n	8109bd2 <find_volume+0x30e>
 8109bce:	230d      	movs	r3, #13
 8109bd0:	e0f1      	b.n	8109db6 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8109bd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8109bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109bd6:	1ad3      	subs	r3, r2, r3
 8109bd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8109bda:	8952      	ldrh	r2, [r2, #10]
 8109bdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8109be0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8109be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109be4:	2b00      	cmp	r3, #0
 8109be6:	d101      	bne.n	8109bec <find_volume+0x328>
 8109be8:	230d      	movs	r3, #13
 8109bea:	e0e4      	b.n	8109db6 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8109bec:	2303      	movs	r3, #3
 8109bee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8109bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109bf4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8109bf8:	4293      	cmp	r3, r2
 8109bfa:	d802      	bhi.n	8109c02 <find_volume+0x33e>
 8109bfc:	2302      	movs	r3, #2
 8109bfe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8109c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109c04:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8109c08:	4293      	cmp	r3, r2
 8109c0a:	d802      	bhi.n	8109c12 <find_volume+0x34e>
 8109c0c:	2301      	movs	r3, #1
 8109c0e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8109c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109c14:	1c9a      	adds	r2, r3, #2
 8109c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c18:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8109c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8109c1e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8109c20:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8109c22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8109c24:	441a      	add	r2, r3
 8109c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c28:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8109c2a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8109c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109c2e:	441a      	add	r2, r3
 8109c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c32:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8109c34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8109c38:	2b03      	cmp	r3, #3
 8109c3a:	d11e      	bne.n	8109c7a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8109c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c3e:	3338      	adds	r3, #56	@ 0x38
 8109c40:	332a      	adds	r3, #42	@ 0x2a
 8109c42:	4618      	mov	r0, r3
 8109c44:	f7fd ffc2 	bl	8107bcc <ld_word>
 8109c48:	4603      	mov	r3, r0
 8109c4a:	2b00      	cmp	r3, #0
 8109c4c:	d001      	beq.n	8109c52 <find_volume+0x38e>
 8109c4e:	230d      	movs	r3, #13
 8109c50:	e0b1      	b.n	8109db6 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8109c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c54:	891b      	ldrh	r3, [r3, #8]
 8109c56:	2b00      	cmp	r3, #0
 8109c58:	d001      	beq.n	8109c5e <find_volume+0x39a>
 8109c5a:	230d      	movs	r3, #13
 8109c5c:	e0ab      	b.n	8109db6 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8109c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c60:	3338      	adds	r3, #56	@ 0x38
 8109c62:	332c      	adds	r3, #44	@ 0x2c
 8109c64:	4618      	mov	r0, r3
 8109c66:	f7fd ffc9 	bl	8107bfc <ld_dword>
 8109c6a:	4602      	mov	r2, r0
 8109c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c6e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8109c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c72:	69db      	ldr	r3, [r3, #28]
 8109c74:	009b      	lsls	r3, r3, #2
 8109c76:	647b      	str	r3, [r7, #68]	@ 0x44
 8109c78:	e01f      	b.n	8109cba <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8109c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c7c:	891b      	ldrh	r3, [r3, #8]
 8109c7e:	2b00      	cmp	r3, #0
 8109c80:	d101      	bne.n	8109c86 <find_volume+0x3c2>
 8109c82:	230d      	movs	r3, #13
 8109c84:	e097      	b.n	8109db6 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8109c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8109c8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8109c8c:	441a      	add	r2, r3
 8109c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c90:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8109c92:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8109c96:	2b02      	cmp	r3, #2
 8109c98:	d103      	bne.n	8109ca2 <find_volume+0x3de>
 8109c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109c9c:	69db      	ldr	r3, [r3, #28]
 8109c9e:	005b      	lsls	r3, r3, #1
 8109ca0:	e00a      	b.n	8109cb8 <find_volume+0x3f4>
 8109ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ca4:	69da      	ldr	r2, [r3, #28]
 8109ca6:	4613      	mov	r3, r2
 8109ca8:	005b      	lsls	r3, r3, #1
 8109caa:	4413      	add	r3, r2
 8109cac:	085a      	lsrs	r2, r3, #1
 8109cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109cb0:	69db      	ldr	r3, [r3, #28]
 8109cb2:	f003 0301 	and.w	r3, r3, #1
 8109cb6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8109cb8:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8109cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109cbc:	6a1a      	ldr	r2, [r3, #32]
 8109cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109cc0:	899b      	ldrh	r3, [r3, #12]
 8109cc2:	4619      	mov	r1, r3
 8109cc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8109cc6:	440b      	add	r3, r1
 8109cc8:	3b01      	subs	r3, #1
 8109cca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8109ccc:	8989      	ldrh	r1, [r1, #12]
 8109cce:	fbb3 f3f1 	udiv	r3, r3, r1
 8109cd2:	429a      	cmp	r2, r3
 8109cd4:	d201      	bcs.n	8109cda <find_volume+0x416>
 8109cd6:	230d      	movs	r3, #13
 8109cd8:	e06d      	b.n	8109db6 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8109cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8109ce0:	619a      	str	r2, [r3, #24]
 8109ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ce4:	699a      	ldr	r2, [r3, #24]
 8109ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ce8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8109cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109cec:	2280      	movs	r2, #128	@ 0x80
 8109cee:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8109cf0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8109cf4:	2b03      	cmp	r3, #3
 8109cf6:	d149      	bne.n	8109d8c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8109cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109cfa:	3338      	adds	r3, #56	@ 0x38
 8109cfc:	3330      	adds	r3, #48	@ 0x30
 8109cfe:	4618      	mov	r0, r3
 8109d00:	f7fd ff64 	bl	8107bcc <ld_word>
 8109d04:	4603      	mov	r3, r0
 8109d06:	2b01      	cmp	r3, #1
 8109d08:	d140      	bne.n	8109d8c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8109d0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8109d0c:	3301      	adds	r3, #1
 8109d0e:	4619      	mov	r1, r3
 8109d10:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8109d12:	f7fe fa0b 	bl	810812c <move_window>
 8109d16:	4603      	mov	r3, r0
 8109d18:	2b00      	cmp	r3, #0
 8109d1a:	d137      	bne.n	8109d8c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8109d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d1e:	2200      	movs	r2, #0
 8109d20:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8109d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d24:	3338      	adds	r3, #56	@ 0x38
 8109d26:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8109d2a:	4618      	mov	r0, r3
 8109d2c:	f7fd ff4e 	bl	8107bcc <ld_word>
 8109d30:	4603      	mov	r3, r0
 8109d32:	461a      	mov	r2, r3
 8109d34:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8109d38:	429a      	cmp	r2, r3
 8109d3a:	d127      	bne.n	8109d8c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8109d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d3e:	3338      	adds	r3, #56	@ 0x38
 8109d40:	4618      	mov	r0, r3
 8109d42:	f7fd ff5b 	bl	8107bfc <ld_dword>
 8109d46:	4603      	mov	r3, r0
 8109d48:	4a1d      	ldr	r2, [pc, #116]	@ (8109dc0 <find_volume+0x4fc>)
 8109d4a:	4293      	cmp	r3, r2
 8109d4c:	d11e      	bne.n	8109d8c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8109d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d50:	3338      	adds	r3, #56	@ 0x38
 8109d52:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8109d56:	4618      	mov	r0, r3
 8109d58:	f7fd ff50 	bl	8107bfc <ld_dword>
 8109d5c:	4603      	mov	r3, r0
 8109d5e:	4a19      	ldr	r2, [pc, #100]	@ (8109dc4 <find_volume+0x500>)
 8109d60:	4293      	cmp	r3, r2
 8109d62:	d113      	bne.n	8109d8c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8109d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d66:	3338      	adds	r3, #56	@ 0x38
 8109d68:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8109d6c:	4618      	mov	r0, r3
 8109d6e:	f7fd ff45 	bl	8107bfc <ld_dword>
 8109d72:	4602      	mov	r2, r0
 8109d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d76:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8109d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d7a:	3338      	adds	r3, #56	@ 0x38
 8109d7c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8109d80:	4618      	mov	r0, r3
 8109d82:	f7fd ff3b 	bl	8107bfc <ld_dword>
 8109d86:	4602      	mov	r2, r0
 8109d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d8a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8109d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109d8e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8109d92:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8109d94:	4b0c      	ldr	r3, [pc, #48]	@ (8109dc8 <find_volume+0x504>)
 8109d96:	881b      	ldrh	r3, [r3, #0]
 8109d98:	3301      	adds	r3, #1
 8109d9a:	b29a      	uxth	r2, r3
 8109d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8109dc8 <find_volume+0x504>)
 8109d9e:	801a      	strh	r2, [r3, #0]
 8109da0:	4b09      	ldr	r3, [pc, #36]	@ (8109dc8 <find_volume+0x504>)
 8109da2:	881a      	ldrh	r2, [r3, #0]
 8109da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109da6:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8109da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109daa:	4a08      	ldr	r2, [pc, #32]	@ (8109dcc <find_volume+0x508>)
 8109dac:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8109dae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8109db0:	f7fe f954 	bl	810805c <clear_lock>
#endif
	return FR_OK;
 8109db4:	2300      	movs	r3, #0
}
 8109db6:	4618      	mov	r0, r3
 8109db8:	3758      	adds	r7, #88	@ 0x58
 8109dba:	46bd      	mov	sp, r7
 8109dbc:	bd80      	pop	{r7, pc}
 8109dbe:	bf00      	nop
 8109dc0:	41615252 	.word	0x41615252
 8109dc4:	61417272 	.word	0x61417272
 8109dc8:	1000052c 	.word	0x1000052c
 8109dcc:	10000550 	.word	0x10000550

08109dd0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8109dd0:	b580      	push	{r7, lr}
 8109dd2:	b084      	sub	sp, #16
 8109dd4:	af00      	add	r7, sp, #0
 8109dd6:	6078      	str	r0, [r7, #4]
 8109dd8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8109dda:	2309      	movs	r3, #9
 8109ddc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8109dde:	687b      	ldr	r3, [r7, #4]
 8109de0:	2b00      	cmp	r3, #0
 8109de2:	d01c      	beq.n	8109e1e <validate+0x4e>
 8109de4:	687b      	ldr	r3, [r7, #4]
 8109de6:	681b      	ldr	r3, [r3, #0]
 8109de8:	2b00      	cmp	r3, #0
 8109dea:	d018      	beq.n	8109e1e <validate+0x4e>
 8109dec:	687b      	ldr	r3, [r7, #4]
 8109dee:	681b      	ldr	r3, [r3, #0]
 8109df0:	781b      	ldrb	r3, [r3, #0]
 8109df2:	2b00      	cmp	r3, #0
 8109df4:	d013      	beq.n	8109e1e <validate+0x4e>
 8109df6:	687b      	ldr	r3, [r7, #4]
 8109df8:	889a      	ldrh	r2, [r3, #4]
 8109dfa:	687b      	ldr	r3, [r7, #4]
 8109dfc:	681b      	ldr	r3, [r3, #0]
 8109dfe:	88db      	ldrh	r3, [r3, #6]
 8109e00:	429a      	cmp	r2, r3
 8109e02:	d10c      	bne.n	8109e1e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8109e04:	687b      	ldr	r3, [r7, #4]
 8109e06:	681b      	ldr	r3, [r3, #0]
 8109e08:	785b      	ldrb	r3, [r3, #1]
 8109e0a:	4618      	mov	r0, r3
 8109e0c:	f7fd fe3e 	bl	8107a8c <disk_status>
 8109e10:	4603      	mov	r3, r0
 8109e12:	f003 0301 	and.w	r3, r3, #1
 8109e16:	2b00      	cmp	r3, #0
 8109e18:	d101      	bne.n	8109e1e <validate+0x4e>
			res = FR_OK;
 8109e1a:	2300      	movs	r3, #0
 8109e1c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8109e1e:	7bfb      	ldrb	r3, [r7, #15]
 8109e20:	2b00      	cmp	r3, #0
 8109e22:	d102      	bne.n	8109e2a <validate+0x5a>
 8109e24:	687b      	ldr	r3, [r7, #4]
 8109e26:	681b      	ldr	r3, [r3, #0]
 8109e28:	e000      	b.n	8109e2c <validate+0x5c>
 8109e2a:	2300      	movs	r3, #0
 8109e2c:	683a      	ldr	r2, [r7, #0]
 8109e2e:	6013      	str	r3, [r2, #0]
	return res;
 8109e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8109e32:	4618      	mov	r0, r3
 8109e34:	3710      	adds	r7, #16
 8109e36:	46bd      	mov	sp, r7
 8109e38:	bd80      	pop	{r7, pc}
	...

08109e3c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8109e3c:	b580      	push	{r7, lr}
 8109e3e:	b088      	sub	sp, #32
 8109e40:	af00      	add	r7, sp, #0
 8109e42:	60f8      	str	r0, [r7, #12]
 8109e44:	60b9      	str	r1, [r7, #8]
 8109e46:	4613      	mov	r3, r2
 8109e48:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8109e4a:	68bb      	ldr	r3, [r7, #8]
 8109e4c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8109e4e:	f107 0310 	add.w	r3, r7, #16
 8109e52:	4618      	mov	r0, r3
 8109e54:	f7ff fc9c 	bl	8109790 <get_ldnumber>
 8109e58:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8109e5a:	69fb      	ldr	r3, [r7, #28]
 8109e5c:	2b00      	cmp	r3, #0
 8109e5e:	da01      	bge.n	8109e64 <f_mount+0x28>
 8109e60:	230b      	movs	r3, #11
 8109e62:	e02b      	b.n	8109ebc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8109e64:	4a17      	ldr	r2, [pc, #92]	@ (8109ec4 <f_mount+0x88>)
 8109e66:	69fb      	ldr	r3, [r7, #28]
 8109e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8109e6c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8109e6e:	69bb      	ldr	r3, [r7, #24]
 8109e70:	2b00      	cmp	r3, #0
 8109e72:	d005      	beq.n	8109e80 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8109e74:	69b8      	ldr	r0, [r7, #24]
 8109e76:	f7fe f8f1 	bl	810805c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8109e7a:	69bb      	ldr	r3, [r7, #24]
 8109e7c:	2200      	movs	r2, #0
 8109e7e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8109e80:	68fb      	ldr	r3, [r7, #12]
 8109e82:	2b00      	cmp	r3, #0
 8109e84:	d002      	beq.n	8109e8c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8109e86:	68fb      	ldr	r3, [r7, #12]
 8109e88:	2200      	movs	r2, #0
 8109e8a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8109e8c:	68fa      	ldr	r2, [r7, #12]
 8109e8e:	490d      	ldr	r1, [pc, #52]	@ (8109ec4 <f_mount+0x88>)
 8109e90:	69fb      	ldr	r3, [r7, #28]
 8109e92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8109e96:	68fb      	ldr	r3, [r7, #12]
 8109e98:	2b00      	cmp	r3, #0
 8109e9a:	d002      	beq.n	8109ea2 <f_mount+0x66>
 8109e9c:	79fb      	ldrb	r3, [r7, #7]
 8109e9e:	2b01      	cmp	r3, #1
 8109ea0:	d001      	beq.n	8109ea6 <f_mount+0x6a>
 8109ea2:	2300      	movs	r3, #0
 8109ea4:	e00a      	b.n	8109ebc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8109ea6:	f107 010c 	add.w	r1, r7, #12
 8109eaa:	f107 0308 	add.w	r3, r7, #8
 8109eae:	2200      	movs	r2, #0
 8109eb0:	4618      	mov	r0, r3
 8109eb2:	f7ff fd07 	bl	81098c4 <find_volume>
 8109eb6:	4603      	mov	r3, r0
 8109eb8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8109eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8109ebc:	4618      	mov	r0, r3
 8109ebe:	3720      	adds	r7, #32
 8109ec0:	46bd      	mov	sp, r7
 8109ec2:	bd80      	pop	{r7, pc}
 8109ec4:	10000528 	.word	0x10000528

08109ec8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8109ec8:	b580      	push	{r7, lr}
 8109eca:	b09a      	sub	sp, #104	@ 0x68
 8109ecc:	af00      	add	r7, sp, #0
 8109ece:	60f8      	str	r0, [r7, #12]
 8109ed0:	60b9      	str	r1, [r7, #8]
 8109ed2:	4613      	mov	r3, r2
 8109ed4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8109ed6:	68fb      	ldr	r3, [r7, #12]
 8109ed8:	2b00      	cmp	r3, #0
 8109eda:	d101      	bne.n	8109ee0 <f_open+0x18>
 8109edc:	2309      	movs	r3, #9
 8109ede:	e1b7      	b.n	810a250 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8109ee0:	79fb      	ldrb	r3, [r7, #7]
 8109ee2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8109ee6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8109ee8:	79fa      	ldrb	r2, [r7, #7]
 8109eea:	f107 0114 	add.w	r1, r7, #20
 8109eee:	f107 0308 	add.w	r3, r7, #8
 8109ef2:	4618      	mov	r0, r3
 8109ef4:	f7ff fce6 	bl	81098c4 <find_volume>
 8109ef8:	4603      	mov	r3, r0
 8109efa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8109efe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8109f02:	2b00      	cmp	r3, #0
 8109f04:	f040 819b 	bne.w	810a23e <f_open+0x376>
		dj.obj.fs = fs;
 8109f08:	697b      	ldr	r3, [r7, #20]
 8109f0a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8109f0c:	68ba      	ldr	r2, [r7, #8]
 8109f0e:	f107 0318 	add.w	r3, r7, #24
 8109f12:	4611      	mov	r1, r2
 8109f14:	4618      	mov	r0, r3
 8109f16:	f7ff fbc5 	bl	81096a4 <follow_path>
 8109f1a:	4603      	mov	r3, r0
 8109f1c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8109f20:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8109f24:	2b00      	cmp	r3, #0
 8109f26:	d118      	bne.n	8109f5a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8109f28:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8109f2c:	b25b      	sxtb	r3, r3
 8109f2e:	2b00      	cmp	r3, #0
 8109f30:	da03      	bge.n	8109f3a <f_open+0x72>
				res = FR_INVALID_NAME;
 8109f32:	2306      	movs	r3, #6
 8109f34:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8109f38:	e00f      	b.n	8109f5a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8109f3a:	79fb      	ldrb	r3, [r7, #7]
 8109f3c:	2b01      	cmp	r3, #1
 8109f3e:	bf8c      	ite	hi
 8109f40:	2301      	movhi	r3, #1
 8109f42:	2300      	movls	r3, #0
 8109f44:	b2db      	uxtb	r3, r3
 8109f46:	461a      	mov	r2, r3
 8109f48:	f107 0318 	add.w	r3, r7, #24
 8109f4c:	4611      	mov	r1, r2
 8109f4e:	4618      	mov	r0, r3
 8109f50:	f7fd ff3c 	bl	8107dcc <chk_lock>
 8109f54:	4603      	mov	r3, r0
 8109f56:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8109f5a:	79fb      	ldrb	r3, [r7, #7]
 8109f5c:	f003 031c 	and.w	r3, r3, #28
 8109f60:	2b00      	cmp	r3, #0
 8109f62:	d07f      	beq.n	810a064 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8109f64:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8109f68:	2b00      	cmp	r3, #0
 8109f6a:	d017      	beq.n	8109f9c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8109f6c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8109f70:	2b04      	cmp	r3, #4
 8109f72:	d10e      	bne.n	8109f92 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8109f74:	f7fd ff86 	bl	8107e84 <enq_lock>
 8109f78:	4603      	mov	r3, r0
 8109f7a:	2b00      	cmp	r3, #0
 8109f7c:	d006      	beq.n	8109f8c <f_open+0xc4>
 8109f7e:	f107 0318 	add.w	r3, r7, #24
 8109f82:	4618      	mov	r0, r3
 8109f84:	f7ff f8de 	bl	8109144 <dir_register>
 8109f88:	4603      	mov	r3, r0
 8109f8a:	e000      	b.n	8109f8e <f_open+0xc6>
 8109f8c:	2312      	movs	r3, #18
 8109f8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8109f92:	79fb      	ldrb	r3, [r7, #7]
 8109f94:	f043 0308 	orr.w	r3, r3, #8
 8109f98:	71fb      	strb	r3, [r7, #7]
 8109f9a:	e010      	b.n	8109fbe <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8109f9c:	7fbb      	ldrb	r3, [r7, #30]
 8109f9e:	f003 0311 	and.w	r3, r3, #17
 8109fa2:	2b00      	cmp	r3, #0
 8109fa4:	d003      	beq.n	8109fae <f_open+0xe6>
					res = FR_DENIED;
 8109fa6:	2307      	movs	r3, #7
 8109fa8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8109fac:	e007      	b.n	8109fbe <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8109fae:	79fb      	ldrb	r3, [r7, #7]
 8109fb0:	f003 0304 	and.w	r3, r3, #4
 8109fb4:	2b00      	cmp	r3, #0
 8109fb6:	d002      	beq.n	8109fbe <f_open+0xf6>
 8109fb8:	2308      	movs	r3, #8
 8109fba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8109fbe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8109fc2:	2b00      	cmp	r3, #0
 8109fc4:	d168      	bne.n	810a098 <f_open+0x1d0>
 8109fc6:	79fb      	ldrb	r3, [r7, #7]
 8109fc8:	f003 0308 	and.w	r3, r3, #8
 8109fcc:	2b00      	cmp	r3, #0
 8109fce:	d063      	beq.n	810a098 <f_open+0x1d0>
				dw = GET_FATTIME();
 8109fd0:	f7fd fc38 	bl	8107844 <get_fattime>
 8109fd4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8109fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109fd8:	330e      	adds	r3, #14
 8109fda:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8109fdc:	4618      	mov	r0, r3
 8109fde:	f7fd fe4b 	bl	8107c78 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8109fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109fe4:	3316      	adds	r3, #22
 8109fe6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8109fe8:	4618      	mov	r0, r3
 8109fea:	f7fd fe45 	bl	8107c78 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8109fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8109ff0:	330b      	adds	r3, #11
 8109ff2:	2220      	movs	r2, #32
 8109ff4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8109ff6:	697b      	ldr	r3, [r7, #20]
 8109ff8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8109ffa:	4611      	mov	r1, r2
 8109ffc:	4618      	mov	r0, r3
 8109ffe:	f7fe fe1a 	bl	8108c36 <ld_clust>
 810a002:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 810a004:	697b      	ldr	r3, [r7, #20]
 810a006:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 810a008:	2200      	movs	r2, #0
 810a00a:	4618      	mov	r0, r3
 810a00c:	f7fe fe32 	bl	8108c74 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 810a010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810a012:	331c      	adds	r3, #28
 810a014:	2100      	movs	r1, #0
 810a016:	4618      	mov	r0, r3
 810a018:	f7fd fe2e 	bl	8107c78 <st_dword>
					fs->wflag = 1;
 810a01c:	697b      	ldr	r3, [r7, #20]
 810a01e:	2201      	movs	r2, #1
 810a020:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 810a022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810a024:	2b00      	cmp	r3, #0
 810a026:	d037      	beq.n	810a098 <f_open+0x1d0>
						dw = fs->winsect;
 810a028:	697b      	ldr	r3, [r7, #20]
 810a02a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810a02c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 810a02e:	f107 0318 	add.w	r3, r7, #24
 810a032:	2200      	movs	r2, #0
 810a034:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 810a036:	4618      	mov	r0, r3
 810a038:	f7fe fb22 	bl	8108680 <remove_chain>
 810a03c:	4603      	mov	r3, r0
 810a03e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 810a042:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 810a046:	2b00      	cmp	r3, #0
 810a048:	d126      	bne.n	810a098 <f_open+0x1d0>
							res = move_window(fs, dw);
 810a04a:	697b      	ldr	r3, [r7, #20]
 810a04c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 810a04e:	4618      	mov	r0, r3
 810a050:	f7fe f86c 	bl	810812c <move_window>
 810a054:	4603      	mov	r3, r0
 810a056:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 810a05a:	697b      	ldr	r3, [r7, #20]
 810a05c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 810a05e:	3a01      	subs	r2, #1
 810a060:	615a      	str	r2, [r3, #20]
 810a062:	e019      	b.n	810a098 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 810a064:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 810a068:	2b00      	cmp	r3, #0
 810a06a:	d115      	bne.n	810a098 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 810a06c:	7fbb      	ldrb	r3, [r7, #30]
 810a06e:	f003 0310 	and.w	r3, r3, #16
 810a072:	2b00      	cmp	r3, #0
 810a074:	d003      	beq.n	810a07e <f_open+0x1b6>
					res = FR_NO_FILE;
 810a076:	2304      	movs	r3, #4
 810a078:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 810a07c:	e00c      	b.n	810a098 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 810a07e:	79fb      	ldrb	r3, [r7, #7]
 810a080:	f003 0302 	and.w	r3, r3, #2
 810a084:	2b00      	cmp	r3, #0
 810a086:	d007      	beq.n	810a098 <f_open+0x1d0>
 810a088:	7fbb      	ldrb	r3, [r7, #30]
 810a08a:	f003 0301 	and.w	r3, r3, #1
 810a08e:	2b00      	cmp	r3, #0
 810a090:	d002      	beq.n	810a098 <f_open+0x1d0>
						res = FR_DENIED;
 810a092:	2307      	movs	r3, #7
 810a094:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 810a098:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 810a09c:	2b00      	cmp	r3, #0
 810a09e:	d126      	bne.n	810a0ee <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 810a0a0:	79fb      	ldrb	r3, [r7, #7]
 810a0a2:	f003 0308 	and.w	r3, r3, #8
 810a0a6:	2b00      	cmp	r3, #0
 810a0a8:	d003      	beq.n	810a0b2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 810a0aa:	79fb      	ldrb	r3, [r7, #7]
 810a0ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810a0b0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 810a0b2:	697b      	ldr	r3, [r7, #20]
 810a0b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810a0b6:	68fb      	ldr	r3, [r7, #12]
 810a0b8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 810a0ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810a0bc:	68fb      	ldr	r3, [r7, #12]
 810a0be:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 810a0c0:	79fb      	ldrb	r3, [r7, #7]
 810a0c2:	2b01      	cmp	r3, #1
 810a0c4:	bf8c      	ite	hi
 810a0c6:	2301      	movhi	r3, #1
 810a0c8:	2300      	movls	r3, #0
 810a0ca:	b2db      	uxtb	r3, r3
 810a0cc:	461a      	mov	r2, r3
 810a0ce:	f107 0318 	add.w	r3, r7, #24
 810a0d2:	4611      	mov	r1, r2
 810a0d4:	4618      	mov	r0, r3
 810a0d6:	f7fd fef7 	bl	8107ec8 <inc_lock>
 810a0da:	4602      	mov	r2, r0
 810a0dc:	68fb      	ldr	r3, [r7, #12]
 810a0de:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 810a0e0:	68fb      	ldr	r3, [r7, #12]
 810a0e2:	691b      	ldr	r3, [r3, #16]
 810a0e4:	2b00      	cmp	r3, #0
 810a0e6:	d102      	bne.n	810a0ee <f_open+0x226>
 810a0e8:	2302      	movs	r3, #2
 810a0ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 810a0ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 810a0f2:	2b00      	cmp	r3, #0
 810a0f4:	f040 80a3 	bne.w	810a23e <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 810a0f8:	697b      	ldr	r3, [r7, #20]
 810a0fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810a0fc:	4611      	mov	r1, r2
 810a0fe:	4618      	mov	r0, r3
 810a100:	f7fe fd99 	bl	8108c36 <ld_clust>
 810a104:	4602      	mov	r2, r0
 810a106:	68fb      	ldr	r3, [r7, #12]
 810a108:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 810a10a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810a10c:	331c      	adds	r3, #28
 810a10e:	4618      	mov	r0, r3
 810a110:	f7fd fd74 	bl	8107bfc <ld_dword>
 810a114:	4602      	mov	r2, r0
 810a116:	68fb      	ldr	r3, [r7, #12]
 810a118:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 810a11a:	68fb      	ldr	r3, [r7, #12]
 810a11c:	2200      	movs	r2, #0
 810a11e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 810a120:	697a      	ldr	r2, [r7, #20]
 810a122:	68fb      	ldr	r3, [r7, #12]
 810a124:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 810a126:	697b      	ldr	r3, [r7, #20]
 810a128:	88da      	ldrh	r2, [r3, #6]
 810a12a:	68fb      	ldr	r3, [r7, #12]
 810a12c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 810a12e:	68fb      	ldr	r3, [r7, #12]
 810a130:	79fa      	ldrb	r2, [r7, #7]
 810a132:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 810a134:	68fb      	ldr	r3, [r7, #12]
 810a136:	2200      	movs	r2, #0
 810a138:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 810a13a:	68fb      	ldr	r3, [r7, #12]
 810a13c:	2200      	movs	r2, #0
 810a13e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 810a140:	68fb      	ldr	r3, [r7, #12]
 810a142:	2200      	movs	r2, #0
 810a144:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 810a146:	68fb      	ldr	r3, [r7, #12]
 810a148:	3330      	adds	r3, #48	@ 0x30
 810a14a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 810a14e:	2100      	movs	r1, #0
 810a150:	4618      	mov	r0, r3
 810a152:	f7fd fdde 	bl	8107d12 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 810a156:	79fb      	ldrb	r3, [r7, #7]
 810a158:	f003 0320 	and.w	r3, r3, #32
 810a15c:	2b00      	cmp	r3, #0
 810a15e:	d06e      	beq.n	810a23e <f_open+0x376>
 810a160:	68fb      	ldr	r3, [r7, #12]
 810a162:	68db      	ldr	r3, [r3, #12]
 810a164:	2b00      	cmp	r3, #0
 810a166:	d06a      	beq.n	810a23e <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 810a168:	68fb      	ldr	r3, [r7, #12]
 810a16a:	68da      	ldr	r2, [r3, #12]
 810a16c:	68fb      	ldr	r3, [r7, #12]
 810a16e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 810a170:	697b      	ldr	r3, [r7, #20]
 810a172:	895b      	ldrh	r3, [r3, #10]
 810a174:	461a      	mov	r2, r3
 810a176:	697b      	ldr	r3, [r7, #20]
 810a178:	899b      	ldrh	r3, [r3, #12]
 810a17a:	fb02 f303 	mul.w	r3, r2, r3
 810a17e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 810a180:	68fb      	ldr	r3, [r7, #12]
 810a182:	689b      	ldr	r3, [r3, #8]
 810a184:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 810a186:	68fb      	ldr	r3, [r7, #12]
 810a188:	68db      	ldr	r3, [r3, #12]
 810a18a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 810a18c:	e016      	b.n	810a1bc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 810a18e:	68fb      	ldr	r3, [r7, #12]
 810a190:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 810a192:	4618      	mov	r0, r3
 810a194:	f7fe f887 	bl	81082a6 <get_fat>
 810a198:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 810a19a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 810a19c:	2b01      	cmp	r3, #1
 810a19e:	d802      	bhi.n	810a1a6 <f_open+0x2de>
 810a1a0:	2302      	movs	r3, #2
 810a1a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 810a1a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 810a1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a1ac:	d102      	bne.n	810a1b4 <f_open+0x2ec>
 810a1ae:	2301      	movs	r3, #1
 810a1b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 810a1b4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 810a1b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810a1b8:	1ad3      	subs	r3, r2, r3
 810a1ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 810a1bc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 810a1c0:	2b00      	cmp	r3, #0
 810a1c2:	d103      	bne.n	810a1cc <f_open+0x304>
 810a1c4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 810a1c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810a1c8:	429a      	cmp	r2, r3
 810a1ca:	d8e0      	bhi.n	810a18e <f_open+0x2c6>
				}
				fp->clust = clst;
 810a1cc:	68fb      	ldr	r3, [r7, #12]
 810a1ce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 810a1d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 810a1d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 810a1d6:	2b00      	cmp	r3, #0
 810a1d8:	d131      	bne.n	810a23e <f_open+0x376>
 810a1da:	697b      	ldr	r3, [r7, #20]
 810a1dc:	899b      	ldrh	r3, [r3, #12]
 810a1de:	461a      	mov	r2, r3
 810a1e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 810a1e2:	fbb3 f1f2 	udiv	r1, r3, r2
 810a1e6:	fb01 f202 	mul.w	r2, r1, r2
 810a1ea:	1a9b      	subs	r3, r3, r2
 810a1ec:	2b00      	cmp	r3, #0
 810a1ee:	d026      	beq.n	810a23e <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 810a1f0:	697b      	ldr	r3, [r7, #20]
 810a1f2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 810a1f4:	4618      	mov	r0, r3
 810a1f6:	f7fe f837 	bl	8108268 <clust2sect>
 810a1fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
 810a1fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810a1fe:	2b00      	cmp	r3, #0
 810a200:	d103      	bne.n	810a20a <f_open+0x342>
						res = FR_INT_ERR;
 810a202:	2302      	movs	r3, #2
 810a204:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 810a208:	e019      	b.n	810a23e <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 810a20a:	697b      	ldr	r3, [r7, #20]
 810a20c:	899b      	ldrh	r3, [r3, #12]
 810a20e:	461a      	mov	r2, r3
 810a210:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 810a212:	fbb3 f2f2 	udiv	r2, r3, r2
 810a216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810a218:	441a      	add	r2, r3
 810a21a:	68fb      	ldr	r3, [r7, #12]
 810a21c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 810a21e:	697b      	ldr	r3, [r7, #20]
 810a220:	7858      	ldrb	r0, [r3, #1]
 810a222:	68fb      	ldr	r3, [r7, #12]
 810a224:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 810a228:	68fb      	ldr	r3, [r7, #12]
 810a22a:	6a1a      	ldr	r2, [r3, #32]
 810a22c:	2301      	movs	r3, #1
 810a22e:	f7fd fc6f 	bl	8107b10 <disk_read>
 810a232:	4603      	mov	r3, r0
 810a234:	2b00      	cmp	r3, #0
 810a236:	d002      	beq.n	810a23e <f_open+0x376>
 810a238:	2301      	movs	r3, #1
 810a23a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 810a23e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 810a242:	2b00      	cmp	r3, #0
 810a244:	d002      	beq.n	810a24c <f_open+0x384>
 810a246:	68fb      	ldr	r3, [r7, #12]
 810a248:	2200      	movs	r2, #0
 810a24a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 810a24c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 810a250:	4618      	mov	r0, r3
 810a252:	3768      	adds	r7, #104	@ 0x68
 810a254:	46bd      	mov	sp, r7
 810a256:	bd80      	pop	{r7, pc}

0810a258 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 810a258:	b580      	push	{r7, lr}
 810a25a:	b08c      	sub	sp, #48	@ 0x30
 810a25c:	af00      	add	r7, sp, #0
 810a25e:	60f8      	str	r0, [r7, #12]
 810a260:	60b9      	str	r1, [r7, #8]
 810a262:	607a      	str	r2, [r7, #4]
 810a264:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 810a266:	68bb      	ldr	r3, [r7, #8]
 810a268:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 810a26a:	683b      	ldr	r3, [r7, #0]
 810a26c:	2200      	movs	r2, #0
 810a26e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 810a270:	68fb      	ldr	r3, [r7, #12]
 810a272:	f107 0210 	add.w	r2, r7, #16
 810a276:	4611      	mov	r1, r2
 810a278:	4618      	mov	r0, r3
 810a27a:	f7ff fda9 	bl	8109dd0 <validate>
 810a27e:	4603      	mov	r3, r0
 810a280:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 810a284:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 810a288:	2b00      	cmp	r3, #0
 810a28a:	d107      	bne.n	810a29c <f_write+0x44>
 810a28c:	68fb      	ldr	r3, [r7, #12]
 810a28e:	7d5b      	ldrb	r3, [r3, #21]
 810a290:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 810a294:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 810a298:	2b00      	cmp	r3, #0
 810a29a:	d002      	beq.n	810a2a2 <f_write+0x4a>
 810a29c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 810a2a0:	e16a      	b.n	810a578 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 810a2a2:	68fb      	ldr	r3, [r7, #12]
 810a2a4:	7d1b      	ldrb	r3, [r3, #20]
 810a2a6:	f003 0302 	and.w	r3, r3, #2
 810a2aa:	2b00      	cmp	r3, #0
 810a2ac:	d101      	bne.n	810a2b2 <f_write+0x5a>
 810a2ae:	2307      	movs	r3, #7
 810a2b0:	e162      	b.n	810a578 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 810a2b2:	68fb      	ldr	r3, [r7, #12]
 810a2b4:	699a      	ldr	r2, [r3, #24]
 810a2b6:	687b      	ldr	r3, [r7, #4]
 810a2b8:	441a      	add	r2, r3
 810a2ba:	68fb      	ldr	r3, [r7, #12]
 810a2bc:	699b      	ldr	r3, [r3, #24]
 810a2be:	429a      	cmp	r2, r3
 810a2c0:	f080 814c 	bcs.w	810a55c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 810a2c4:	68fb      	ldr	r3, [r7, #12]
 810a2c6:	699b      	ldr	r3, [r3, #24]
 810a2c8:	43db      	mvns	r3, r3
 810a2ca:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 810a2cc:	e146      	b.n	810a55c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 810a2ce:	68fb      	ldr	r3, [r7, #12]
 810a2d0:	699b      	ldr	r3, [r3, #24]
 810a2d2:	693a      	ldr	r2, [r7, #16]
 810a2d4:	8992      	ldrh	r2, [r2, #12]
 810a2d6:	fbb3 f1f2 	udiv	r1, r3, r2
 810a2da:	fb01 f202 	mul.w	r2, r1, r2
 810a2de:	1a9b      	subs	r3, r3, r2
 810a2e0:	2b00      	cmp	r3, #0
 810a2e2:	f040 80f1 	bne.w	810a4c8 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 810a2e6:	68fb      	ldr	r3, [r7, #12]
 810a2e8:	699b      	ldr	r3, [r3, #24]
 810a2ea:	693a      	ldr	r2, [r7, #16]
 810a2ec:	8992      	ldrh	r2, [r2, #12]
 810a2ee:	fbb3 f3f2 	udiv	r3, r3, r2
 810a2f2:	693a      	ldr	r2, [r7, #16]
 810a2f4:	8952      	ldrh	r2, [r2, #10]
 810a2f6:	3a01      	subs	r2, #1
 810a2f8:	4013      	ands	r3, r2
 810a2fa:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 810a2fc:	69bb      	ldr	r3, [r7, #24]
 810a2fe:	2b00      	cmp	r3, #0
 810a300:	d143      	bne.n	810a38a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 810a302:	68fb      	ldr	r3, [r7, #12]
 810a304:	699b      	ldr	r3, [r3, #24]
 810a306:	2b00      	cmp	r3, #0
 810a308:	d10c      	bne.n	810a324 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 810a30a:	68fb      	ldr	r3, [r7, #12]
 810a30c:	689b      	ldr	r3, [r3, #8]
 810a30e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 810a310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810a312:	2b00      	cmp	r3, #0
 810a314:	d11a      	bne.n	810a34c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 810a316:	68fb      	ldr	r3, [r7, #12]
 810a318:	2100      	movs	r1, #0
 810a31a:	4618      	mov	r0, r3
 810a31c:	f7fe fa15 	bl	810874a <create_chain>
 810a320:	62b8      	str	r0, [r7, #40]	@ 0x28
 810a322:	e013      	b.n	810a34c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 810a324:	68fb      	ldr	r3, [r7, #12]
 810a326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a328:	2b00      	cmp	r3, #0
 810a32a:	d007      	beq.n	810a33c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 810a32c:	68fb      	ldr	r3, [r7, #12]
 810a32e:	699b      	ldr	r3, [r3, #24]
 810a330:	4619      	mov	r1, r3
 810a332:	68f8      	ldr	r0, [r7, #12]
 810a334:	f7fe faa1 	bl	810887a <clmt_clust>
 810a338:	62b8      	str	r0, [r7, #40]	@ 0x28
 810a33a:	e007      	b.n	810a34c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 810a33c:	68fa      	ldr	r2, [r7, #12]
 810a33e:	68fb      	ldr	r3, [r7, #12]
 810a340:	69db      	ldr	r3, [r3, #28]
 810a342:	4619      	mov	r1, r3
 810a344:	4610      	mov	r0, r2
 810a346:	f7fe fa00 	bl	810874a <create_chain>
 810a34a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 810a34c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810a34e:	2b00      	cmp	r3, #0
 810a350:	f000 8109 	beq.w	810a566 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 810a354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810a356:	2b01      	cmp	r3, #1
 810a358:	d104      	bne.n	810a364 <f_write+0x10c>
 810a35a:	68fb      	ldr	r3, [r7, #12]
 810a35c:	2202      	movs	r2, #2
 810a35e:	755a      	strb	r2, [r3, #21]
 810a360:	2302      	movs	r3, #2
 810a362:	e109      	b.n	810a578 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 810a364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810a366:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a36a:	d104      	bne.n	810a376 <f_write+0x11e>
 810a36c:	68fb      	ldr	r3, [r7, #12]
 810a36e:	2201      	movs	r2, #1
 810a370:	755a      	strb	r2, [r3, #21]
 810a372:	2301      	movs	r3, #1
 810a374:	e100      	b.n	810a578 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 810a376:	68fb      	ldr	r3, [r7, #12]
 810a378:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 810a37a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 810a37c:	68fb      	ldr	r3, [r7, #12]
 810a37e:	689b      	ldr	r3, [r3, #8]
 810a380:	2b00      	cmp	r3, #0
 810a382:	d102      	bne.n	810a38a <f_write+0x132>
 810a384:	68fb      	ldr	r3, [r7, #12]
 810a386:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 810a388:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 810a38a:	68fb      	ldr	r3, [r7, #12]
 810a38c:	7d1b      	ldrb	r3, [r3, #20]
 810a38e:	b25b      	sxtb	r3, r3
 810a390:	2b00      	cmp	r3, #0
 810a392:	da18      	bge.n	810a3c6 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 810a394:	693b      	ldr	r3, [r7, #16]
 810a396:	7858      	ldrb	r0, [r3, #1]
 810a398:	68fb      	ldr	r3, [r7, #12]
 810a39a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 810a39e:	68fb      	ldr	r3, [r7, #12]
 810a3a0:	6a1a      	ldr	r2, [r3, #32]
 810a3a2:	2301      	movs	r3, #1
 810a3a4:	f7fd fbd4 	bl	8107b50 <disk_write>
 810a3a8:	4603      	mov	r3, r0
 810a3aa:	2b00      	cmp	r3, #0
 810a3ac:	d004      	beq.n	810a3b8 <f_write+0x160>
 810a3ae:	68fb      	ldr	r3, [r7, #12]
 810a3b0:	2201      	movs	r2, #1
 810a3b2:	755a      	strb	r2, [r3, #21]
 810a3b4:	2301      	movs	r3, #1
 810a3b6:	e0df      	b.n	810a578 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 810a3b8:	68fb      	ldr	r3, [r7, #12]
 810a3ba:	7d1b      	ldrb	r3, [r3, #20]
 810a3bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810a3c0:	b2da      	uxtb	r2, r3
 810a3c2:	68fb      	ldr	r3, [r7, #12]
 810a3c4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 810a3c6:	693a      	ldr	r2, [r7, #16]
 810a3c8:	68fb      	ldr	r3, [r7, #12]
 810a3ca:	69db      	ldr	r3, [r3, #28]
 810a3cc:	4619      	mov	r1, r3
 810a3ce:	4610      	mov	r0, r2
 810a3d0:	f7fd ff4a 	bl	8108268 <clust2sect>
 810a3d4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 810a3d6:	697b      	ldr	r3, [r7, #20]
 810a3d8:	2b00      	cmp	r3, #0
 810a3da:	d104      	bne.n	810a3e6 <f_write+0x18e>
 810a3dc:	68fb      	ldr	r3, [r7, #12]
 810a3de:	2202      	movs	r2, #2
 810a3e0:	755a      	strb	r2, [r3, #21]
 810a3e2:	2302      	movs	r3, #2
 810a3e4:	e0c8      	b.n	810a578 <f_write+0x320>
			sect += csect;
 810a3e6:	697a      	ldr	r2, [r7, #20]
 810a3e8:	69bb      	ldr	r3, [r7, #24]
 810a3ea:	4413      	add	r3, r2
 810a3ec:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 810a3ee:	693b      	ldr	r3, [r7, #16]
 810a3f0:	899b      	ldrh	r3, [r3, #12]
 810a3f2:	461a      	mov	r2, r3
 810a3f4:	687b      	ldr	r3, [r7, #4]
 810a3f6:	fbb3 f3f2 	udiv	r3, r3, r2
 810a3fa:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 810a3fc:	6a3b      	ldr	r3, [r7, #32]
 810a3fe:	2b00      	cmp	r3, #0
 810a400:	d043      	beq.n	810a48a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 810a402:	69ba      	ldr	r2, [r7, #24]
 810a404:	6a3b      	ldr	r3, [r7, #32]
 810a406:	4413      	add	r3, r2
 810a408:	693a      	ldr	r2, [r7, #16]
 810a40a:	8952      	ldrh	r2, [r2, #10]
 810a40c:	4293      	cmp	r3, r2
 810a40e:	d905      	bls.n	810a41c <f_write+0x1c4>
					cc = fs->csize - csect;
 810a410:	693b      	ldr	r3, [r7, #16]
 810a412:	895b      	ldrh	r3, [r3, #10]
 810a414:	461a      	mov	r2, r3
 810a416:	69bb      	ldr	r3, [r7, #24]
 810a418:	1ad3      	subs	r3, r2, r3
 810a41a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 810a41c:	693b      	ldr	r3, [r7, #16]
 810a41e:	7858      	ldrb	r0, [r3, #1]
 810a420:	6a3b      	ldr	r3, [r7, #32]
 810a422:	697a      	ldr	r2, [r7, #20]
 810a424:	69f9      	ldr	r1, [r7, #28]
 810a426:	f7fd fb93 	bl	8107b50 <disk_write>
 810a42a:	4603      	mov	r3, r0
 810a42c:	2b00      	cmp	r3, #0
 810a42e:	d004      	beq.n	810a43a <f_write+0x1e2>
 810a430:	68fb      	ldr	r3, [r7, #12]
 810a432:	2201      	movs	r2, #1
 810a434:	755a      	strb	r2, [r3, #21]
 810a436:	2301      	movs	r3, #1
 810a438:	e09e      	b.n	810a578 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 810a43a:	68fb      	ldr	r3, [r7, #12]
 810a43c:	6a1a      	ldr	r2, [r3, #32]
 810a43e:	697b      	ldr	r3, [r7, #20]
 810a440:	1ad3      	subs	r3, r2, r3
 810a442:	6a3a      	ldr	r2, [r7, #32]
 810a444:	429a      	cmp	r2, r3
 810a446:	d918      	bls.n	810a47a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 810a448:	68fb      	ldr	r3, [r7, #12]
 810a44a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 810a44e:	68fb      	ldr	r3, [r7, #12]
 810a450:	6a1a      	ldr	r2, [r3, #32]
 810a452:	697b      	ldr	r3, [r7, #20]
 810a454:	1ad3      	subs	r3, r2, r3
 810a456:	693a      	ldr	r2, [r7, #16]
 810a458:	8992      	ldrh	r2, [r2, #12]
 810a45a:	fb02 f303 	mul.w	r3, r2, r3
 810a45e:	69fa      	ldr	r2, [r7, #28]
 810a460:	18d1      	adds	r1, r2, r3
 810a462:	693b      	ldr	r3, [r7, #16]
 810a464:	899b      	ldrh	r3, [r3, #12]
 810a466:	461a      	mov	r2, r3
 810a468:	f7fd fc32 	bl	8107cd0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 810a46c:	68fb      	ldr	r3, [r7, #12]
 810a46e:	7d1b      	ldrb	r3, [r3, #20]
 810a470:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810a474:	b2da      	uxtb	r2, r3
 810a476:	68fb      	ldr	r3, [r7, #12]
 810a478:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 810a47a:	693b      	ldr	r3, [r7, #16]
 810a47c:	899b      	ldrh	r3, [r3, #12]
 810a47e:	461a      	mov	r2, r3
 810a480:	6a3b      	ldr	r3, [r7, #32]
 810a482:	fb02 f303 	mul.w	r3, r2, r3
 810a486:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 810a488:	e04b      	b.n	810a522 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 810a48a:	68fb      	ldr	r3, [r7, #12]
 810a48c:	6a1b      	ldr	r3, [r3, #32]
 810a48e:	697a      	ldr	r2, [r7, #20]
 810a490:	429a      	cmp	r2, r3
 810a492:	d016      	beq.n	810a4c2 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 810a494:	68fb      	ldr	r3, [r7, #12]
 810a496:	699a      	ldr	r2, [r3, #24]
 810a498:	68fb      	ldr	r3, [r7, #12]
 810a49a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 810a49c:	429a      	cmp	r2, r3
 810a49e:	d210      	bcs.n	810a4c2 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 810a4a0:	693b      	ldr	r3, [r7, #16]
 810a4a2:	7858      	ldrb	r0, [r3, #1]
 810a4a4:	68fb      	ldr	r3, [r7, #12]
 810a4a6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 810a4aa:	2301      	movs	r3, #1
 810a4ac:	697a      	ldr	r2, [r7, #20]
 810a4ae:	f7fd fb2f 	bl	8107b10 <disk_read>
 810a4b2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 810a4b4:	2b00      	cmp	r3, #0
 810a4b6:	d004      	beq.n	810a4c2 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 810a4b8:	68fb      	ldr	r3, [r7, #12]
 810a4ba:	2201      	movs	r2, #1
 810a4bc:	755a      	strb	r2, [r3, #21]
 810a4be:	2301      	movs	r3, #1
 810a4c0:	e05a      	b.n	810a578 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 810a4c2:	68fb      	ldr	r3, [r7, #12]
 810a4c4:	697a      	ldr	r2, [r7, #20]
 810a4c6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 810a4c8:	693b      	ldr	r3, [r7, #16]
 810a4ca:	899b      	ldrh	r3, [r3, #12]
 810a4cc:	4618      	mov	r0, r3
 810a4ce:	68fb      	ldr	r3, [r7, #12]
 810a4d0:	699b      	ldr	r3, [r3, #24]
 810a4d2:	693a      	ldr	r2, [r7, #16]
 810a4d4:	8992      	ldrh	r2, [r2, #12]
 810a4d6:	fbb3 f1f2 	udiv	r1, r3, r2
 810a4da:	fb01 f202 	mul.w	r2, r1, r2
 810a4de:	1a9b      	subs	r3, r3, r2
 810a4e0:	1ac3      	subs	r3, r0, r3
 810a4e2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 810a4e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 810a4e6:	687b      	ldr	r3, [r7, #4]
 810a4e8:	429a      	cmp	r2, r3
 810a4ea:	d901      	bls.n	810a4f0 <f_write+0x298>
 810a4ec:	687b      	ldr	r3, [r7, #4]
 810a4ee:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 810a4f0:	68fb      	ldr	r3, [r7, #12]
 810a4f2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 810a4f6:	68fb      	ldr	r3, [r7, #12]
 810a4f8:	699b      	ldr	r3, [r3, #24]
 810a4fa:	693a      	ldr	r2, [r7, #16]
 810a4fc:	8992      	ldrh	r2, [r2, #12]
 810a4fe:	fbb3 f0f2 	udiv	r0, r3, r2
 810a502:	fb00 f202 	mul.w	r2, r0, r2
 810a506:	1a9b      	subs	r3, r3, r2
 810a508:	440b      	add	r3, r1
 810a50a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 810a50c:	69f9      	ldr	r1, [r7, #28]
 810a50e:	4618      	mov	r0, r3
 810a510:	f7fd fbde 	bl	8107cd0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 810a514:	68fb      	ldr	r3, [r7, #12]
 810a516:	7d1b      	ldrb	r3, [r3, #20]
 810a518:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 810a51c:	b2da      	uxtb	r2, r3
 810a51e:	68fb      	ldr	r3, [r7, #12]
 810a520:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 810a522:	69fa      	ldr	r2, [r7, #28]
 810a524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810a526:	4413      	add	r3, r2
 810a528:	61fb      	str	r3, [r7, #28]
 810a52a:	68fb      	ldr	r3, [r7, #12]
 810a52c:	699a      	ldr	r2, [r3, #24]
 810a52e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810a530:	441a      	add	r2, r3
 810a532:	68fb      	ldr	r3, [r7, #12]
 810a534:	619a      	str	r2, [r3, #24]
 810a536:	68fb      	ldr	r3, [r7, #12]
 810a538:	68da      	ldr	r2, [r3, #12]
 810a53a:	68fb      	ldr	r3, [r7, #12]
 810a53c:	699b      	ldr	r3, [r3, #24]
 810a53e:	429a      	cmp	r2, r3
 810a540:	bf38      	it	cc
 810a542:	461a      	movcc	r2, r3
 810a544:	68fb      	ldr	r3, [r7, #12]
 810a546:	60da      	str	r2, [r3, #12]
 810a548:	683b      	ldr	r3, [r7, #0]
 810a54a:	681a      	ldr	r2, [r3, #0]
 810a54c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810a54e:	441a      	add	r2, r3
 810a550:	683b      	ldr	r3, [r7, #0]
 810a552:	601a      	str	r2, [r3, #0]
 810a554:	687a      	ldr	r2, [r7, #4]
 810a556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810a558:	1ad3      	subs	r3, r2, r3
 810a55a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 810a55c:	687b      	ldr	r3, [r7, #4]
 810a55e:	2b00      	cmp	r3, #0
 810a560:	f47f aeb5 	bne.w	810a2ce <f_write+0x76>
 810a564:	e000      	b.n	810a568 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 810a566:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 810a568:	68fb      	ldr	r3, [r7, #12]
 810a56a:	7d1b      	ldrb	r3, [r3, #20]
 810a56c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810a570:	b2da      	uxtb	r2, r3
 810a572:	68fb      	ldr	r3, [r7, #12]
 810a574:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 810a576:	2300      	movs	r3, #0
}
 810a578:	4618      	mov	r0, r3
 810a57a:	3730      	adds	r7, #48	@ 0x30
 810a57c:	46bd      	mov	sp, r7
 810a57e:	bd80      	pop	{r7, pc}

0810a580 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 810a580:	b580      	push	{r7, lr}
 810a582:	b086      	sub	sp, #24
 810a584:	af00      	add	r7, sp, #0
 810a586:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 810a588:	687b      	ldr	r3, [r7, #4]
 810a58a:	f107 0208 	add.w	r2, r7, #8
 810a58e:	4611      	mov	r1, r2
 810a590:	4618      	mov	r0, r3
 810a592:	f7ff fc1d 	bl	8109dd0 <validate>
 810a596:	4603      	mov	r3, r0
 810a598:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 810a59a:	7dfb      	ldrb	r3, [r7, #23]
 810a59c:	2b00      	cmp	r3, #0
 810a59e:	d168      	bne.n	810a672 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 810a5a0:	687b      	ldr	r3, [r7, #4]
 810a5a2:	7d1b      	ldrb	r3, [r3, #20]
 810a5a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810a5a8:	2b00      	cmp	r3, #0
 810a5aa:	d062      	beq.n	810a672 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 810a5ac:	687b      	ldr	r3, [r7, #4]
 810a5ae:	7d1b      	ldrb	r3, [r3, #20]
 810a5b0:	b25b      	sxtb	r3, r3
 810a5b2:	2b00      	cmp	r3, #0
 810a5b4:	da15      	bge.n	810a5e2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 810a5b6:	68bb      	ldr	r3, [r7, #8]
 810a5b8:	7858      	ldrb	r0, [r3, #1]
 810a5ba:	687b      	ldr	r3, [r7, #4]
 810a5bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 810a5c0:	687b      	ldr	r3, [r7, #4]
 810a5c2:	6a1a      	ldr	r2, [r3, #32]
 810a5c4:	2301      	movs	r3, #1
 810a5c6:	f7fd fac3 	bl	8107b50 <disk_write>
 810a5ca:	4603      	mov	r3, r0
 810a5cc:	2b00      	cmp	r3, #0
 810a5ce:	d001      	beq.n	810a5d4 <f_sync+0x54>
 810a5d0:	2301      	movs	r3, #1
 810a5d2:	e04f      	b.n	810a674 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 810a5d4:	687b      	ldr	r3, [r7, #4]
 810a5d6:	7d1b      	ldrb	r3, [r3, #20]
 810a5d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810a5dc:	b2da      	uxtb	r2, r3
 810a5de:	687b      	ldr	r3, [r7, #4]
 810a5e0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 810a5e2:	f7fd f92f 	bl	8107844 <get_fattime>
 810a5e6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 810a5e8:	68ba      	ldr	r2, [r7, #8]
 810a5ea:	687b      	ldr	r3, [r7, #4]
 810a5ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810a5ee:	4619      	mov	r1, r3
 810a5f0:	4610      	mov	r0, r2
 810a5f2:	f7fd fd9b 	bl	810812c <move_window>
 810a5f6:	4603      	mov	r3, r0
 810a5f8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 810a5fa:	7dfb      	ldrb	r3, [r7, #23]
 810a5fc:	2b00      	cmp	r3, #0
 810a5fe:	d138      	bne.n	810a672 <f_sync+0xf2>
					dir = fp->dir_ptr;
 810a600:	687b      	ldr	r3, [r7, #4]
 810a602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a604:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 810a606:	68fb      	ldr	r3, [r7, #12]
 810a608:	330b      	adds	r3, #11
 810a60a:	781a      	ldrb	r2, [r3, #0]
 810a60c:	68fb      	ldr	r3, [r7, #12]
 810a60e:	330b      	adds	r3, #11
 810a610:	f042 0220 	orr.w	r2, r2, #32
 810a614:	b2d2      	uxtb	r2, r2
 810a616:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 810a618:	687b      	ldr	r3, [r7, #4]
 810a61a:	6818      	ldr	r0, [r3, #0]
 810a61c:	687b      	ldr	r3, [r7, #4]
 810a61e:	689b      	ldr	r3, [r3, #8]
 810a620:	461a      	mov	r2, r3
 810a622:	68f9      	ldr	r1, [r7, #12]
 810a624:	f7fe fb26 	bl	8108c74 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 810a628:	68fb      	ldr	r3, [r7, #12]
 810a62a:	f103 021c 	add.w	r2, r3, #28
 810a62e:	687b      	ldr	r3, [r7, #4]
 810a630:	68db      	ldr	r3, [r3, #12]
 810a632:	4619      	mov	r1, r3
 810a634:	4610      	mov	r0, r2
 810a636:	f7fd fb1f 	bl	8107c78 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 810a63a:	68fb      	ldr	r3, [r7, #12]
 810a63c:	3316      	adds	r3, #22
 810a63e:	6939      	ldr	r1, [r7, #16]
 810a640:	4618      	mov	r0, r3
 810a642:	f7fd fb19 	bl	8107c78 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 810a646:	68fb      	ldr	r3, [r7, #12]
 810a648:	3312      	adds	r3, #18
 810a64a:	2100      	movs	r1, #0
 810a64c:	4618      	mov	r0, r3
 810a64e:	f7fd faf8 	bl	8107c42 <st_word>
					fs->wflag = 1;
 810a652:	68bb      	ldr	r3, [r7, #8]
 810a654:	2201      	movs	r2, #1
 810a656:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 810a658:	68bb      	ldr	r3, [r7, #8]
 810a65a:	4618      	mov	r0, r3
 810a65c:	f7fd fd94 	bl	8108188 <sync_fs>
 810a660:	4603      	mov	r3, r0
 810a662:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 810a664:	687b      	ldr	r3, [r7, #4]
 810a666:	7d1b      	ldrb	r3, [r3, #20]
 810a668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 810a66c:	b2da      	uxtb	r2, r3
 810a66e:	687b      	ldr	r3, [r7, #4]
 810a670:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 810a672:	7dfb      	ldrb	r3, [r7, #23]
}
 810a674:	4618      	mov	r0, r3
 810a676:	3718      	adds	r7, #24
 810a678:	46bd      	mov	sp, r7
 810a67a:	bd80      	pop	{r7, pc}

0810a67c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 810a67c:	b580      	push	{r7, lr}
 810a67e:	b084      	sub	sp, #16
 810a680:	af00      	add	r7, sp, #0
 810a682:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 810a684:	6878      	ldr	r0, [r7, #4]
 810a686:	f7ff ff7b 	bl	810a580 <f_sync>
 810a68a:	4603      	mov	r3, r0
 810a68c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 810a68e:	7bfb      	ldrb	r3, [r7, #15]
 810a690:	2b00      	cmp	r3, #0
 810a692:	d118      	bne.n	810a6c6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 810a694:	687b      	ldr	r3, [r7, #4]
 810a696:	f107 0208 	add.w	r2, r7, #8
 810a69a:	4611      	mov	r1, r2
 810a69c:	4618      	mov	r0, r3
 810a69e:	f7ff fb97 	bl	8109dd0 <validate>
 810a6a2:	4603      	mov	r3, r0
 810a6a4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 810a6a6:	7bfb      	ldrb	r3, [r7, #15]
 810a6a8:	2b00      	cmp	r3, #0
 810a6aa:	d10c      	bne.n	810a6c6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 810a6ac:	687b      	ldr	r3, [r7, #4]
 810a6ae:	691b      	ldr	r3, [r3, #16]
 810a6b0:	4618      	mov	r0, r3
 810a6b2:	f7fd fc97 	bl	8107fe4 <dec_lock>
 810a6b6:	4603      	mov	r3, r0
 810a6b8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 810a6ba:	7bfb      	ldrb	r3, [r7, #15]
 810a6bc:	2b00      	cmp	r3, #0
 810a6be:	d102      	bne.n	810a6c6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 810a6c0:	687b      	ldr	r3, [r7, #4]
 810a6c2:	2200      	movs	r2, #0
 810a6c4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 810a6c6:	7bfb      	ldrb	r3, [r7, #15]
}
 810a6c8:	4618      	mov	r0, r3
 810a6ca:	3710      	adds	r7, #16
 810a6cc:	46bd      	mov	sp, r7
 810a6ce:	bd80      	pop	{r7, pc}

0810a6d0 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 810a6d0:	b580      	push	{r7, lr}
 810a6d2:	b084      	sub	sp, #16
 810a6d4:	af00      	add	r7, sp, #0
 810a6d6:	6078      	str	r0, [r7, #4]
 810a6d8:	460b      	mov	r3, r1
 810a6da:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 810a6dc:	78fb      	ldrb	r3, [r7, #3]
 810a6de:	2b0a      	cmp	r3, #10
 810a6e0:	d103      	bne.n	810a6ea <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 810a6e2:	210d      	movs	r1, #13
 810a6e4:	6878      	ldr	r0, [r7, #4]
 810a6e6:	f7ff fff3 	bl	810a6d0 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 810a6ea:	687b      	ldr	r3, [r7, #4]
 810a6ec:	685b      	ldr	r3, [r3, #4]
 810a6ee:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 810a6f0:	68fb      	ldr	r3, [r7, #12]
 810a6f2:	2b00      	cmp	r3, #0
 810a6f4:	db25      	blt.n	810a742 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 810a6f6:	68fb      	ldr	r3, [r7, #12]
 810a6f8:	1c5a      	adds	r2, r3, #1
 810a6fa:	60fa      	str	r2, [r7, #12]
 810a6fc:	687a      	ldr	r2, [r7, #4]
 810a6fe:	4413      	add	r3, r2
 810a700:	78fa      	ldrb	r2, [r7, #3]
 810a702:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 810a704:	68fb      	ldr	r3, [r7, #12]
 810a706:	2b3c      	cmp	r3, #60	@ 0x3c
 810a708:	dd12      	ble.n	810a730 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 810a70a:	687b      	ldr	r3, [r7, #4]
 810a70c:	6818      	ldr	r0, [r3, #0]
 810a70e:	687b      	ldr	r3, [r7, #4]
 810a710:	f103 010c 	add.w	r1, r3, #12
 810a714:	68fa      	ldr	r2, [r7, #12]
 810a716:	f107 0308 	add.w	r3, r7, #8
 810a71a:	f7ff fd9d 	bl	810a258 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 810a71e:	68ba      	ldr	r2, [r7, #8]
 810a720:	68fb      	ldr	r3, [r7, #12]
 810a722:	429a      	cmp	r2, r3
 810a724:	d101      	bne.n	810a72a <putc_bfd+0x5a>
 810a726:	2300      	movs	r3, #0
 810a728:	e001      	b.n	810a72e <putc_bfd+0x5e>
 810a72a:	f04f 33ff 	mov.w	r3, #4294967295
 810a72e:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 810a730:	687b      	ldr	r3, [r7, #4]
 810a732:	68fa      	ldr	r2, [r7, #12]
 810a734:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 810a736:	687b      	ldr	r3, [r7, #4]
 810a738:	689b      	ldr	r3, [r3, #8]
 810a73a:	1c5a      	adds	r2, r3, #1
 810a73c:	687b      	ldr	r3, [r7, #4]
 810a73e:	609a      	str	r2, [r3, #8]
 810a740:	e000      	b.n	810a744 <putc_bfd+0x74>
	if (i < 0) return;
 810a742:	bf00      	nop
}
 810a744:	3710      	adds	r7, #16
 810a746:	46bd      	mov	sp, r7
 810a748:	bd80      	pop	{r7, pc}

0810a74a <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 810a74a:	b580      	push	{r7, lr}
 810a74c:	b084      	sub	sp, #16
 810a74e:	af00      	add	r7, sp, #0
 810a750:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 810a752:	687b      	ldr	r3, [r7, #4]
 810a754:	685b      	ldr	r3, [r3, #4]
 810a756:	2b00      	cmp	r3, #0
 810a758:	db16      	blt.n	810a788 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 810a75a:	687b      	ldr	r3, [r7, #4]
 810a75c:	6818      	ldr	r0, [r3, #0]
 810a75e:	687b      	ldr	r3, [r7, #4]
 810a760:	f103 010c 	add.w	r1, r3, #12
 810a764:	687b      	ldr	r3, [r7, #4]
 810a766:	685b      	ldr	r3, [r3, #4]
 810a768:	461a      	mov	r2, r3
 810a76a:	f107 030c 	add.w	r3, r7, #12
 810a76e:	f7ff fd73 	bl	810a258 <f_write>
 810a772:	4603      	mov	r3, r0
 810a774:	2b00      	cmp	r3, #0
 810a776:	d107      	bne.n	810a788 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 810a778:	687b      	ldr	r3, [r7, #4]
 810a77a:	685b      	ldr	r3, [r3, #4]
 810a77c:	68fa      	ldr	r2, [r7, #12]
 810a77e:	4293      	cmp	r3, r2
 810a780:	d102      	bne.n	810a788 <putc_flush+0x3e>
 810a782:	687b      	ldr	r3, [r7, #4]
 810a784:	689b      	ldr	r3, [r3, #8]
 810a786:	e001      	b.n	810a78c <putc_flush+0x42>
	return EOF;
 810a788:	f04f 33ff 	mov.w	r3, #4294967295
}
 810a78c:	4618      	mov	r0, r3
 810a78e:	3710      	adds	r7, #16
 810a790:	46bd      	mov	sp, r7
 810a792:	bd80      	pop	{r7, pc}

0810a794 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 810a794:	b480      	push	{r7}
 810a796:	b083      	sub	sp, #12
 810a798:	af00      	add	r7, sp, #0
 810a79a:	6078      	str	r0, [r7, #4]
 810a79c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 810a79e:	687b      	ldr	r3, [r7, #4]
 810a7a0:	683a      	ldr	r2, [r7, #0]
 810a7a2:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 810a7a4:	687b      	ldr	r3, [r7, #4]
 810a7a6:	2200      	movs	r2, #0
 810a7a8:	605a      	str	r2, [r3, #4]
 810a7aa:	687b      	ldr	r3, [r7, #4]
 810a7ac:	685a      	ldr	r2, [r3, #4]
 810a7ae:	687b      	ldr	r3, [r7, #4]
 810a7b0:	609a      	str	r2, [r3, #8]
}
 810a7b2:	bf00      	nop
 810a7b4:	370c      	adds	r7, #12
 810a7b6:	46bd      	mov	sp, r7
 810a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a7bc:	4770      	bx	lr

0810a7be <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 810a7be:	b580      	push	{r7, lr}
 810a7c0:	b096      	sub	sp, #88	@ 0x58
 810a7c2:	af00      	add	r7, sp, #0
 810a7c4:	6078      	str	r0, [r7, #4]
 810a7c6:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 810a7c8:	f107 030c 	add.w	r3, r7, #12
 810a7cc:	6839      	ldr	r1, [r7, #0]
 810a7ce:	4618      	mov	r0, r3
 810a7d0:	f7ff ffe0 	bl	810a794 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 810a7d4:	e009      	b.n	810a7ea <f_puts+0x2c>
 810a7d6:	687b      	ldr	r3, [r7, #4]
 810a7d8:	1c5a      	adds	r2, r3, #1
 810a7da:	607a      	str	r2, [r7, #4]
 810a7dc:	781a      	ldrb	r2, [r3, #0]
 810a7de:	f107 030c 	add.w	r3, r7, #12
 810a7e2:	4611      	mov	r1, r2
 810a7e4:	4618      	mov	r0, r3
 810a7e6:	f7ff ff73 	bl	810a6d0 <putc_bfd>
 810a7ea:	687b      	ldr	r3, [r7, #4]
 810a7ec:	781b      	ldrb	r3, [r3, #0]
 810a7ee:	2b00      	cmp	r3, #0
 810a7f0:	d1f1      	bne.n	810a7d6 <f_puts+0x18>
	return putc_flush(&pb);
 810a7f2:	f107 030c 	add.w	r3, r7, #12
 810a7f6:	4618      	mov	r0, r3
 810a7f8:	f7ff ffa7 	bl	810a74a <putc_flush>
 810a7fc:	4603      	mov	r3, r0
}
 810a7fe:	4618      	mov	r0, r3
 810a800:	3758      	adds	r7, #88	@ 0x58
 810a802:	46bd      	mov	sp, r7
 810a804:	bd80      	pop	{r7, pc}
	...

0810a808 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 810a808:	b480      	push	{r7}
 810a80a:	b087      	sub	sp, #28
 810a80c:	af00      	add	r7, sp, #0
 810a80e:	60f8      	str	r0, [r7, #12]
 810a810:	60b9      	str	r1, [r7, #8]
 810a812:	4613      	mov	r3, r2
 810a814:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 810a816:	2301      	movs	r3, #1
 810a818:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 810a81a:	2300      	movs	r3, #0
 810a81c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 810a81e:	4b1f      	ldr	r3, [pc, #124]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a820:	7a5b      	ldrb	r3, [r3, #9]
 810a822:	b2db      	uxtb	r3, r3
 810a824:	2b00      	cmp	r3, #0
 810a826:	d131      	bne.n	810a88c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 810a828:	4b1c      	ldr	r3, [pc, #112]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a82a:	7a5b      	ldrb	r3, [r3, #9]
 810a82c:	b2db      	uxtb	r3, r3
 810a82e:	461a      	mov	r2, r3
 810a830:	4b1a      	ldr	r3, [pc, #104]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a832:	2100      	movs	r1, #0
 810a834:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 810a836:	4b19      	ldr	r3, [pc, #100]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a838:	7a5b      	ldrb	r3, [r3, #9]
 810a83a:	b2db      	uxtb	r3, r3
 810a83c:	4a17      	ldr	r2, [pc, #92]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a83e:	009b      	lsls	r3, r3, #2
 810a840:	4413      	add	r3, r2
 810a842:	68fa      	ldr	r2, [r7, #12]
 810a844:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 810a846:	4b15      	ldr	r3, [pc, #84]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a848:	7a5b      	ldrb	r3, [r3, #9]
 810a84a:	b2db      	uxtb	r3, r3
 810a84c:	461a      	mov	r2, r3
 810a84e:	4b13      	ldr	r3, [pc, #76]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a850:	4413      	add	r3, r2
 810a852:	79fa      	ldrb	r2, [r7, #7]
 810a854:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 810a856:	4b11      	ldr	r3, [pc, #68]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a858:	7a5b      	ldrb	r3, [r3, #9]
 810a85a:	b2db      	uxtb	r3, r3
 810a85c:	1c5a      	adds	r2, r3, #1
 810a85e:	b2d1      	uxtb	r1, r2
 810a860:	4a0e      	ldr	r2, [pc, #56]	@ (810a89c <FATFS_LinkDriverEx+0x94>)
 810a862:	7251      	strb	r1, [r2, #9]
 810a864:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 810a866:	7dbb      	ldrb	r3, [r7, #22]
 810a868:	3330      	adds	r3, #48	@ 0x30
 810a86a:	b2da      	uxtb	r2, r3
 810a86c:	68bb      	ldr	r3, [r7, #8]
 810a86e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 810a870:	68bb      	ldr	r3, [r7, #8]
 810a872:	3301      	adds	r3, #1
 810a874:	223a      	movs	r2, #58	@ 0x3a
 810a876:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 810a878:	68bb      	ldr	r3, [r7, #8]
 810a87a:	3302      	adds	r3, #2
 810a87c:	222f      	movs	r2, #47	@ 0x2f
 810a87e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 810a880:	68bb      	ldr	r3, [r7, #8]
 810a882:	3303      	adds	r3, #3
 810a884:	2200      	movs	r2, #0
 810a886:	701a      	strb	r2, [r3, #0]
    ret = 0;
 810a888:	2300      	movs	r3, #0
 810a88a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 810a88c:	7dfb      	ldrb	r3, [r7, #23]
}
 810a88e:	4618      	mov	r0, r3
 810a890:	371c      	adds	r7, #28
 810a892:	46bd      	mov	sp, r7
 810a894:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a898:	4770      	bx	lr
 810a89a:	bf00      	nop
 810a89c:	10000750 	.word	0x10000750

0810a8a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 810a8a0:	b580      	push	{r7, lr}
 810a8a2:	b082      	sub	sp, #8
 810a8a4:	af00      	add	r7, sp, #0
 810a8a6:	6078      	str	r0, [r7, #4]
 810a8a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 810a8aa:	2200      	movs	r2, #0
 810a8ac:	6839      	ldr	r1, [r7, #0]
 810a8ae:	6878      	ldr	r0, [r7, #4]
 810a8b0:	f7ff ffaa 	bl	810a808 <FATFS_LinkDriverEx>
 810a8b4:	4603      	mov	r3, r0
}
 810a8b6:	4618      	mov	r0, r3
 810a8b8:	3708      	adds	r7, #8
 810a8ba:	46bd      	mov	sp, r7
 810a8bc:	bd80      	pop	{r7, pc}
	...

0810a8c0 <BNO_08x_Init>:
double Qi, Qj, Qk, Qr;

uint32_t BnoSoftTimer;

void BNO_08x_Init()
{
 810a8c0:	b580      	push	{r7, lr}
 810a8c2:	b082      	sub	sp, #8
 810a8c4:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(hi2cBNO, BNO_I2C_ADDRESS, START_BNO_STABILIZED_ROTATION_VECTOR_100_HZ, sizeof(START_BNO_STABILIZED_ROTATION_VECTOR_100_HZ), 10);
 810a8c6:	4b0a      	ldr	r3, [pc, #40]	@ (810a8f0 <BNO_08x_Init+0x30>)
 810a8c8:	6818      	ldr	r0, [r3, #0]
 810a8ca:	230a      	movs	r3, #10
 810a8cc:	9300      	str	r3, [sp, #0]
 810a8ce:	2315      	movs	r3, #21
 810a8d0:	4a08      	ldr	r2, [pc, #32]	@ (810a8f4 <BNO_08x_Init+0x34>)
 810a8d2:	2194      	movs	r1, #148	@ 0x94
 810a8d4:	f7f7 ffc4 	bl	8102860 <HAL_I2C_Master_Transmit>

	HAL_Delay(100);
 810a8d8:	2064      	movs	r0, #100	@ 0x64
 810a8da:	f7f7 fc21 	bl	8102120 <HAL_Delay>
	// Necessary for BNO085
	BnoSoftTimer = HAL_GetTick();
 810a8de:	f7f7 fc13 	bl	8102108 <HAL_GetTick>
 810a8e2:	4603      	mov	r3, r0
 810a8e4:	4a04      	ldr	r2, [pc, #16]	@ (810a8f8 <BNO_08x_Init+0x38>)
 810a8e6:	6013      	str	r3, [r2, #0]

}
 810a8e8:	bf00      	nop
 810a8ea:	46bd      	mov	sp, r7
 810a8ec:	bd80      	pop	{r7, pc}
 810a8ee:	bf00      	nop
 810a8f0:	1000075c 	.word	0x1000075c
 810a8f4:	10000024 	.word	0x10000024
 810a8f8:	100007d0 	.word	0x100007d0

0810a8fc <setI2CInterface_BNO08x>:
void setI2CInterface_BNO08x(I2C_HandleTypeDef *hi2c)
{
 810a8fc:	b480      	push	{r7}
 810a8fe:	b083      	sub	sp, #12
 810a900:	af00      	add	r7, sp, #0
 810a902:	6078      	str	r0, [r7, #4]
	hi2cBNO=hi2c;
 810a904:	4a04      	ldr	r2, [pc, #16]	@ (810a918 <setI2CInterface_BNO08x+0x1c>)
 810a906:	687b      	ldr	r3, [r7, #4]
 810a908:	6013      	str	r3, [r2, #0]
}
 810a90a:	bf00      	nop
 810a90c:	370c      	adds	r7, #12
 810a90e:	46bd      	mov	sp, r7
 810a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a914:	4770      	bx	lr
 810a916:	bf00      	nop
 810a918:	1000075c 	.word	0x1000075c
 810a91c:	00000000 	.word	0x00000000

0810a920 <get_Orientation>:

double* get_Orientation()
{
 810a920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 810a924:	ed2d 8b02 	vpush	{d8}
 810a928:	b082      	sub	sp, #8
 810a92a:	af02      	add	r7, sp, #8
  if (HAL_GetTick() - BnoSoftTimer > BNO_READ_PERIOD)
 810a92c:	f7f7 fbec 	bl	8102108 <HAL_GetTick>
 810a930:	4602      	mov	r2, r0
 810a932:	4bb5      	ldr	r3, [pc, #724]	@ (810ac08 <get_Orientation+0x2e8>)
 810a934:	681b      	ldr	r3, [r3, #0]
 810a936:	1ad3      	subs	r3, r2, r3
 810a938:	2b14      	cmp	r3, #20
 810a93a:	f240 822e 	bls.w	810ad9a <get_Orientation+0x47a>
  {
		BnoSoftTimer = HAL_GetTick();
 810a93e:	f7f7 fbe3 	bl	8102108 <HAL_GetTick>
 810a942:	4603      	mov	r3, r0
 810a944:	4ab0      	ldr	r2, [pc, #704]	@ (810ac08 <get_Orientation+0x2e8>)
 810a946:	6013      	str	r3, [r2, #0]

		HAL_I2C_Master_Receive(hi2cBNO, BNO_I2C_ADDRESS, BnoRxBuff, BNO_MSG_LENGTH, 10);
 810a948:	4bb0      	ldr	r3, [pc, #704]	@ (810ac0c <get_Orientation+0x2ec>)
 810a94a:	6818      	ldr	r0, [r3, #0]
 810a94c:	230a      	movs	r3, #10
 810a94e:	9300      	str	r3, [sp, #0]
 810a950:	2315      	movs	r3, #21
 810a952:	4aaf      	ldr	r2, [pc, #700]	@ (810ac10 <get_Orientation+0x2f0>)
 810a954:	2194      	movs	r1, #148	@ 0x94
 810a956:	f7f8 f89b 	bl	8102a90 <HAL_I2C_Master_Receive>

			if ((BnoRxBuff[9] == 0x28))
 810a95a:	4bad      	ldr	r3, [pc, #692]	@ (810ac10 <get_Orientation+0x2f0>)
 810a95c:	7a5b      	ldrb	r3, [r3, #9]
 810a95e:	2b28      	cmp	r3, #40	@ 0x28
 810a960:	f040 821b 	bne.w	810ad9a <get_Orientation+0x47a>
			/* https://www.ceva-ip.com/wp-content/uploads/2019/10/SH-2-Reference-Manual.pdf
			 * 6.5.42 ARVR-Stabilized Rotation Vector (0x28)
			 */
			{
				memcpy(FishedOutMessage, BnoRxBuff, BNO_MSG_LENGTH);
 810a964:	4aab      	ldr	r2, [pc, #684]	@ (810ac14 <get_Orientation+0x2f4>)
 810a966:	4baa      	ldr	r3, [pc, #680]	@ (810ac10 <get_Orientation+0x2f0>)
 810a968:	4614      	mov	r4, r2
 810a96a:	461d      	mov	r5, r3
 810a96c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 810a96e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810a970:	e895 0003 	ldmia.w	r5, {r0, r1}
 810a974:	6020      	str	r0, [r4, #0]
 810a976:	3404      	adds	r4, #4
 810a978:	7021      	strb	r1, [r4, #0]
				Data1 = (((uint16_t) FishedOutMessage[14]) << 8)
 810a97a:	4ba6      	ldr	r3, [pc, #664]	@ (810ac14 <get_Orientation+0x2f4>)
 810a97c:	7b9b      	ldrb	r3, [r3, #14]
 810a97e:	021b      	lsls	r3, r3, #8
						| FishedOutMessage[13];
 810a980:	b21a      	sxth	r2, r3
 810a982:	4ba4      	ldr	r3, [pc, #656]	@ (810ac14 <get_Orientation+0x2f4>)
 810a984:	7b5b      	ldrb	r3, [r3, #13]
 810a986:	b21b      	sxth	r3, r3
 810a988:	4313      	orrs	r3, r2
 810a98a:	b21a      	sxth	r2, r3
				Data1 = (((uint16_t) FishedOutMessage[14]) << 8)
 810a98c:	4ba2      	ldr	r3, [pc, #648]	@ (810ac18 <get_Orientation+0x2f8>)
 810a98e:	801a      	strh	r2, [r3, #0]
				Data2 = (((uint16_t) FishedOutMessage[16]) << 8)
 810a990:	4ba0      	ldr	r3, [pc, #640]	@ (810ac14 <get_Orientation+0x2f4>)
 810a992:	7c1b      	ldrb	r3, [r3, #16]
 810a994:	021b      	lsls	r3, r3, #8
						| FishedOutMessage[15];
 810a996:	b21a      	sxth	r2, r3
 810a998:	4b9e      	ldr	r3, [pc, #632]	@ (810ac14 <get_Orientation+0x2f4>)
 810a99a:	7bdb      	ldrb	r3, [r3, #15]
 810a99c:	b21b      	sxth	r3, r3
 810a99e:	4313      	orrs	r3, r2
 810a9a0:	b21a      	sxth	r2, r3
				Data2 = (((uint16_t) FishedOutMessage[16]) << 8)
 810a9a2:	4b9e      	ldr	r3, [pc, #632]	@ (810ac1c <get_Orientation+0x2fc>)
 810a9a4:	801a      	strh	r2, [r3, #0]
				Data3 = (((uint16_t) FishedOutMessage[18]) << 8)
 810a9a6:	4b9b      	ldr	r3, [pc, #620]	@ (810ac14 <get_Orientation+0x2f4>)
 810a9a8:	7c9b      	ldrb	r3, [r3, #18]
 810a9aa:	021b      	lsls	r3, r3, #8
						| FishedOutMessage[17];
 810a9ac:	b21a      	sxth	r2, r3
 810a9ae:	4b99      	ldr	r3, [pc, #612]	@ (810ac14 <get_Orientation+0x2f4>)
 810a9b0:	7c5b      	ldrb	r3, [r3, #17]
 810a9b2:	b21b      	sxth	r3, r3
 810a9b4:	4313      	orrs	r3, r2
 810a9b6:	b21a      	sxth	r2, r3
				Data3 = (((uint16_t) FishedOutMessage[18]) << 8)
 810a9b8:	4b99      	ldr	r3, [pc, #612]	@ (810ac20 <get_Orientation+0x300>)
 810a9ba:	801a      	strh	r2, [r3, #0]
				Data4 = (((uint16_t) FishedOutMessage[20]) << 8)
 810a9bc:	4b95      	ldr	r3, [pc, #596]	@ (810ac14 <get_Orientation+0x2f4>)
 810a9be:	7d1b      	ldrb	r3, [r3, #20]
 810a9c0:	021b      	lsls	r3, r3, #8
						| FishedOutMessage[19];
 810a9c2:	b21a      	sxth	r2, r3
 810a9c4:	4b93      	ldr	r3, [pc, #588]	@ (810ac14 <get_Orientation+0x2f4>)
 810a9c6:	7cdb      	ldrb	r3, [r3, #19]
 810a9c8:	b21b      	sxth	r3, r3
 810a9ca:	4313      	orrs	r3, r2
 810a9cc:	b21a      	sxth	r2, r3
				Data4 = (((uint16_t) FishedOutMessage[20]) << 8)
 810a9ce:	4b95      	ldr	r3, [pc, #596]	@ (810ac24 <get_Orientation+0x304>)
 810a9d0:	801a      	strh	r2, [r3, #0]

				Qi = ((double) Data2) * SCALE_Q(14);
 810a9d2:	4b92      	ldr	r3, [pc, #584]	@ (810ac1c <get_Orientation+0x2fc>)
 810a9d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 810a9d8:	4618      	mov	r0, r3
 810a9da:	f7f5 fe3b 	bl	8100654 <__aeabi_i2d>
 810a9de:	f04f 0200 	mov.w	r2, #0
 810a9e2:	4b91      	ldr	r3, [pc, #580]	@ (810ac28 <get_Orientation+0x308>)
 810a9e4:	f7f5 fea0 	bl	8100728 <__aeabi_dmul>
 810a9e8:	4602      	mov	r2, r0
 810a9ea:	460b      	mov	r3, r1
 810a9ec:	498f      	ldr	r1, [pc, #572]	@ (810ac2c <get_Orientation+0x30c>)
 810a9ee:	e9c1 2300 	strd	r2, r3, [r1]
				Qj = ((double) Data3) * SCALE_Q(14);
 810a9f2:	4b8b      	ldr	r3, [pc, #556]	@ (810ac20 <get_Orientation+0x300>)
 810a9f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 810a9f8:	4618      	mov	r0, r3
 810a9fa:	f7f5 fe2b 	bl	8100654 <__aeabi_i2d>
 810a9fe:	f04f 0200 	mov.w	r2, #0
 810aa02:	4b89      	ldr	r3, [pc, #548]	@ (810ac28 <get_Orientation+0x308>)
 810aa04:	f7f5 fe90 	bl	8100728 <__aeabi_dmul>
 810aa08:	4602      	mov	r2, r0
 810aa0a:	460b      	mov	r3, r1
 810aa0c:	4988      	ldr	r1, [pc, #544]	@ (810ac30 <get_Orientation+0x310>)
 810aa0e:	e9c1 2300 	strd	r2, r3, [r1]
				Qk = ((double) Data4) * SCALE_Q(14);
 810aa12:	4b84      	ldr	r3, [pc, #528]	@ (810ac24 <get_Orientation+0x304>)
 810aa14:	f9b3 3000 	ldrsh.w	r3, [r3]
 810aa18:	4618      	mov	r0, r3
 810aa1a:	f7f5 fe1b 	bl	8100654 <__aeabi_i2d>
 810aa1e:	f04f 0200 	mov.w	r2, #0
 810aa22:	4b81      	ldr	r3, [pc, #516]	@ (810ac28 <get_Orientation+0x308>)
 810aa24:	f7f5 fe80 	bl	8100728 <__aeabi_dmul>
 810aa28:	4602      	mov	r2, r0
 810aa2a:	460b      	mov	r3, r1
 810aa2c:	4981      	ldr	r1, [pc, #516]	@ (810ac34 <get_Orientation+0x314>)
 810aa2e:	e9c1 2300 	strd	r2, r3, [r1]
				Qr = ((double) Data1) * SCALE_Q(14);
 810aa32:	4b79      	ldr	r3, [pc, #484]	@ (810ac18 <get_Orientation+0x2f8>)
 810aa34:	f9b3 3000 	ldrsh.w	r3, [r3]
 810aa38:	4618      	mov	r0, r3
 810aa3a:	f7f5 fe0b 	bl	8100654 <__aeabi_i2d>
 810aa3e:	f04f 0200 	mov.w	r2, #0
 810aa42:	4b79      	ldr	r3, [pc, #484]	@ (810ac28 <get_Orientation+0x308>)
 810aa44:	f7f5 fe70 	bl	8100728 <__aeabi_dmul>
 810aa48:	4602      	mov	r2, r0
 810aa4a:	460b      	mov	r3, r1
 810aa4c:	497a      	ldr	r1, [pc, #488]	@ (810ac38 <get_Orientation+0x318>)
 810aa4e:	e9c1 2300 	strd	r2, r3, [r1]

				Orientation[0] = ((double) atan2(2.0 * (Qi * Qj + Qk * Qr),
 810aa52:	4b76      	ldr	r3, [pc, #472]	@ (810ac2c <get_Orientation+0x30c>)
 810aa54:	e9d3 0100 	ldrd	r0, r1, [r3]
 810aa58:	4b75      	ldr	r3, [pc, #468]	@ (810ac30 <get_Orientation+0x310>)
 810aa5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aa5e:	f7f5 fe63 	bl	8100728 <__aeabi_dmul>
 810aa62:	4602      	mov	r2, r0
 810aa64:	460b      	mov	r3, r1
 810aa66:	4614      	mov	r4, r2
 810aa68:	461d      	mov	r5, r3
 810aa6a:	4b72      	ldr	r3, [pc, #456]	@ (810ac34 <get_Orientation+0x314>)
 810aa6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 810aa70:	4b71      	ldr	r3, [pc, #452]	@ (810ac38 <get_Orientation+0x318>)
 810aa72:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aa76:	f7f5 fe57 	bl	8100728 <__aeabi_dmul>
 810aa7a:	4602      	mov	r2, r0
 810aa7c:	460b      	mov	r3, r1
 810aa7e:	4620      	mov	r0, r4
 810aa80:	4629      	mov	r1, r5
 810aa82:	f7f5 fc9b 	bl	81003bc <__adddf3>
 810aa86:	4602      	mov	r2, r0
 810aa88:	460b      	mov	r3, r1
 810aa8a:	4610      	mov	r0, r2
 810aa8c:	4619      	mov	r1, r3
 810aa8e:	4602      	mov	r2, r0
 810aa90:	460b      	mov	r3, r1
 810aa92:	f7f5 fc93 	bl	81003bc <__adddf3>
 810aa96:	4602      	mov	r2, r0
 810aa98:	460b      	mov	r3, r1
 810aa9a:	ec43 2b18 	vmov	d8, r2, r3
						(Qi * Qi - Qj * Qj - Qk * Qk + Qr * Qr)) * RAD_TO_DEG);
 810aa9e:	4b63      	ldr	r3, [pc, #396]	@ (810ac2c <get_Orientation+0x30c>)
 810aaa0:	e9d3 0100 	ldrd	r0, r1, [r3]
 810aaa4:	4b61      	ldr	r3, [pc, #388]	@ (810ac2c <get_Orientation+0x30c>)
 810aaa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aaaa:	f7f5 fe3d 	bl	8100728 <__aeabi_dmul>
 810aaae:	4602      	mov	r2, r0
 810aab0:	460b      	mov	r3, r1
 810aab2:	4614      	mov	r4, r2
 810aab4:	461d      	mov	r5, r3
 810aab6:	4b5e      	ldr	r3, [pc, #376]	@ (810ac30 <get_Orientation+0x310>)
 810aab8:	e9d3 0100 	ldrd	r0, r1, [r3]
 810aabc:	4b5c      	ldr	r3, [pc, #368]	@ (810ac30 <get_Orientation+0x310>)
 810aabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aac2:	f7f5 fe31 	bl	8100728 <__aeabi_dmul>
 810aac6:	4602      	mov	r2, r0
 810aac8:	460b      	mov	r3, r1
 810aaca:	4620      	mov	r0, r4
 810aacc:	4629      	mov	r1, r5
 810aace:	f7f5 fc73 	bl	81003b8 <__aeabi_dsub>
 810aad2:	4602      	mov	r2, r0
 810aad4:	460b      	mov	r3, r1
 810aad6:	4614      	mov	r4, r2
 810aad8:	461d      	mov	r5, r3
 810aada:	4b56      	ldr	r3, [pc, #344]	@ (810ac34 <get_Orientation+0x314>)
 810aadc:	e9d3 0100 	ldrd	r0, r1, [r3]
 810aae0:	4b54      	ldr	r3, [pc, #336]	@ (810ac34 <get_Orientation+0x314>)
 810aae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aae6:	f7f5 fe1f 	bl	8100728 <__aeabi_dmul>
 810aaea:	4602      	mov	r2, r0
 810aaec:	460b      	mov	r3, r1
 810aaee:	4620      	mov	r0, r4
 810aaf0:	4629      	mov	r1, r5
 810aaf2:	f7f5 fc61 	bl	81003b8 <__aeabi_dsub>
 810aaf6:	4602      	mov	r2, r0
 810aaf8:	460b      	mov	r3, r1
 810aafa:	4614      	mov	r4, r2
 810aafc:	461d      	mov	r5, r3
 810aafe:	4b4e      	ldr	r3, [pc, #312]	@ (810ac38 <get_Orientation+0x318>)
 810ab00:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ab04:	4b4c      	ldr	r3, [pc, #304]	@ (810ac38 <get_Orientation+0x318>)
 810ab06:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ab0a:	f7f5 fe0d 	bl	8100728 <__aeabi_dmul>
 810ab0e:	4602      	mov	r2, r0
 810ab10:	460b      	mov	r3, r1
				Orientation[0] = ((double) atan2(2.0 * (Qi * Qj + Qk * Qr),
 810ab12:	4620      	mov	r0, r4
 810ab14:	4629      	mov	r1, r5
 810ab16:	f7f5 fc51 	bl	81003bc <__adddf3>
 810ab1a:	4602      	mov	r2, r0
 810ab1c:	460b      	mov	r3, r1
 810ab1e:	ec43 2b17 	vmov	d7, r2, r3
 810ab22:	eeb0 1a47 	vmov.f32	s2, s14
 810ab26:	eef0 1a67 	vmov.f32	s3, s15
 810ab2a:	eeb0 0a48 	vmov.f32	s0, s16
 810ab2e:	eef0 0a68 	vmov.f32	s1, s17
 810ab32:	f004 f8ef 	bl	810ed14 <atan2>
 810ab36:	ec51 0b10 	vmov	r0, r1, d0
						(Qi * Qi - Qj * Qj - Qk * Qk + Qr * Qr)) * RAD_TO_DEG);
 810ab3a:	a331      	add	r3, pc, #196	@ (adr r3, 810ac00 <get_Orientation+0x2e0>)
 810ab3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ab40:	f7f5 fdf2 	bl	8100728 <__aeabi_dmul>
 810ab44:	4602      	mov	r2, r0
 810ab46:	460b      	mov	r3, r1
				Orientation[0] = ((double) atan2(2.0 * (Qi * Qj + Qk * Qr),
 810ab48:	493c      	ldr	r1, [pc, #240]	@ (810ac3c <get_Orientation+0x31c>)
 810ab4a:	e9c1 2300 	strd	r2, r3, [r1]
				Orientation[1] = ((double) asin(
								-2.0 * (Qi * Qk - Qj * Qr)
 810ab4e:	4b37      	ldr	r3, [pc, #220]	@ (810ac2c <get_Orientation+0x30c>)
 810ab50:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ab54:	4b37      	ldr	r3, [pc, #220]	@ (810ac34 <get_Orientation+0x314>)
 810ab56:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ab5a:	f7f5 fde5 	bl	8100728 <__aeabi_dmul>
 810ab5e:	4602      	mov	r2, r0
 810ab60:	460b      	mov	r3, r1
 810ab62:	4614      	mov	r4, r2
 810ab64:	461d      	mov	r5, r3
 810ab66:	4b32      	ldr	r3, [pc, #200]	@ (810ac30 <get_Orientation+0x310>)
 810ab68:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ab6c:	4b32      	ldr	r3, [pc, #200]	@ (810ac38 <get_Orientation+0x318>)
 810ab6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ab72:	f7f5 fdd9 	bl	8100728 <__aeabi_dmul>
 810ab76:	4602      	mov	r2, r0
 810ab78:	460b      	mov	r3, r1
 810ab7a:	4620      	mov	r0, r4
 810ab7c:	4629      	mov	r1, r5
 810ab7e:	f7f5 fc1b 	bl	81003b8 <__aeabi_dsub>
 810ab82:	4602      	mov	r2, r0
 810ab84:	460b      	mov	r3, r1
 810ab86:	4610      	mov	r0, r2
 810ab88:	4619      	mov	r1, r3
 810ab8a:	f04f 0200 	mov.w	r2, #0
 810ab8e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 810ab92:	f7f5 fdc9 	bl	8100728 <__aeabi_dmul>
 810ab96:	4602      	mov	r2, r0
 810ab98:	460b      	mov	r3, r1
 810ab9a:	4614      	mov	r4, r2
 810ab9c:	461d      	mov	r5, r3
										/ (Qi * Qi + Qj * Qj + Qk * Qk + Qr * Qr)) * RAD_TO_DEG);
 810ab9e:	4b23      	ldr	r3, [pc, #140]	@ (810ac2c <get_Orientation+0x30c>)
 810aba0:	e9d3 0100 	ldrd	r0, r1, [r3]
 810aba4:	4b21      	ldr	r3, [pc, #132]	@ (810ac2c <get_Orientation+0x30c>)
 810aba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810abaa:	f7f5 fdbd 	bl	8100728 <__aeabi_dmul>
 810abae:	4602      	mov	r2, r0
 810abb0:	460b      	mov	r3, r1
 810abb2:	4692      	mov	sl, r2
 810abb4:	469b      	mov	fp, r3
 810abb6:	4b1e      	ldr	r3, [pc, #120]	@ (810ac30 <get_Orientation+0x310>)
 810abb8:	e9d3 0100 	ldrd	r0, r1, [r3]
 810abbc:	4b1c      	ldr	r3, [pc, #112]	@ (810ac30 <get_Orientation+0x310>)
 810abbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810abc2:	f7f5 fdb1 	bl	8100728 <__aeabi_dmul>
 810abc6:	4602      	mov	r2, r0
 810abc8:	460b      	mov	r3, r1
 810abca:	4650      	mov	r0, sl
 810abcc:	4659      	mov	r1, fp
 810abce:	f7f5 fbf5 	bl	81003bc <__adddf3>
 810abd2:	4602      	mov	r2, r0
 810abd4:	460b      	mov	r3, r1
 810abd6:	4692      	mov	sl, r2
 810abd8:	469b      	mov	fp, r3
 810abda:	4b16      	ldr	r3, [pc, #88]	@ (810ac34 <get_Orientation+0x314>)
 810abdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 810abe0:	4b14      	ldr	r3, [pc, #80]	@ (810ac34 <get_Orientation+0x314>)
 810abe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810abe6:	f7f5 fd9f 	bl	8100728 <__aeabi_dmul>
 810abea:	4602      	mov	r2, r0
 810abec:	460b      	mov	r3, r1
 810abee:	4650      	mov	r0, sl
 810abf0:	4659      	mov	r1, fp
 810abf2:	f7f5 fbe3 	bl	81003bc <__adddf3>
 810abf6:	4602      	mov	r2, r0
 810abf8:	460b      	mov	r3, r1
 810abfa:	4692      	mov	sl, r2
 810abfc:	469b      	mov	fp, r3
 810abfe:	e01f      	b.n	810ac40 <get_Orientation+0x320>
 810ac00:	1a63c1f8 	.word	0x1a63c1f8
 810ac04:	404ca5dc 	.word	0x404ca5dc
 810ac08:	100007d0 	.word	0x100007d0
 810ac0c:	1000075c 	.word	0x1000075c
 810ac10:	10000778 	.word	0x10000778
 810ac14:	10000760 	.word	0x10000760
 810ac18:	1000078e 	.word	0x1000078e
 810ac1c:	10000790 	.word	0x10000790
 810ac20:	10000792 	.word	0x10000792
 810ac24:	10000794 	.word	0x10000794
 810ac28:	3f100000 	.word	0x3f100000
 810ac2c:	100007b0 	.word	0x100007b0
 810ac30:	100007b8 	.word	0x100007b8
 810ac34:	100007c0 	.word	0x100007c0
 810ac38:	100007c8 	.word	0x100007c8
 810ac3c:	10000798 	.word	0x10000798
 810ac40:	4b5b      	ldr	r3, [pc, #364]	@ (810adb0 <get_Orientation+0x490>)
 810ac42:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ac46:	4b5a      	ldr	r3, [pc, #360]	@ (810adb0 <get_Orientation+0x490>)
 810ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ac4c:	f7f5 fd6c 	bl	8100728 <__aeabi_dmul>
 810ac50:	4602      	mov	r2, r0
 810ac52:	460b      	mov	r3, r1
 810ac54:	4650      	mov	r0, sl
 810ac56:	4659      	mov	r1, fp
 810ac58:	f7f5 fbb0 	bl	81003bc <__adddf3>
 810ac5c:	4602      	mov	r2, r0
 810ac5e:	460b      	mov	r3, r1
				Orientation[1] = ((double) asin(
 810ac60:	4620      	mov	r0, r4
 810ac62:	4629      	mov	r1, r5
 810ac64:	f7f5 fe8a 	bl	810097c <__aeabi_ddiv>
 810ac68:	4602      	mov	r2, r0
 810ac6a:	460b      	mov	r3, r1
 810ac6c:	ec43 2b17 	vmov	d7, r2, r3
 810ac70:	eeb0 0a47 	vmov.f32	s0, s14
 810ac74:	eef0 0a67 	vmov.f32	s1, s15
 810ac78:	f004 f818 	bl	810ecac <asin>
 810ac7c:	ec51 0b10 	vmov	r0, r1, d0
										/ (Qi * Qi + Qj * Qj + Qk * Qk + Qr * Qr)) * RAD_TO_DEG);
 810ac80:	a349      	add	r3, pc, #292	@ (adr r3, 810ada8 <get_Orientation+0x488>)
 810ac82:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ac86:	f7f5 fd4f 	bl	8100728 <__aeabi_dmul>
 810ac8a:	4602      	mov	r2, r0
 810ac8c:	460b      	mov	r3, r1
				Orientation[1] = ((double) asin(
 810ac8e:	4949      	ldr	r1, [pc, #292]	@ (810adb4 <get_Orientation+0x494>)
 810ac90:	e9c1 2302 	strd	r2, r3, [r1, #8]
				Orientation[2] = ((double)atan2(2.0 * (Qj * Qk + Qi * Qr),
 810ac94:	4b48      	ldr	r3, [pc, #288]	@ (810adb8 <get_Orientation+0x498>)
 810ac96:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ac9a:	4b48      	ldr	r3, [pc, #288]	@ (810adbc <get_Orientation+0x49c>)
 810ac9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810aca0:	f7f5 fd42 	bl	8100728 <__aeabi_dmul>
 810aca4:	4602      	mov	r2, r0
 810aca6:	460b      	mov	r3, r1
 810aca8:	4614      	mov	r4, r2
 810acaa:	461d      	mov	r5, r3
 810acac:	4b44      	ldr	r3, [pc, #272]	@ (810adc0 <get_Orientation+0x4a0>)
 810acae:	e9d3 0100 	ldrd	r0, r1, [r3]
 810acb2:	4b3f      	ldr	r3, [pc, #252]	@ (810adb0 <get_Orientation+0x490>)
 810acb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810acb8:	f7f5 fd36 	bl	8100728 <__aeabi_dmul>
 810acbc:	4602      	mov	r2, r0
 810acbe:	460b      	mov	r3, r1
 810acc0:	4620      	mov	r0, r4
 810acc2:	4629      	mov	r1, r5
 810acc4:	f7f5 fb7a 	bl	81003bc <__adddf3>
 810acc8:	4602      	mov	r2, r0
 810acca:	460b      	mov	r3, r1
 810accc:	4610      	mov	r0, r2
 810acce:	4619      	mov	r1, r3
 810acd0:	4602      	mov	r2, r0
 810acd2:	460b      	mov	r3, r1
 810acd4:	f7f5 fb72 	bl	81003bc <__adddf3>
 810acd8:	4602      	mov	r2, r0
 810acda:	460b      	mov	r3, r1
 810acdc:	ec43 2b18 	vmov	d8, r2, r3
						(-Qi * Qi - Qj * Qj + Qk * Qk + Qr * Qr)) * RAD_TO_DEG);
 810ace0:	4b37      	ldr	r3, [pc, #220]	@ (810adc0 <get_Orientation+0x4a0>)
 810ace2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ace6:	4690      	mov	r8, r2
 810ace8:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 810acec:	4b34      	ldr	r3, [pc, #208]	@ (810adc0 <get_Orientation+0x4a0>)
 810acee:	e9d3 2300 	ldrd	r2, r3, [r3]
 810acf2:	4640      	mov	r0, r8
 810acf4:	4649      	mov	r1, r9
 810acf6:	f7f5 fd17 	bl	8100728 <__aeabi_dmul>
 810acfa:	4602      	mov	r2, r0
 810acfc:	460b      	mov	r3, r1
 810acfe:	4614      	mov	r4, r2
 810ad00:	461d      	mov	r5, r3
 810ad02:	4b2d      	ldr	r3, [pc, #180]	@ (810adb8 <get_Orientation+0x498>)
 810ad04:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ad08:	4b2b      	ldr	r3, [pc, #172]	@ (810adb8 <get_Orientation+0x498>)
 810ad0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ad0e:	f7f5 fd0b 	bl	8100728 <__aeabi_dmul>
 810ad12:	4602      	mov	r2, r0
 810ad14:	460b      	mov	r3, r1
 810ad16:	4620      	mov	r0, r4
 810ad18:	4629      	mov	r1, r5
 810ad1a:	f7f5 fb4d 	bl	81003b8 <__aeabi_dsub>
 810ad1e:	4602      	mov	r2, r0
 810ad20:	460b      	mov	r3, r1
 810ad22:	4614      	mov	r4, r2
 810ad24:	461d      	mov	r5, r3
 810ad26:	4b25      	ldr	r3, [pc, #148]	@ (810adbc <get_Orientation+0x49c>)
 810ad28:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ad2c:	4b23      	ldr	r3, [pc, #140]	@ (810adbc <get_Orientation+0x49c>)
 810ad2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ad32:	f7f5 fcf9 	bl	8100728 <__aeabi_dmul>
 810ad36:	4602      	mov	r2, r0
 810ad38:	460b      	mov	r3, r1
 810ad3a:	4620      	mov	r0, r4
 810ad3c:	4629      	mov	r1, r5
 810ad3e:	f7f5 fb3d 	bl	81003bc <__adddf3>
 810ad42:	4602      	mov	r2, r0
 810ad44:	460b      	mov	r3, r1
 810ad46:	4614      	mov	r4, r2
 810ad48:	461d      	mov	r5, r3
 810ad4a:	4b19      	ldr	r3, [pc, #100]	@ (810adb0 <get_Orientation+0x490>)
 810ad4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 810ad50:	4b17      	ldr	r3, [pc, #92]	@ (810adb0 <get_Orientation+0x490>)
 810ad52:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ad56:	f7f5 fce7 	bl	8100728 <__aeabi_dmul>
 810ad5a:	4602      	mov	r2, r0
 810ad5c:	460b      	mov	r3, r1
				Orientation[2] = ((double)atan2(2.0 * (Qj * Qk + Qi * Qr),
 810ad5e:	4620      	mov	r0, r4
 810ad60:	4629      	mov	r1, r5
 810ad62:	f7f5 fb2b 	bl	81003bc <__adddf3>
 810ad66:	4602      	mov	r2, r0
 810ad68:	460b      	mov	r3, r1
 810ad6a:	ec43 2b17 	vmov	d7, r2, r3
 810ad6e:	eeb0 1a47 	vmov.f32	s2, s14
 810ad72:	eef0 1a67 	vmov.f32	s3, s15
 810ad76:	eeb0 0a48 	vmov.f32	s0, s16
 810ad7a:	eef0 0a68 	vmov.f32	s1, s17
 810ad7e:	f003 ffc9 	bl	810ed14 <atan2>
 810ad82:	ec51 0b10 	vmov	r0, r1, d0
						(-Qi * Qi - Qj * Qj + Qk * Qk + Qr * Qr)) * RAD_TO_DEG);
 810ad86:	a308      	add	r3, pc, #32	@ (adr r3, 810ada8 <get_Orientation+0x488>)
 810ad88:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ad8c:	f7f5 fccc 	bl	8100728 <__aeabi_dmul>
 810ad90:	4602      	mov	r2, r0
 810ad92:	460b      	mov	r3, r1
				Orientation[2] = ((double)atan2(2.0 * (Qj * Qk + Qi * Qr),
 810ad94:	4907      	ldr	r1, [pc, #28]	@ (810adb4 <get_Orientation+0x494>)
 810ad96:	e9c1 2304 	strd	r2, r3, [r1, #16]

			}
  }

  return Orientation;
 810ad9a:	4b06      	ldr	r3, [pc, #24]	@ (810adb4 <get_Orientation+0x494>)

}
 810ad9c:	4618      	mov	r0, r3
 810ad9e:	46bd      	mov	sp, r7
 810ada0:	ecbd 8b02 	vpop	{d8}
 810ada4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810ada8:	1a63c1f8 	.word	0x1a63c1f8
 810adac:	404ca5dc 	.word	0x404ca5dc
 810adb0:	100007c8 	.word	0x100007c8
 810adb4:	10000798 	.word	0x10000798
 810adb8:	100007b8 	.word	0x100007b8
 810adbc:	100007c0 	.word	0x100007c0
 810adc0:	100007b0 	.word	0x100007b0

0810adc4 <setI2CInterface_MPL3115A2>:

// Add this code: David Evangelista
I2C_HandleTypeDef *hi2cMPL = NULL;

void setI2CInterface_MPL3115A2(I2C_HandleTypeDef *hi2c)
{
 810adc4:	b480      	push	{r7}
 810adc6:	b083      	sub	sp, #12
 810adc8:	af00      	add	r7, sp, #0
 810adca:	6078      	str	r0, [r7, #4]
	hi2cMPL=hi2c;
 810adcc:	4a04      	ldr	r2, [pc, #16]	@ (810ade0 <setI2CInterface_MPL3115A2+0x1c>)
 810adce:	687b      	ldr	r3, [r7, #4]
 810add0:	6013      	str	r3, [r2, #0]
}
 810add2:	bf00      	nop
 810add4:	370c      	adds	r7, #12
 810add6:	46bd      	mov	sp, r7
 810add8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810addc:	4770      	bx	lr
 810adde:	bf00      	nop
 810ade0:	100007d4 	.word	0x100007d4

0810ade4 <WRITE_REGISTER_MPL3115A2>:

uint8_t WRITE_REGISTER_MPL3115A2(uint8_t pData[],uint8_t length)
{
 810ade4:	b580      	push	{r7, lr}
 810ade6:	b086      	sub	sp, #24
 810ade8:	af02      	add	r7, sp, #8
 810adea:	6078      	str	r0, [r7, #4]
 810adec:	460b      	mov	r3, r1
 810adee:	70fb      	strb	r3, [r7, #3]
	uint8_t status=HAL_I2C_Master_Transmit(hi2cMPL, MPL3115A2_ADDRESS<<1, pData,length, HAL_MAX_DELAY);
 810adf0:	4b08      	ldr	r3, [pc, #32]	@ (810ae14 <WRITE_REGISTER_MPL3115A2+0x30>)
 810adf2:	6818      	ldr	r0, [r3, #0]
 810adf4:	78fb      	ldrb	r3, [r7, #3]
 810adf6:	b29b      	uxth	r3, r3
 810adf8:	f04f 32ff 	mov.w	r2, #4294967295
 810adfc:	9200      	str	r2, [sp, #0]
 810adfe:	687a      	ldr	r2, [r7, #4]
 810ae00:	21c0      	movs	r1, #192	@ 0xc0
 810ae02:	f7f7 fd2d 	bl	8102860 <HAL_I2C_Master_Transmit>
 810ae06:	4603      	mov	r3, r0
 810ae08:	73fb      	strb	r3, [r7, #15]
	return status;
 810ae0a:	7bfb      	ldrb	r3, [r7, #15]
}
 810ae0c:	4618      	mov	r0, r3
 810ae0e:	3710      	adds	r7, #16
 810ae10:	46bd      	mov	sp, r7
 810ae12:	bd80      	pop	{r7, pc}
 810ae14:	100007d4 	.word	0x100007d4

0810ae18 <READ_REGISTER_MPL3115A2>:

uint8_t READ_REGISTER_MPL3115A2(uint8_t buf[],uint8_t reg,uint8_t length)
{
 810ae18:	b580      	push	{r7, lr}
 810ae1a:	b088      	sub	sp, #32
 810ae1c:	af04      	add	r7, sp, #16
 810ae1e:	6078      	str	r0, [r7, #4]
 810ae20:	460b      	mov	r3, r1
 810ae22:	70fb      	strb	r3, [r7, #3]
 810ae24:	4613      	mov	r3, r2
 810ae26:	70bb      	strb	r3, [r7, #2]
	uint8_t status = HAL_I2C_Mem_Read(hi2cMPL, MPL3115A2_ADDRESS<<1, reg, I2C_MEMADD_SIZE_8BIT, buf, length, HAL_MAX_DELAY);
 810ae28:	4b0b      	ldr	r3, [pc, #44]	@ (810ae58 <READ_REGISTER_MPL3115A2+0x40>)
 810ae2a:	6818      	ldr	r0, [r3, #0]
 810ae2c:	78fb      	ldrb	r3, [r7, #3]
 810ae2e:	b29a      	uxth	r2, r3
 810ae30:	78bb      	ldrb	r3, [r7, #2]
 810ae32:	b29b      	uxth	r3, r3
 810ae34:	f04f 31ff 	mov.w	r1, #4294967295
 810ae38:	9102      	str	r1, [sp, #8]
 810ae3a:	9301      	str	r3, [sp, #4]
 810ae3c:	687b      	ldr	r3, [r7, #4]
 810ae3e:	9300      	str	r3, [sp, #0]
 810ae40:	2301      	movs	r3, #1
 810ae42:	21c0      	movs	r1, #192	@ 0xc0
 810ae44:	f7f7 ff1a 	bl	8102c7c <HAL_I2C_Mem_Read>
 810ae48:	4603      	mov	r3, r0
 810ae4a:	73fb      	strb	r3, [r7, #15]
	return status;
 810ae4c:	7bfb      	ldrb	r3, [r7, #15]
}
 810ae4e:	4618      	mov	r0, r3
 810ae50:	3710      	adds	r7, #16
 810ae52:	46bd      	mov	sp, r7
 810ae54:	bd80      	pop	{r7, pc}
 810ae56:	bf00      	nop
 810ae58:	100007d4 	.word	0x100007d4

0810ae5c <ReadBar_MPL3115A2_v2>:

uint8_t ReadBar_MPL3115A2_v2(uint32_t *data)
{
 810ae5c:	b580      	push	{r7, lr}
 810ae5e:	b084      	sub	sp, #16
 810ae60:	af00      	add	r7, sp, #0
 810ae62:	6078      	str	r0, [r7, #4]
	uint8_t status=0;
 810ae64:	2300      	movs	r3, #0
 810ae66:	73fb      	strb	r3, [r7, #15]
	uint8_t bar[3];
	READ_REGISTER_MPL3115A2(bar,OUT_P_MSB,3);
 810ae68:	f107 030c 	add.w	r3, r7, #12
 810ae6c:	2203      	movs	r2, #3
 810ae6e:	2101      	movs	r1, #1
 810ae70:	4618      	mov	r0, r3
 810ae72:	f7ff ffd1 	bl	810ae18 <READ_REGISTER_MPL3115A2>
	*data=bar[0]<<16|bar[1]<<8|bar[2];
 810ae76:	7b3b      	ldrb	r3, [r7, #12]
 810ae78:	041a      	lsls	r2, r3, #16
 810ae7a:	7b7b      	ldrb	r3, [r7, #13]
 810ae7c:	021b      	lsls	r3, r3, #8
 810ae7e:	4313      	orrs	r3, r2
 810ae80:	7bba      	ldrb	r2, [r7, #14]
 810ae82:	4313      	orrs	r3, r2
 810ae84:	461a      	mov	r2, r3
 810ae86:	687b      	ldr	r3, [r7, #4]
 810ae88:	601a      	str	r2, [r3, #0]
	return status;
 810ae8a:	7bfb      	ldrb	r3, [r7, #15]
}
 810ae8c:	4618      	mov	r0, r3
 810ae8e:	3710      	adds	r7, #16
 810ae90:	46bd      	mov	sp, r7
 810ae92:	bd80      	pop	{r7, pc}

0810ae94 <parseBar_MPL3115A2>:

int parseBar_MPL3115A2(uint32_t data)
{
 810ae94:	b5b0      	push	{r4, r5, r7, lr}
 810ae96:	b084      	sub	sp, #16
 810ae98:	af00      	add	r7, sp, #0
 810ae9a:	6078      	str	r0, [r7, #4]
	uint32_t alt_m = data >> 6;
 810ae9c:	687b      	ldr	r3, [r7, #4]
 810ae9e:	099b      	lsrs	r3, r3, #6
 810aea0:	60fb      	str	r3, [r7, #12]
	uint32_t alt_l = data & 0x30;
 810aea2:	687b      	ldr	r3, [r7, #4]
 810aea4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 810aea8:	60bb      	str	r3, [r7, #8]
	return alt_m + alt_l / 64.0;
 810aeaa:	68f8      	ldr	r0, [r7, #12]
 810aeac:	f7f5 fbc2 	bl	8100634 <__aeabi_ui2d>
 810aeb0:	4604      	mov	r4, r0
 810aeb2:	460d      	mov	r5, r1
 810aeb4:	68b8      	ldr	r0, [r7, #8]
 810aeb6:	f7f5 fbbd 	bl	8100634 <__aeabi_ui2d>
 810aeba:	f04f 0200 	mov.w	r2, #0
 810aebe:	4b0a      	ldr	r3, [pc, #40]	@ (810aee8 <parseBar_MPL3115A2+0x54>)
 810aec0:	f7f5 fd5c 	bl	810097c <__aeabi_ddiv>
 810aec4:	4602      	mov	r2, r0
 810aec6:	460b      	mov	r3, r1
 810aec8:	4620      	mov	r0, r4
 810aeca:	4629      	mov	r1, r5
 810aecc:	f7f5 fa76 	bl	81003bc <__adddf3>
 810aed0:	4602      	mov	r2, r0
 810aed2:	460b      	mov	r3, r1
 810aed4:	4610      	mov	r0, r2
 810aed6:	4619      	mov	r1, r3
 810aed8:	f7f5 fed6 	bl	8100c88 <__aeabi_d2iz>
 810aedc:	4603      	mov	r3, r0
}
 810aede:	4618      	mov	r0, r3
 810aee0:	3710      	adds	r7, #16
 810aee2:	46bd      	mov	sp, r7
 810aee4:	bdb0      	pop	{r4, r5, r7, pc}
 810aee6:	bf00      	nop
 810aee8:	40500000 	.word	0x40500000

0810aeec <Init_Bar_MPL3115A2>:
		WRITE_REGISTER_MPL3115A2(e,2);
	}
}

void Init_Bar_MPL3115A2()
{
 810aeec:	b580      	push	{r7, lr}
 810aeee:	b088      	sub	sp, #32
 810aef0:	af00      	add	r7, sp, #0
	uint8_t who[1];
	READ_REGISTER_MPL3115A2(who,WHO_AM_I,1);
 810aef2:	f107 031c 	add.w	r3, r7, #28
 810aef6:	2201      	movs	r2, #1
 810aef8:	210c      	movs	r1, #12
 810aefa:	4618      	mov	r0, r3
 810aefc:	f7ff ff8c 	bl	810ae18 <READ_REGISTER_MPL3115A2>
	if (who[0] == 0xc4)
 810af00:	7f3b      	ldrb	r3, [r7, #28]
 810af02:	2bc4      	cmp	r3, #196	@ 0xc4
 810af04:	d133      	bne.n	810af6e <Init_Bar_MPL3115A2+0x82>
	{
		uint8_t a[2]={0x26, 0x38};
 810af06:	f643 0326 	movw	r3, #14374	@ 0x3826
 810af0a:	833b      	strh	r3, [r7, #24]
		uint8_t b[2]={0x27, 0x00};
 810af0c:	2327      	movs	r3, #39	@ 0x27
 810af0e:	82bb      	strh	r3, [r7, #20]
		uint8_t c[2]={0x28, 0x11};
 810af10:	f241 1328 	movw	r3, #4392	@ 0x1128
 810af14:	823b      	strh	r3, [r7, #16]
		uint8_t d[2]={0x29, 0x00};
 810af16:	2329      	movs	r3, #41	@ 0x29
 810af18:	81bb      	strh	r3, [r7, #12]
		uint8_t e[2]={0x2a, 0x00};
 810af1a:	232a      	movs	r3, #42	@ 0x2a
 810af1c:	813b      	strh	r3, [r7, #8]
		uint8_t f[2]={0x13, 0x07};
 810af1e:	f240 7313 	movw	r3, #1811	@ 0x713
 810af22:	80bb      	strh	r3, [r7, #4]
		WRITE_REGISTER_MPL3115A2(a,2);
 810af24:	f107 0318 	add.w	r3, r7, #24
 810af28:	2102      	movs	r1, #2
 810af2a:	4618      	mov	r0, r3
 810af2c:	f7ff ff5a 	bl	810ade4 <WRITE_REGISTER_MPL3115A2>
		WRITE_REGISTER_MPL3115A2(b,2);
 810af30:	f107 0314 	add.w	r3, r7, #20
 810af34:	2102      	movs	r1, #2
 810af36:	4618      	mov	r0, r3
 810af38:	f7ff ff54 	bl	810ade4 <WRITE_REGISTER_MPL3115A2>
		WRITE_REGISTER_MPL3115A2(c,2);
 810af3c:	f107 0310 	add.w	r3, r7, #16
 810af40:	2102      	movs	r1, #2
 810af42:	4618      	mov	r0, r3
 810af44:	f7ff ff4e 	bl	810ade4 <WRITE_REGISTER_MPL3115A2>
		WRITE_REGISTER_MPL3115A2(d,2);
 810af48:	f107 030c 	add.w	r3, r7, #12
 810af4c:	2102      	movs	r1, #2
 810af4e:	4618      	mov	r0, r3
 810af50:	f7ff ff48 	bl	810ade4 <WRITE_REGISTER_MPL3115A2>
		WRITE_REGISTER_MPL3115A2(e,2);
 810af54:	f107 0308 	add.w	r3, r7, #8
 810af58:	2102      	movs	r1, #2
 810af5a:	4618      	mov	r0, r3
 810af5c:	f7ff ff42 	bl	810ade4 <WRITE_REGISTER_MPL3115A2>
		WRITE_REGISTER_MPL3115A2(f,2);
 810af60:	1d3b      	adds	r3, r7, #4
 810af62:	2102      	movs	r1, #2
 810af64:	4618      	mov	r0, r3
 810af66:	f7ff ff3d 	bl	810ade4 <WRITE_REGISTER_MPL3115A2>
		Active_MPL3115A2();
 810af6a:	f000 f804 	bl	810af76 <Active_MPL3115A2>
	}
}
 810af6e:	bf00      	nop
 810af70:	3720      	adds	r7, #32
 810af72:	46bd      	mov	sp, r7
 810af74:	bd80      	pop	{r7, pc}

0810af76 <Active_MPL3115A2>:

void Active_MPL3115A2()
{
 810af76:	b580      	push	{r7, lr}
 810af78:	b082      	sub	sp, #8
 810af7a:	af00      	add	r7, sp, #0
	uint8_t v[1];
	READ_REGISTER_MPL3115A2(v,0x26,1);
 810af7c:	1d3b      	adds	r3, r7, #4
 810af7e:	2201      	movs	r2, #1
 810af80:	2126      	movs	r1, #38	@ 0x26
 810af82:	4618      	mov	r0, r3
 810af84:	f7ff ff48 	bl	810ae18 <READ_REGISTER_MPL3115A2>
	v[0] = v[0] | 0x01;
 810af88:	793b      	ldrb	r3, [r7, #4]
 810af8a:	f043 0301 	orr.w	r3, r3, #1
 810af8e:	b2db      	uxtb	r3, r3
 810af90:	713b      	strb	r3, [r7, #4]
	uint8_t v2[2]={0x26, v[0]};
 810af92:	2326      	movs	r3, #38	@ 0x26
 810af94:	703b      	strb	r3, [r7, #0]
 810af96:	793b      	ldrb	r3, [r7, #4]
 810af98:	707b      	strb	r3, [r7, #1]
	WRITE_REGISTER_MPL3115A2(v2,2);
 810af9a:	463b      	mov	r3, r7
 810af9c:	2102      	movs	r1, #2
 810af9e:	4618      	mov	r0, r3
 810afa0:	f7ff ff20 	bl	810ade4 <WRITE_REGISTER_MPL3115A2>
}
 810afa4:	bf00      	nop
 810afa6:	3708      	adds	r7, #8
 810afa8:	46bd      	mov	sp, r7
 810afaa:	bd80      	pop	{r7, pc}

0810afac <Read_Temp_MPL3115A2>:
	uint8_t v2[2]={0x26, v[0]};
	WRITE_REGISTER_MPL3115A2(v2,2);
}

uint16_t Read_Temp_MPL3115A2()
{
 810afac:	b580      	push	{r7, lr}
 810afae:	b082      	sub	sp, #8
 810afb0:	af00      	add	r7, sp, #0
	uint16_t t = 0;
 810afb2:	2300      	movs	r3, #0
 810afb4:	80fb      	strh	r3, [r7, #6]
	uint8_t t1[1];
	READ_REGISTER_MPL3115A2(t1,0x04,1);
 810afb6:	1d3b      	adds	r3, r7, #4
 810afb8:	2201      	movs	r2, #1
 810afba:	2104      	movs	r1, #4
 810afbc:	4618      	mov	r0, r3
 810afbe:	f7ff ff2b 	bl	810ae18 <READ_REGISTER_MPL3115A2>
	uint8_t t2[1];
	READ_REGISTER_MPL3115A2(t2,0x05,1);
 810afc2:	463b      	mov	r3, r7
 810afc4:	2201      	movs	r2, #1
 810afc6:	2105      	movs	r1, #5
 810afc8:	4618      	mov	r0, r3
 810afca:	f7ff ff25 	bl	810ae18 <READ_REGISTER_MPL3115A2>
	t = (t1[0] << 8) | t2[0];
 810afce:	793b      	ldrb	r3, [r7, #4]
 810afd0:	021b      	lsls	r3, r3, #8
 810afd2:	b21a      	sxth	r2, r3
 810afd4:	783b      	ldrb	r3, [r7, #0]
 810afd6:	b21b      	sxth	r3, r3
 810afd8:	4313      	orrs	r3, r2
 810afda:	b21b      	sxth	r3, r3
 810afdc:	80fb      	strh	r3, [r7, #6]
	return t;
 810afde:	88fb      	ldrh	r3, [r7, #6]
}
 810afe0:	4618      	mov	r0, r3
 810afe2:	3708      	adds	r7, #8
 810afe4:	46bd      	mov	sp, r7
 810afe6:	bd80      	pop	{r7, pc}

0810afe8 <parseTemp_MPL3115A2>:

double parseTemp_MPL3115A2(uint16_t temp)
{
 810afe8:	b5b0      	push	{r4, r5, r7, lr}
 810afea:	b084      	sub	sp, #16
 810afec:	af00      	add	r7, sp, #0
 810afee:	4603      	mov	r3, r0
 810aff0:	80fb      	strh	r3, [r7, #6]
	uint16_t t_m = (temp >> 8) & 0xFF;
 810aff2:	88fb      	ldrh	r3, [r7, #6]
 810aff4:	0a1b      	lsrs	r3, r3, #8
 810aff6:	81fb      	strh	r3, [r7, #14]
	uint16_t t_l = temp & 0xFF;
 810aff8:	88fb      	ldrh	r3, [r7, #6]
 810affa:	b2db      	uxtb	r3, r3
 810affc:	81bb      	strh	r3, [r7, #12]
	if (t_m > 0x7f) t_m = t_m - 256;
 810affe:	89fb      	ldrh	r3, [r7, #14]
 810b000:	2b7f      	cmp	r3, #127	@ 0x7f
 810b002:	d903      	bls.n	810b00c <parseTemp_MPL3115A2+0x24>
 810b004:	89fb      	ldrh	r3, [r7, #14]
 810b006:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 810b00a:	81fb      	strh	r3, [r7, #14]
	return t_m + t_l / 256.0;
 810b00c:	89fb      	ldrh	r3, [r7, #14]
 810b00e:	4618      	mov	r0, r3
 810b010:	f7f5 fb20 	bl	8100654 <__aeabi_i2d>
 810b014:	4604      	mov	r4, r0
 810b016:	460d      	mov	r5, r1
 810b018:	89bb      	ldrh	r3, [r7, #12]
 810b01a:	4618      	mov	r0, r3
 810b01c:	f7f5 fb1a 	bl	8100654 <__aeabi_i2d>
 810b020:	f04f 0200 	mov.w	r2, #0
 810b024:	4b09      	ldr	r3, [pc, #36]	@ (810b04c <parseTemp_MPL3115A2+0x64>)
 810b026:	f7f5 fca9 	bl	810097c <__aeabi_ddiv>
 810b02a:	4602      	mov	r2, r0
 810b02c:	460b      	mov	r3, r1
 810b02e:	4620      	mov	r0, r4
 810b030:	4629      	mov	r1, r5
 810b032:	f7f5 f9c3 	bl	81003bc <__adddf3>
 810b036:	4602      	mov	r2, r0
 810b038:	460b      	mov	r3, r1
 810b03a:	ec43 2b17 	vmov	d7, r2, r3
}
 810b03e:	eeb0 0a47 	vmov.f32	s0, s14
 810b042:	eef0 0a67 	vmov.f32	s1, s15
 810b046:	3710      	adds	r7, #16
 810b048:	46bd      	mov	sp, r7
 810b04a:	bdb0      	pop	{r4, r5, r7, pc}
 810b04c:	40700000 	.word	0x40700000

0810b050 <SHT31_Config>:
};
uint16_t MilsPerMeasure[5] = {2005, 1005, 505, 255, 105}; // table 9 page 11 in column mps, + 5ms for correctly read
//                           0.5     1    2    4   10
uint8_t MeasureTime[3] = {13,5,3}; // table 4 page 7

void SHT31_Config(uint8_t address, I2C_HandleTypeDef* hi2c) {
 810b050:	b5b0      	push	{r4, r5, r7, lr}
 810b052:	b082      	sub	sp, #8
 810b054:	af00      	add	r7, sp, #0
 810b056:	4603      	mov	r3, r0
 810b058:	6039      	str	r1, [r7, #0]
 810b05a:	71fb      	strb	r3, [r7, #7]
	sht31.address = address;
 810b05c:	4a0c      	ldr	r2, [pc, #48]	@ (810b090 <SHT31_Config+0x40>)
 810b05e:	79fb      	ldrb	r3, [r7, #7]
 810b060:	7013      	strb	r3, [r2, #0]
	sht31.hi2c = hi2c;
 810b062:	4a0b      	ldr	r2, [pc, #44]	@ (810b090 <SHT31_Config+0x40>)
 810b064:	683b      	ldr	r3, [r7, #0]
 810b066:	6053      	str	r3, [r2, #4]

	sht31.mode = SHT31_SingleShot;
 810b068:	4b09      	ldr	r3, [pc, #36]	@ (810b090 <SHT31_Config+0x40>)
 810b06a:	2200      	movs	r2, #0
 810b06c:	721a      	strb	r2, [r3, #8]
	sht31.isCurrentlyPeriodic = 0;
 810b06e:	4b08      	ldr	r3, [pc, #32]	@ (810b090 <SHT31_Config+0x40>)
 810b070:	2200      	movs	r2, #0
 810b072:	60da      	str	r2, [r3, #12]

	sht31.lastMeasureTime = HAL_GetTick();
 810b074:	f7f7 f848 	bl	8102108 <HAL_GetTick>
 810b078:	4603      	mov	r3, r0
 810b07a:	2200      	movs	r2, #0
 810b07c:	461c      	mov	r4, r3
 810b07e:	4615      	mov	r5, r2
 810b080:	4b03      	ldr	r3, [pc, #12]	@ (810b090 <SHT31_Config+0x40>)
 810b082:	e9c3 4504 	strd	r4, r5, [r3, #16]
}
 810b086:	bf00      	nop
 810b088:	3708      	adds	r7, #8
 810b08a:	46bd      	mov	sp, r7
 810b08c:	bdb0      	pop	{r4, r5, r7, pc}
 810b08e:	bf00      	nop
 810b090:	100007d8 	.word	0x100007d8

0810b094 <SHT31_SendCommand>:

SHT31_Status SHT31_SendCommand(uint16_t command) {
 810b094:	b580      	push	{r7, lr}
 810b096:	b086      	sub	sp, #24
 810b098:	af02      	add	r7, sp, #8
 810b09a:	4603      	mov	r3, r0
 810b09c:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2] = {command >> 8, command & (0xFF)};
 810b09e:	88fb      	ldrh	r3, [r7, #6]
 810b0a0:	0a1b      	lsrs	r3, r3, #8
 810b0a2:	b29b      	uxth	r3, r3
 810b0a4:	b2db      	uxtb	r3, r3
 810b0a6:	733b      	strb	r3, [r7, #12]
 810b0a8:	88fb      	ldrh	r3, [r7, #6]
 810b0aa:	b2db      	uxtb	r3, r3
 810b0ac:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(sht31.hi2c, sht31.address<<1, buffer, 2, HAL_MAX_DELAY);
 810b0ae:	4b0d      	ldr	r3, [pc, #52]	@ (810b0e4 <SHT31_SendCommand+0x50>)
 810b0b0:	6858      	ldr	r0, [r3, #4]
 810b0b2:	4b0c      	ldr	r3, [pc, #48]	@ (810b0e4 <SHT31_SendCommand+0x50>)
 810b0b4:	781b      	ldrb	r3, [r3, #0]
 810b0b6:	005b      	lsls	r3, r3, #1
 810b0b8:	b299      	uxth	r1, r3
 810b0ba:	f107 020c 	add.w	r2, r7, #12
 810b0be:	f04f 33ff 	mov.w	r3, #4294967295
 810b0c2:	9300      	str	r3, [sp, #0]
 810b0c4:	2302      	movs	r3, #2
 810b0c6:	f7f7 fbcb 	bl	8102860 <HAL_I2C_Master_Transmit>
 810b0ca:	4603      	mov	r3, r0
 810b0cc:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK) {
 810b0ce:	7bfb      	ldrb	r3, [r7, #15]
 810b0d0:	2b00      	cmp	r3, #0
 810b0d2:	d101      	bne.n	810b0d8 <SHT31_SendCommand+0x44>
		return SHT31_OK;
 810b0d4:	2300      	movs	r3, #0
 810b0d6:	e000      	b.n	810b0da <SHT31_SendCommand+0x46>
	}
	return SHT31_Transmit_Error;
 810b0d8:	2304      	movs	r3, #4
}
 810b0da:	4618      	mov	r0, r3
 810b0dc:	3710      	adds	r7, #16
 810b0de:	46bd      	mov	sp, r7
 810b0e0:	bd80      	pop	{r7, pc}
 810b0e2:	bf00      	nop
 810b0e4:	100007d8 	.word	0x100007d8

0810b0e8 <SHT31_GetBytes>:

SHT31_Status SHT31_GetBytes(uint8_t* buffer, int num) {
 810b0e8:	b580      	push	{r7, lr}
 810b0ea:	b086      	sub	sp, #24
 810b0ec:	af02      	add	r7, sp, #8
 810b0ee:	6078      	str	r0, [r7, #4]
 810b0f0:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(sht31.hi2c, sht31.address<<1, buffer, num, HAL_MAX_DELAY);
 810b0f2:	4b0d      	ldr	r3, [pc, #52]	@ (810b128 <SHT31_GetBytes+0x40>)
 810b0f4:	6858      	ldr	r0, [r3, #4]
 810b0f6:	4b0c      	ldr	r3, [pc, #48]	@ (810b128 <SHT31_GetBytes+0x40>)
 810b0f8:	781b      	ldrb	r3, [r3, #0]
 810b0fa:	005b      	lsls	r3, r3, #1
 810b0fc:	b299      	uxth	r1, r3
 810b0fe:	683b      	ldr	r3, [r7, #0]
 810b100:	b29b      	uxth	r3, r3
 810b102:	f04f 32ff 	mov.w	r2, #4294967295
 810b106:	9200      	str	r2, [sp, #0]
 810b108:	687a      	ldr	r2, [r7, #4]
 810b10a:	f7f7 fcc1 	bl	8102a90 <HAL_I2C_Master_Receive>
 810b10e:	4603      	mov	r3, r0
 810b110:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK) {
 810b112:	7bfb      	ldrb	r3, [r7, #15]
 810b114:	2b00      	cmp	r3, #0
 810b116:	d101      	bne.n	810b11c <SHT31_GetBytes+0x34>
		return SHT31_OK;
 810b118:	2300      	movs	r3, #0
 810b11a:	e000      	b.n	810b11e <SHT31_GetBytes+0x36>
	}
	return SHT31_Transmit_Error;
 810b11c:	2304      	movs	r3, #4
}
 810b11e:	4618      	mov	r0, r3
 810b120:	3710      	adds	r7, #16
 810b122:	46bd      	mov	sp, r7
 810b124:	bd80      	pop	{r7, pc}
 810b126:	bf00      	nop
 810b128:	100007d8 	.word	0x100007d8

0810b12c <SHT31_GetData>:

SHT31_Status SHT31_GetData(Mode mode, Repeatability rep, ClockStretch stretch,MPS mps) {
 810b12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b130:	b089      	sub	sp, #36	@ 0x24
 810b132:	af00      	add	r7, sp, #0
 810b134:	4606      	mov	r6, r0
 810b136:	4608      	mov	r0, r1
 810b138:	4611      	mov	r1, r2
 810b13a:	461a      	mov	r2, r3
 810b13c:	4633      	mov	r3, r6
 810b13e:	73fb      	strb	r3, [r7, #15]
 810b140:	4603      	mov	r3, r0
 810b142:	73bb      	strb	r3, [r7, #14]
 810b144:	460b      	mov	r3, r1
 810b146:	737b      	strb	r3, [r7, #13]
 810b148:	4613      	mov	r3, r2
 810b14a:	733b      	strb	r3, [r7, #12]
	uint16_t command = SHT31_GetCommand(mode, rep, stretch, mps);
 810b14c:	7b3b      	ldrb	r3, [r7, #12]
 810b14e:	7b7a      	ldrb	r2, [r7, #13]
 810b150:	7bb9      	ldrb	r1, [r7, #14]
 810b152:	7bf8      	ldrb	r0, [r7, #15]
 810b154:	f000 f896 	bl	810b284 <SHT31_GetCommand>
 810b158:	4603      	mov	r3, r0
 810b15a:	83bb      	strh	r3, [r7, #28]

	SHT31_Status ret;

	if(sht31.mode == SHT31_SingleShot) {
 810b15c:	4b46      	ldr	r3, [pc, #280]	@ (810b278 <SHT31_GetData+0x14c>)
 810b15e:	7a1b      	ldrb	r3, [r3, #8]
 810b160:	2b00      	cmp	r3, #0
 810b162:	d10a      	bne.n	810b17a <SHT31_GetData+0x4e>

		ret = SHT31_SendCommand(command);
 810b164:	8bbb      	ldrh	r3, [r7, #28]
 810b166:	4618      	mov	r0, r3
 810b168:	f7ff ff94 	bl	810b094 <SHT31_SendCommand>
 810b16c:	4603      	mov	r3, r0
 810b16e:	77fb      	strb	r3, [r7, #31]
		if(ret != SHT31_OK) {
 810b170:	7ffb      	ldrb	r3, [r7, #31]
 810b172:	2b00      	cmp	r3, #0
 810b174:	d03e      	beq.n	810b1f4 <SHT31_GetData+0xc8>
			return SHT31_Transmit_Error;
 810b176:	2304      	movs	r3, #4
 810b178:	e078      	b.n	810b26c <SHT31_GetData+0x140>
		}

	}
	else if(sht31.mode == SHT31_Periodic){
 810b17a:	4b3f      	ldr	r3, [pc, #252]	@ (810b278 <SHT31_GetData+0x14c>)
 810b17c:	7a1b      	ldrb	r3, [r3, #8]
 810b17e:	2b01      	cmp	r3, #1
 810b180:	d138      	bne.n	810b1f4 <SHT31_GetData+0xc8>
		if(HAL_GetTick() - sht31.lastMeasureTime > MilsPerMeasure[mps]) { // must wait for enough time before read in Periodic mode
 810b182:	f7f6 ffc1 	bl	8102108 <HAL_GetTick>
 810b186:	4603      	mov	r3, r0
 810b188:	2200      	movs	r2, #0
 810b18a:	469a      	mov	sl, r3
 810b18c:	4693      	mov	fp, r2
 810b18e:	4b3a      	ldr	r3, [pc, #232]	@ (810b278 <SHT31_GetData+0x14c>)
 810b190:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 810b194:	ebba 0402 	subs.w	r4, sl, r2
 810b198:	eb6b 0503 	sbc.w	r5, fp, r3
 810b19c:	7b3b      	ldrb	r3, [r7, #12]
 810b19e:	4a37      	ldr	r2, [pc, #220]	@ (810b27c <SHT31_GetData+0x150>)
 810b1a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810b1a4:	b29b      	uxth	r3, r3
 810b1a6:	2200      	movs	r2, #0
 810b1a8:	4698      	mov	r8, r3
 810b1aa:	4691      	mov	r9, r2
 810b1ac:	45a0      	cmp	r8, r4
 810b1ae:	eb79 0305 	sbcs.w	r3, r9, r5
 810b1b2:	da1d      	bge.n	810b1f0 <SHT31_GetData+0xc4>
			sht31.lastMeasureTime = HAL_GetTick();
 810b1b4:	f7f6 ffa8 	bl	8102108 <HAL_GetTick>
 810b1b8:	4603      	mov	r3, r0
 810b1ba:	2200      	movs	r2, #0
 810b1bc:	603b      	str	r3, [r7, #0]
 810b1be:	607a      	str	r2, [r7, #4]
 810b1c0:	4b2d      	ldr	r3, [pc, #180]	@ (810b278 <SHT31_GetData+0x14c>)
 810b1c2:	e9d7 1200 	ldrd	r1, r2, [r7]
 810b1c6:	e9c3 1204 	strd	r1, r2, [r3, #16]

			if(sht31.isCurrentlyPeriodic == 0) { // Just the first period in Periodic mode need to send command
 810b1ca:	4b2b      	ldr	r3, [pc, #172]	@ (810b278 <SHT31_GetData+0x14c>)
 810b1cc:	68db      	ldr	r3, [r3, #12]
 810b1ce:	2b00      	cmp	r3, #0
 810b1d0:	d110      	bne.n	810b1f4 <SHT31_GetData+0xc8>

				ret = SHT31_SendCommand(command);
 810b1d2:	8bbb      	ldrh	r3, [r7, #28]
 810b1d4:	4618      	mov	r0, r3
 810b1d6:	f7ff ff5d 	bl	810b094 <SHT31_SendCommand>
 810b1da:	4603      	mov	r3, r0
 810b1dc:	77fb      	strb	r3, [r7, #31]
				if(ret != SHT31_OK) {
 810b1de:	7ffb      	ldrb	r3, [r7, #31]
 810b1e0:	2b00      	cmp	r3, #0
 810b1e2:	d001      	beq.n	810b1e8 <SHT31_GetData+0xbc>
					return SHT31_Transmit_Error;
 810b1e4:	2304      	movs	r3, #4
 810b1e6:	e041      	b.n	810b26c <SHT31_GetData+0x140>
				}

				sht31.isCurrentlyPeriodic = 1;
 810b1e8:	4b23      	ldr	r3, [pc, #140]	@ (810b278 <SHT31_GetData+0x14c>)
 810b1ea:	2201      	movs	r2, #1
 810b1ec:	60da      	str	r2, [r3, #12]
 810b1ee:	e001      	b.n	810b1f4 <SHT31_GetData+0xc8>
			}
		}
		else {
			return SHT31_Not_Ready;
 810b1f0:	2303      	movs	r3, #3
 810b1f2:	e03b      	b.n	810b26c <SHT31_GetData+0x140>
		}
	}

	HAL_Delay(MeasureTime[rep]); // measure duration in table 4 page 7
 810b1f4:	7bbb      	ldrb	r3, [r7, #14]
 810b1f6:	4a22      	ldr	r2, [pc, #136]	@ (810b280 <SHT31_GetData+0x154>)
 810b1f8:	5cd3      	ldrb	r3, [r2, r3]
 810b1fa:	4618      	mov	r0, r3
 810b1fc:	f7f6 ff90 	bl	8102120 <HAL_Delay>
	uint8_t buffer[6];
	SHT31_GetBytes(buffer, 6);
 810b200:	f107 0314 	add.w	r3, r7, #20
 810b204:	2106      	movs	r1, #6
 810b206:	4618      	mov	r0, r3
 810b208:	f7ff ff6e 	bl	810b0e8 <SHT31_GetBytes>



	if(buffer[2] != SHT31_CRC_8(&buffer[0], 2)) {
 810b20c:	7dbc      	ldrb	r4, [r7, #22]
 810b20e:	f107 0314 	add.w	r3, r7, #20
 810b212:	2102      	movs	r1, #2
 810b214:	4618      	mov	r0, r3
 810b216:	f000 f871 	bl	810b2fc <SHT31_CRC_8>
 810b21a:	4603      	mov	r3, r0
 810b21c:	429c      	cmp	r4, r3
 810b21e:	d002      	beq.n	810b226 <SHT31_GetData+0xfa>
		ret =  SHT31_Data_Error;
 810b220:	2301      	movs	r3, #1
 810b222:	77fb      	strb	r3, [r7, #31]
 810b224:	e009      	b.n	810b23a <SHT31_GetData+0x10e>
	}
	else {
		sht31.temperature_raw = (buffer[0] << 8) + buffer[1];
 810b226:	7d3b      	ldrb	r3, [r7, #20]
 810b228:	021b      	lsls	r3, r3, #8
 810b22a:	b29b      	uxth	r3, r3
 810b22c:	7d7a      	ldrb	r2, [r7, #21]
 810b22e:	4413      	add	r3, r2
 810b230:	b29a      	uxth	r2, r3
 810b232:	4b11      	ldr	r3, [pc, #68]	@ (810b278 <SHT31_GetData+0x14c>)
 810b234:	831a      	strh	r2, [r3, #24]
		ret = SHT31_OK;
 810b236:	2300      	movs	r3, #0
 810b238:	77fb      	strb	r3, [r7, #31]
	}

	if(buffer[5] != SHT31_CRC_8(&buffer[3], 2)) {
 810b23a:	7e7c      	ldrb	r4, [r7, #25]
 810b23c:	f107 0314 	add.w	r3, r7, #20
 810b240:	3303      	adds	r3, #3
 810b242:	2102      	movs	r1, #2
 810b244:	4618      	mov	r0, r3
 810b246:	f000 f859 	bl	810b2fc <SHT31_CRC_8>
 810b24a:	4603      	mov	r3, r0
 810b24c:	429c      	cmp	r4, r3
 810b24e:	d002      	beq.n	810b256 <SHT31_GetData+0x12a>
		ret =  SHT31_Data_Error;
 810b250:	2301      	movs	r3, #1
 810b252:	77fb      	strb	r3, [r7, #31]
 810b254:	e009      	b.n	810b26a <SHT31_GetData+0x13e>
	}
	else {
		sht31.humidity_raw = (buffer[3] << 8) + buffer[4];
 810b256:	7dfb      	ldrb	r3, [r7, #23]
 810b258:	021b      	lsls	r3, r3, #8
 810b25a:	b29b      	uxth	r3, r3
 810b25c:	7e3a      	ldrb	r2, [r7, #24]
 810b25e:	4413      	add	r3, r2
 810b260:	b29a      	uxth	r2, r3
 810b262:	4b05      	ldr	r3, [pc, #20]	@ (810b278 <SHT31_GetData+0x14c>)
 810b264:	835a      	strh	r2, [r3, #26]
		ret = SHT31_OK;
 810b266:	2300      	movs	r3, #0
 810b268:	77fb      	strb	r3, [r7, #31]
	}
	return ret;
 810b26a:	7ffb      	ldrb	r3, [r7, #31]



}
 810b26c:	4618      	mov	r0, r3
 810b26e:	3724      	adds	r7, #36	@ 0x24
 810b270:	46bd      	mov	sp, r7
 810b272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b276:	bf00      	nop
 810b278:	100007d8 	.word	0x100007d8
 810b27c:	10000068 	.word	0x10000068
 810b280:	10000074 	.word	0x10000074

0810b284 <SHT31_GetCommand>:

uint16_t SHT31_GetCommand(Mode mode, Repeatability rep, ClockStretch stretch,MPS mps) {
 810b284:	b490      	push	{r4, r7}
 810b286:	b082      	sub	sp, #8
 810b288:	af00      	add	r7, sp, #0
 810b28a:	4604      	mov	r4, r0
 810b28c:	4608      	mov	r0, r1
 810b28e:	4611      	mov	r1, r2
 810b290:	461a      	mov	r2, r3
 810b292:	4623      	mov	r3, r4
 810b294:	71fb      	strb	r3, [r7, #7]
 810b296:	4603      	mov	r3, r0
 810b298:	71bb      	strb	r3, [r7, #6]
 810b29a:	460b      	mov	r3, r1
 810b29c:	717b      	strb	r3, [r7, #5]
 810b29e:	4613      	mov	r3, r2
 810b2a0:	713b      	strb	r3, [r7, #4]
	if(mode == SHT31_SingleShot) {
 810b2a2:	79fb      	ldrb	r3, [r7, #7]
 810b2a4:	2b00      	cmp	r3, #0
 810b2a6:	d10c      	bne.n	810b2c2 <SHT31_GetCommand+0x3e>
		sht31.mode = SHT31_SingleShot;
 810b2a8:	4b11      	ldr	r3, [pc, #68]	@ (810b2f0 <SHT31_GetCommand+0x6c>)
 810b2aa:	2200      	movs	r2, #0
 810b2ac:	721a      	strb	r2, [r3, #8]
		return MeasureSingleShotCMD[stretch][rep];
 810b2ae:	797a      	ldrb	r2, [r7, #5]
 810b2b0:	79b9      	ldrb	r1, [r7, #6]
 810b2b2:	4810      	ldr	r0, [pc, #64]	@ (810b2f4 <SHT31_GetCommand+0x70>)
 810b2b4:	4613      	mov	r3, r2
 810b2b6:	005b      	lsls	r3, r3, #1
 810b2b8:	4413      	add	r3, r2
 810b2ba:	440b      	add	r3, r1
 810b2bc:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 810b2c0:	e010      	b.n	810b2e4 <SHT31_GetCommand+0x60>
	}
	else if(mode == SHT31_Periodic) {
 810b2c2:	79fb      	ldrb	r3, [r7, #7]
 810b2c4:	2b01      	cmp	r3, #1
 810b2c6:	d10c      	bne.n	810b2e2 <SHT31_GetCommand+0x5e>
		sht31.mode = SHT31_Periodic;
 810b2c8:	4b09      	ldr	r3, [pc, #36]	@ (810b2f0 <SHT31_GetCommand+0x6c>)
 810b2ca:	2201      	movs	r2, #1
 810b2cc:	721a      	strb	r2, [r3, #8]

		return MeasurePeriodicCMD[mps][rep];
 810b2ce:	793a      	ldrb	r2, [r7, #4]
 810b2d0:	79b9      	ldrb	r1, [r7, #6]
 810b2d2:	4809      	ldr	r0, [pc, #36]	@ (810b2f8 <SHT31_GetCommand+0x74>)
 810b2d4:	4613      	mov	r3, r2
 810b2d6:	005b      	lsls	r3, r3, #1
 810b2d8:	4413      	add	r3, r2
 810b2da:	440b      	add	r3, r1
 810b2dc:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 810b2e0:	e000      	b.n	810b2e4 <SHT31_GetCommand+0x60>
	}
	return 0x0;
 810b2e2:	2300      	movs	r3, #0
}
 810b2e4:	4618      	mov	r0, r3
 810b2e6:	3708      	adds	r7, #8
 810b2e8:	46bd      	mov	sp, r7
 810b2ea:	bc90      	pop	{r4, r7}
 810b2ec:	4770      	bx	lr
 810b2ee:	bf00      	nop
 810b2f0:	100007d8 	.word	0x100007d8
 810b2f4:	1000003c 	.word	0x1000003c
 810b2f8:	10000048 	.word	0x10000048

0810b2fc <SHT31_CRC_8>:


uint8_t SHT31_CRC_8(uint8_t* data, int len) {
 810b2fc:	b480      	push	{r7}
 810b2fe:	b085      	sub	sp, #20
 810b300:	af00      	add	r7, sp, #0
 810b302:	6078      	str	r0, [r7, #4]
 810b304:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xFF;
 810b306:	23ff      	movs	r3, #255	@ 0xff
 810b308:	73fb      	strb	r3, [r7, #15]
	const uint8_t poly = 0x31;
 810b30a:	2331      	movs	r3, #49	@ 0x31
 810b30c:	733b      	strb	r3, [r7, #12]

	for(uint8_t byte = len; byte; byte--) {
 810b30e:	683b      	ldr	r3, [r7, #0]
 810b310:	73bb      	strb	r3, [r7, #14]
 810b312:	e023      	b.n	810b35c <SHT31_CRC_8+0x60>
		crc ^= *(data++);
 810b314:	687b      	ldr	r3, [r7, #4]
 810b316:	1c5a      	adds	r2, r3, #1
 810b318:	607a      	str	r2, [r7, #4]
 810b31a:	781a      	ldrb	r2, [r3, #0]
 810b31c:	7bfb      	ldrb	r3, [r7, #15]
 810b31e:	4053      	eors	r3, r2
 810b320:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 8; i; i--) {
 810b322:	2308      	movs	r3, #8
 810b324:	737b      	strb	r3, [r7, #13]
 810b326:	e013      	b.n	810b350 <SHT31_CRC_8+0x54>
			crc = (crc & 0x80)? (crc<<1)^poly : (crc<<1);
 810b328:	f997 300f 	ldrsb.w	r3, [r7, #15]
 810b32c:	2b00      	cmp	r3, #0
 810b32e:	da08      	bge.n	810b342 <SHT31_CRC_8+0x46>
 810b330:	7bfb      	ldrb	r3, [r7, #15]
 810b332:	005b      	lsls	r3, r3, #1
 810b334:	b25a      	sxtb	r2, r3
 810b336:	f997 300c 	ldrsb.w	r3, [r7, #12]
 810b33a:	4053      	eors	r3, r2
 810b33c:	b25b      	sxtb	r3, r3
 810b33e:	b2db      	uxtb	r3, r3
 810b340:	e002      	b.n	810b348 <SHT31_CRC_8+0x4c>
 810b342:	7bfb      	ldrb	r3, [r7, #15]
 810b344:	005b      	lsls	r3, r3, #1
 810b346:	b2db      	uxtb	r3, r3
 810b348:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 8; i; i--) {
 810b34a:	7b7b      	ldrb	r3, [r7, #13]
 810b34c:	3b01      	subs	r3, #1
 810b34e:	737b      	strb	r3, [r7, #13]
 810b350:	7b7b      	ldrb	r3, [r7, #13]
 810b352:	2b00      	cmp	r3, #0
 810b354:	d1e8      	bne.n	810b328 <SHT31_CRC_8+0x2c>
	for(uint8_t byte = len; byte; byte--) {
 810b356:	7bbb      	ldrb	r3, [r7, #14]
 810b358:	3b01      	subs	r3, #1
 810b35a:	73bb      	strb	r3, [r7, #14]
 810b35c:	7bbb      	ldrb	r3, [r7, #14]
 810b35e:	2b00      	cmp	r3, #0
 810b360:	d1d8      	bne.n	810b314 <SHT31_CRC_8+0x18>
		}
	}
	return crc;
 810b362:	7bfb      	ldrb	r3, [r7, #15]
}
 810b364:	4618      	mov	r0, r3
 810b366:	3714      	adds	r7, #20
 810b368:	46bd      	mov	sp, r7
 810b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b36e:	4770      	bx	lr

0810b370 <SHT31_GetHumidity>:



float SHT31_GetHumidity() {
 810b370:	b580      	push	{r7, lr}
 810b372:	af00      	add	r7, sp, #0
	return 100.0*(sht31.humidity_raw)/65535;
 810b374:	4b12      	ldr	r3, [pc, #72]	@ (810b3c0 <SHT31_GetHumidity+0x50>)
 810b376:	8b5b      	ldrh	r3, [r3, #26]
 810b378:	4618      	mov	r0, r3
 810b37a:	f7f5 f96b 	bl	8100654 <__aeabi_i2d>
 810b37e:	f04f 0200 	mov.w	r2, #0
 810b382:	4b10      	ldr	r3, [pc, #64]	@ (810b3c4 <SHT31_GetHumidity+0x54>)
 810b384:	f7f5 f9d0 	bl	8100728 <__aeabi_dmul>
 810b388:	4602      	mov	r2, r0
 810b38a:	460b      	mov	r3, r1
 810b38c:	4610      	mov	r0, r2
 810b38e:	4619      	mov	r1, r3
 810b390:	a309      	add	r3, pc, #36	@ (adr r3, 810b3b8 <SHT31_GetHumidity+0x48>)
 810b392:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b396:	f7f5 faf1 	bl	810097c <__aeabi_ddiv>
 810b39a:	4602      	mov	r2, r0
 810b39c:	460b      	mov	r3, r1
 810b39e:	4610      	mov	r0, r2
 810b3a0:	4619      	mov	r1, r3
 810b3a2:	f7f5 fc99 	bl	8100cd8 <__aeabi_d2f>
 810b3a6:	4603      	mov	r3, r0
 810b3a8:	ee07 3a90 	vmov	s15, r3
}
 810b3ac:	eeb0 0a67 	vmov.f32	s0, s15
 810b3b0:	bd80      	pop	{r7, pc}
 810b3b2:	bf00      	nop
 810b3b4:	f3af 8000 	nop.w
 810b3b8:	00000000 	.word	0x00000000
 810b3bc:	40efffe0 	.word	0x40efffe0
 810b3c0:	100007d8 	.word	0x100007d8
 810b3c4:	40590000 	.word	0x40590000

0810b3c8 <SHT31_GetTemperature>:
float SHT31_GetTemperature() {
 810b3c8:	b580      	push	{r7, lr}
 810b3ca:	af00      	add	r7, sp, #0
	return 175.0*(sht31.temperature_raw)/65535 - 45;
 810b3cc:	4b18      	ldr	r3, [pc, #96]	@ (810b430 <SHT31_GetTemperature+0x68>)
 810b3ce:	8b1b      	ldrh	r3, [r3, #24]
 810b3d0:	4618      	mov	r0, r3
 810b3d2:	f7f5 f93f 	bl	8100654 <__aeabi_i2d>
 810b3d6:	a312      	add	r3, pc, #72	@ (adr r3, 810b420 <SHT31_GetTemperature+0x58>)
 810b3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b3dc:	f7f5 f9a4 	bl	8100728 <__aeabi_dmul>
 810b3e0:	4602      	mov	r2, r0
 810b3e2:	460b      	mov	r3, r1
 810b3e4:	4610      	mov	r0, r2
 810b3e6:	4619      	mov	r1, r3
 810b3e8:	a30f      	add	r3, pc, #60	@ (adr r3, 810b428 <SHT31_GetTemperature+0x60>)
 810b3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b3ee:	f7f5 fac5 	bl	810097c <__aeabi_ddiv>
 810b3f2:	4602      	mov	r2, r0
 810b3f4:	460b      	mov	r3, r1
 810b3f6:	4610      	mov	r0, r2
 810b3f8:	4619      	mov	r1, r3
 810b3fa:	f04f 0200 	mov.w	r2, #0
 810b3fe:	4b0d      	ldr	r3, [pc, #52]	@ (810b434 <SHT31_GetTemperature+0x6c>)
 810b400:	f7f4 ffda 	bl	81003b8 <__aeabi_dsub>
 810b404:	4602      	mov	r2, r0
 810b406:	460b      	mov	r3, r1
 810b408:	4610      	mov	r0, r2
 810b40a:	4619      	mov	r1, r3
 810b40c:	f7f5 fc64 	bl	8100cd8 <__aeabi_d2f>
 810b410:	4603      	mov	r3, r0
 810b412:	ee07 3a90 	vmov	s15, r3
}
 810b416:	eeb0 0a67 	vmov.f32	s0, s15
 810b41a:	bd80      	pop	{r7, pc}
 810b41c:	f3af 8000 	nop.w
 810b420:	00000000 	.word	0x00000000
 810b424:	4065e000 	.word	0x4065e000
 810b428:	00000000 	.word	0x00000000
 810b42c:	40efffe0 	.word	0x40efffe0
 810b430:	100007d8 	.word	0x100007d8
 810b434:	40468000 	.word	0x40468000

0810b438 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 810b438:	b580      	push	{r7, lr}
 810b43a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 810b43c:	2200      	movs	r2, #0
 810b43e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 810b442:	4804      	ldr	r0, [pc, #16]	@ (810b454 <SELECT+0x1c>)
 810b444:	f7f7 f944 	bl	81026d0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 810b448:	2001      	movs	r0, #1
 810b44a:	f7f6 fe69 	bl	8102120 <HAL_Delay>
}
 810b44e:	bf00      	nop
 810b450:	bd80      	pop	{r7, pc}
 810b452:	bf00      	nop
 810b454:	58020400 	.word	0x58020400

0810b458 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 810b458:	b580      	push	{r7, lr}
 810b45a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 810b45c:	2201      	movs	r2, #1
 810b45e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 810b462:	4804      	ldr	r0, [pc, #16]	@ (810b474 <DESELECT+0x1c>)
 810b464:	f7f7 f934 	bl	81026d0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 810b468:	2001      	movs	r0, #1
 810b46a:	f7f6 fe59 	bl	8102120 <HAL_Delay>
}
 810b46e:	bf00      	nop
 810b470:	bd80      	pop	{r7, pc}
 810b472:	bf00      	nop
 810b474:	58020400 	.word	0x58020400

0810b478 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 810b478:	b580      	push	{r7, lr}
 810b47a:	b082      	sub	sp, #8
 810b47c:	af00      	add	r7, sp, #0
 810b47e:	4603      	mov	r3, r0
 810b480:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 810b482:	bf00      	nop
 810b484:	4b08      	ldr	r3, [pc, #32]	@ (810b4a8 <SPI_TxByte+0x30>)
 810b486:	681b      	ldr	r3, [r3, #0]
 810b488:	695b      	ldr	r3, [r3, #20]
 810b48a:	f003 0302 	and.w	r3, r3, #2
 810b48e:	2b02      	cmp	r3, #2
 810b490:	d1f8      	bne.n	810b484 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 810b492:	1df9      	adds	r1, r7, #7
 810b494:	2364      	movs	r3, #100	@ 0x64
 810b496:	2201      	movs	r2, #1
 810b498:	4803      	ldr	r0, [pc, #12]	@ (810b4a8 <SPI_TxByte+0x30>)
 810b49a:	f7fa fa4b 	bl	8105934 <HAL_SPI_Transmit>
}
 810b49e:	bf00      	nop
 810b4a0:	3708      	adds	r7, #8
 810b4a2:	46bd      	mov	sp, r7
 810b4a4:	bd80      	pop	{r7, pc}
 810b4a6:	bf00      	nop
 810b4a8:	10000368 	.word	0x10000368

0810b4ac <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 810b4ac:	b580      	push	{r7, lr}
 810b4ae:	b082      	sub	sp, #8
 810b4b0:	af00      	add	r7, sp, #0
 810b4b2:	6078      	str	r0, [r7, #4]
 810b4b4:	460b      	mov	r3, r1
 810b4b6:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 810b4b8:	bf00      	nop
 810b4ba:	4b08      	ldr	r3, [pc, #32]	@ (810b4dc <SPI_TxBuffer+0x30>)
 810b4bc:	681b      	ldr	r3, [r3, #0]
 810b4be:	695b      	ldr	r3, [r3, #20]
 810b4c0:	f003 0302 	and.w	r3, r3, #2
 810b4c4:	2b02      	cmp	r3, #2
 810b4c6:	d1f8      	bne.n	810b4ba <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 810b4c8:	887a      	ldrh	r2, [r7, #2]
 810b4ca:	2364      	movs	r3, #100	@ 0x64
 810b4cc:	6879      	ldr	r1, [r7, #4]
 810b4ce:	4803      	ldr	r0, [pc, #12]	@ (810b4dc <SPI_TxBuffer+0x30>)
 810b4d0:	f7fa fa30 	bl	8105934 <HAL_SPI_Transmit>
}
 810b4d4:	bf00      	nop
 810b4d6:	3708      	adds	r7, #8
 810b4d8:	46bd      	mov	sp, r7
 810b4da:	bd80      	pop	{r7, pc}
 810b4dc:	10000368 	.word	0x10000368

0810b4e0 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 810b4e0:	b580      	push	{r7, lr}
 810b4e2:	b084      	sub	sp, #16
 810b4e4:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 810b4e6:	23ff      	movs	r3, #255	@ 0xff
 810b4e8:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 810b4ea:	bf00      	nop
 810b4ec:	4b09      	ldr	r3, [pc, #36]	@ (810b514 <SPI_RxByte+0x34>)
 810b4ee:	681b      	ldr	r3, [r3, #0]
 810b4f0:	695b      	ldr	r3, [r3, #20]
 810b4f2:	f003 0302 	and.w	r3, r3, #2
 810b4f6:	2b02      	cmp	r3, #2
 810b4f8:	d1f8      	bne.n	810b4ec <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 810b4fa:	1dba      	adds	r2, r7, #6
 810b4fc:	1df9      	adds	r1, r7, #7
 810b4fe:	2364      	movs	r3, #100	@ 0x64
 810b500:	9300      	str	r3, [sp, #0]
 810b502:	2301      	movs	r3, #1
 810b504:	4803      	ldr	r0, [pc, #12]	@ (810b514 <SPI_RxByte+0x34>)
 810b506:	f7fa fc01 	bl	8105d0c <HAL_SPI_TransmitReceive>

	return data;
 810b50a:	79bb      	ldrb	r3, [r7, #6]
}
 810b50c:	4618      	mov	r0, r3
 810b50e:	3708      	adds	r7, #8
 810b510:	46bd      	mov	sp, r7
 810b512:	bd80      	pop	{r7, pc}
 810b514:	10000368 	.word	0x10000368

0810b518 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 810b518:	b580      	push	{r7, lr}
 810b51a:	b082      	sub	sp, #8
 810b51c:	af00      	add	r7, sp, #0
 810b51e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 810b520:	f7ff ffde 	bl	810b4e0 <SPI_RxByte>
 810b524:	4603      	mov	r3, r0
 810b526:	461a      	mov	r2, r3
 810b528:	687b      	ldr	r3, [r7, #4]
 810b52a:	701a      	strb	r2, [r3, #0]
}
 810b52c:	bf00      	nop
 810b52e:	3708      	adds	r7, #8
 810b530:	46bd      	mov	sp, r7
 810b532:	bd80      	pop	{r7, pc}

0810b534 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 810b534:	b580      	push	{r7, lr}
 810b536:	b082      	sub	sp, #8
 810b538:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 810b53a:	4b0a      	ldr	r3, [pc, #40]	@ (810b564 <SD_ReadyWait+0x30>)
 810b53c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 810b540:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 810b542:	f7ff ffcd 	bl	810b4e0 <SPI_RxByte>
 810b546:	4603      	mov	r3, r0
 810b548:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 810b54a:	79fb      	ldrb	r3, [r7, #7]
 810b54c:	2bff      	cmp	r3, #255	@ 0xff
 810b54e:	d003      	beq.n	810b558 <SD_ReadyWait+0x24>
 810b550:	4b04      	ldr	r3, [pc, #16]	@ (810b564 <SD_ReadyWait+0x30>)
 810b552:	881b      	ldrh	r3, [r3, #0]
 810b554:	2b00      	cmp	r3, #0
 810b556:	d1f4      	bne.n	810b542 <SD_ReadyWait+0xe>

	return res;
 810b558:	79fb      	ldrb	r3, [r7, #7]
}
 810b55a:	4618      	mov	r0, r3
 810b55c:	3708      	adds	r7, #8
 810b55e:	46bd      	mov	sp, r7
 810b560:	bd80      	pop	{r7, pc}
 810b562:	bf00      	nop
 810b564:	10000802 	.word	0x10000802

0810b568 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 810b568:	b580      	push	{r7, lr}
 810b56a:	b084      	sub	sp, #16
 810b56c:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 810b56e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 810b572:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 810b574:	f7ff ff70 	bl	810b458 <DESELECT>
	for(int i = 0; i < 10; i++)
 810b578:	2300      	movs	r3, #0
 810b57a:	60bb      	str	r3, [r7, #8]
 810b57c:	e005      	b.n	810b58a <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 810b57e:	20ff      	movs	r0, #255	@ 0xff
 810b580:	f7ff ff7a 	bl	810b478 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 810b584:	68bb      	ldr	r3, [r7, #8]
 810b586:	3301      	adds	r3, #1
 810b588:	60bb      	str	r3, [r7, #8]
 810b58a:	68bb      	ldr	r3, [r7, #8]
 810b58c:	2b09      	cmp	r3, #9
 810b58e:	ddf6      	ble.n	810b57e <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 810b590:	f7ff ff52 	bl	810b438 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 810b594:	2340      	movs	r3, #64	@ 0x40
 810b596:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 810b598:	2300      	movs	r3, #0
 810b59a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 810b59c:	2300      	movs	r3, #0
 810b59e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 810b5a0:	2300      	movs	r3, #0
 810b5a2:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 810b5a4:	2300      	movs	r3, #0
 810b5a6:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 810b5a8:	2395      	movs	r3, #149	@ 0x95
 810b5aa:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 810b5ac:	463b      	mov	r3, r7
 810b5ae:	2106      	movs	r1, #6
 810b5b0:	4618      	mov	r0, r3
 810b5b2:	f7ff ff7b 	bl	810b4ac <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 810b5b6:	e002      	b.n	810b5be <SD_PowerOn+0x56>
	{
		cnt--;
 810b5b8:	68fb      	ldr	r3, [r7, #12]
 810b5ba:	3b01      	subs	r3, #1
 810b5bc:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 810b5be:	f7ff ff8f 	bl	810b4e0 <SPI_RxByte>
 810b5c2:	4603      	mov	r3, r0
 810b5c4:	2b01      	cmp	r3, #1
 810b5c6:	d002      	beq.n	810b5ce <SD_PowerOn+0x66>
 810b5c8:	68fb      	ldr	r3, [r7, #12]
 810b5ca:	2b00      	cmp	r3, #0
 810b5cc:	d1f4      	bne.n	810b5b8 <SD_PowerOn+0x50>
	}

	DESELECT();
 810b5ce:	f7ff ff43 	bl	810b458 <DESELECT>
	SPI_TxByte(0XFF);
 810b5d2:	20ff      	movs	r0, #255	@ 0xff
 810b5d4:	f7ff ff50 	bl	810b478 <SPI_TxByte>

	PowerFlag = 1;
 810b5d8:	4b03      	ldr	r3, [pc, #12]	@ (810b5e8 <SD_PowerOn+0x80>)
 810b5da:	2201      	movs	r2, #1
 810b5dc:	701a      	strb	r2, [r3, #0]
}
 810b5de:	bf00      	nop
 810b5e0:	3710      	adds	r7, #16
 810b5e2:	46bd      	mov	sp, r7
 810b5e4:	bd80      	pop	{r7, pc}
 810b5e6:	bf00      	nop
 810b5e8:	10000805 	.word	0x10000805

0810b5ec <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 810b5ec:	b480      	push	{r7}
 810b5ee:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 810b5f0:	4b03      	ldr	r3, [pc, #12]	@ (810b600 <SD_PowerOff+0x14>)
 810b5f2:	2200      	movs	r2, #0
 810b5f4:	701a      	strb	r2, [r3, #0]
}
 810b5f6:	bf00      	nop
 810b5f8:	46bd      	mov	sp, r7
 810b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b5fe:	4770      	bx	lr
 810b600:	10000805 	.word	0x10000805

0810b604 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 810b604:	b480      	push	{r7}
 810b606:	af00      	add	r7, sp, #0
	return PowerFlag;
 810b608:	4b03      	ldr	r3, [pc, #12]	@ (810b618 <SD_CheckPower+0x14>)
 810b60a:	781b      	ldrb	r3, [r3, #0]
}
 810b60c:	4618      	mov	r0, r3
 810b60e:	46bd      	mov	sp, r7
 810b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b614:	4770      	bx	lr
 810b616:	bf00      	nop
 810b618:	10000805 	.word	0x10000805

0810b61c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 810b61c:	b580      	push	{r7, lr}
 810b61e:	b084      	sub	sp, #16
 810b620:	af00      	add	r7, sp, #0
 810b622:	6078      	str	r0, [r7, #4]
 810b624:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 810b626:	4b13      	ldr	r3, [pc, #76]	@ (810b674 <SD_RxDataBlock+0x58>)
 810b628:	22c8      	movs	r2, #200	@ 0xc8
 810b62a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 810b62c:	f7ff ff58 	bl	810b4e0 <SPI_RxByte>
 810b630:	4603      	mov	r3, r0
 810b632:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 810b634:	7bfb      	ldrb	r3, [r7, #15]
 810b636:	2bff      	cmp	r3, #255	@ 0xff
 810b638:	d103      	bne.n	810b642 <SD_RxDataBlock+0x26>
 810b63a:	4b0e      	ldr	r3, [pc, #56]	@ (810b674 <SD_RxDataBlock+0x58>)
 810b63c:	881b      	ldrh	r3, [r3, #0]
 810b63e:	2b00      	cmp	r3, #0
 810b640:	d1f4      	bne.n	810b62c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 810b642:	7bfb      	ldrb	r3, [r7, #15]
 810b644:	2bfe      	cmp	r3, #254	@ 0xfe
 810b646:	d001      	beq.n	810b64c <SD_RxDataBlock+0x30>
 810b648:	2300      	movs	r3, #0
 810b64a:	e00f      	b.n	810b66c <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 810b64c:	687b      	ldr	r3, [r7, #4]
 810b64e:	1c5a      	adds	r2, r3, #1
 810b650:	607a      	str	r2, [r7, #4]
 810b652:	4618      	mov	r0, r3
 810b654:	f7ff ff60 	bl	810b518 <SPI_RxBytePtr>
	} while(len--);
 810b658:	683b      	ldr	r3, [r7, #0]
 810b65a:	1e5a      	subs	r2, r3, #1
 810b65c:	603a      	str	r2, [r7, #0]
 810b65e:	2b00      	cmp	r3, #0
 810b660:	d1f4      	bne.n	810b64c <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 810b662:	f7ff ff3d 	bl	810b4e0 <SPI_RxByte>
	SPI_RxByte();
 810b666:	f7ff ff3b 	bl	810b4e0 <SPI_RxByte>

	return TRUE;
 810b66a:	2301      	movs	r3, #1
}
 810b66c:	4618      	mov	r0, r3
 810b66e:	3710      	adds	r7, #16
 810b670:	46bd      	mov	sp, r7
 810b672:	bd80      	pop	{r7, pc}
 810b674:	10000800 	.word	0x10000800

0810b678 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 810b678:	b580      	push	{r7, lr}
 810b67a:	b084      	sub	sp, #16
 810b67c:	af00      	add	r7, sp, #0
 810b67e:	6078      	str	r0, [r7, #4]
 810b680:	460b      	mov	r3, r1
 810b682:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 810b684:	2300      	movs	r3, #0
 810b686:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 810b688:	f7ff ff54 	bl	810b534 <SD_ReadyWait>
 810b68c:	4603      	mov	r3, r0
 810b68e:	2bff      	cmp	r3, #255	@ 0xff
 810b690:	d001      	beq.n	810b696 <SD_TxDataBlock+0x1e>
 810b692:	2300      	movs	r3, #0
 810b694:	e02f      	b.n	810b6f6 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 810b696:	78fb      	ldrb	r3, [r7, #3]
 810b698:	4618      	mov	r0, r3
 810b69a:	f7ff feed 	bl	810b478 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 810b69e:	78fb      	ldrb	r3, [r7, #3]
 810b6a0:	2bfd      	cmp	r3, #253	@ 0xfd
 810b6a2:	d020      	beq.n	810b6e6 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 810b6a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 810b6a8:	6878      	ldr	r0, [r7, #4]
 810b6aa:	f7ff feff 	bl	810b4ac <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 810b6ae:	f7ff ff17 	bl	810b4e0 <SPI_RxByte>
		SPI_RxByte();
 810b6b2:	f7ff ff15 	bl	810b4e0 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 810b6b6:	e00b      	b.n	810b6d0 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 810b6b8:	f7ff ff12 	bl	810b4e0 <SPI_RxByte>
 810b6bc:	4603      	mov	r3, r0
 810b6be:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 810b6c0:	7bfb      	ldrb	r3, [r7, #15]
 810b6c2:	f003 031f 	and.w	r3, r3, #31
 810b6c6:	2b05      	cmp	r3, #5
 810b6c8:	d006      	beq.n	810b6d8 <SD_TxDataBlock+0x60>
			i++;
 810b6ca:	7bbb      	ldrb	r3, [r7, #14]
 810b6cc:	3301      	adds	r3, #1
 810b6ce:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 810b6d0:	7bbb      	ldrb	r3, [r7, #14]
 810b6d2:	2b40      	cmp	r3, #64	@ 0x40
 810b6d4:	d9f0      	bls.n	810b6b8 <SD_TxDataBlock+0x40>
 810b6d6:	e000      	b.n	810b6da <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 810b6d8:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 810b6da:	bf00      	nop
 810b6dc:	f7ff ff00 	bl	810b4e0 <SPI_RxByte>
 810b6e0:	4603      	mov	r3, r0
 810b6e2:	2b00      	cmp	r3, #0
 810b6e4:	d0fa      	beq.n	810b6dc <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 810b6e6:	7bfb      	ldrb	r3, [r7, #15]
 810b6e8:	f003 031f 	and.w	r3, r3, #31
 810b6ec:	2b05      	cmp	r3, #5
 810b6ee:	d101      	bne.n	810b6f4 <SD_TxDataBlock+0x7c>
 810b6f0:	2301      	movs	r3, #1
 810b6f2:	e000      	b.n	810b6f6 <SD_TxDataBlock+0x7e>

	return FALSE;
 810b6f4:	2300      	movs	r3, #0
}
 810b6f6:	4618      	mov	r0, r3
 810b6f8:	3710      	adds	r7, #16
 810b6fa:	46bd      	mov	sp, r7
 810b6fc:	bd80      	pop	{r7, pc}

0810b6fe <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 810b6fe:	b580      	push	{r7, lr}
 810b700:	b084      	sub	sp, #16
 810b702:	af00      	add	r7, sp, #0
 810b704:	4603      	mov	r3, r0
 810b706:	6039      	str	r1, [r7, #0]
 810b708:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 810b70a:	f7ff ff13 	bl	810b534 <SD_ReadyWait>
 810b70e:	4603      	mov	r3, r0
 810b710:	2bff      	cmp	r3, #255	@ 0xff
 810b712:	d001      	beq.n	810b718 <SD_SendCmd+0x1a>
 810b714:	23ff      	movs	r3, #255	@ 0xff
 810b716:	e042      	b.n	810b79e <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 810b718:	79fb      	ldrb	r3, [r7, #7]
 810b71a:	4618      	mov	r0, r3
 810b71c:	f7ff feac 	bl	810b478 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 810b720:	683b      	ldr	r3, [r7, #0]
 810b722:	0e1b      	lsrs	r3, r3, #24
 810b724:	b2db      	uxtb	r3, r3
 810b726:	4618      	mov	r0, r3
 810b728:	f7ff fea6 	bl	810b478 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 810b72c:	683b      	ldr	r3, [r7, #0]
 810b72e:	0c1b      	lsrs	r3, r3, #16
 810b730:	b2db      	uxtb	r3, r3
 810b732:	4618      	mov	r0, r3
 810b734:	f7ff fea0 	bl	810b478 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 810b738:	683b      	ldr	r3, [r7, #0]
 810b73a:	0a1b      	lsrs	r3, r3, #8
 810b73c:	b2db      	uxtb	r3, r3
 810b73e:	4618      	mov	r0, r3
 810b740:	f7ff fe9a 	bl	810b478 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 810b744:	683b      	ldr	r3, [r7, #0]
 810b746:	b2db      	uxtb	r3, r3
 810b748:	4618      	mov	r0, r3
 810b74a:	f7ff fe95 	bl	810b478 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 810b74e:	79fb      	ldrb	r3, [r7, #7]
 810b750:	2b40      	cmp	r3, #64	@ 0x40
 810b752:	d102      	bne.n	810b75a <SD_SendCmd+0x5c>
 810b754:	2395      	movs	r3, #149	@ 0x95
 810b756:	73fb      	strb	r3, [r7, #15]
 810b758:	e007      	b.n	810b76a <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 810b75a:	79fb      	ldrb	r3, [r7, #7]
 810b75c:	2b48      	cmp	r3, #72	@ 0x48
 810b75e:	d102      	bne.n	810b766 <SD_SendCmd+0x68>
 810b760:	2387      	movs	r3, #135	@ 0x87
 810b762:	73fb      	strb	r3, [r7, #15]
 810b764:	e001      	b.n	810b76a <SD_SendCmd+0x6c>
	else crc = 1;
 810b766:	2301      	movs	r3, #1
 810b768:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 810b76a:	7bfb      	ldrb	r3, [r7, #15]
 810b76c:	4618      	mov	r0, r3
 810b76e:	f7ff fe83 	bl	810b478 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 810b772:	79fb      	ldrb	r3, [r7, #7]
 810b774:	2b4c      	cmp	r3, #76	@ 0x4c
 810b776:	d101      	bne.n	810b77c <SD_SendCmd+0x7e>
 810b778:	f7ff feb2 	bl	810b4e0 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 810b77c:	230a      	movs	r3, #10
 810b77e:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 810b780:	f7ff feae 	bl	810b4e0 <SPI_RxByte>
 810b784:	4603      	mov	r3, r0
 810b786:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 810b788:	f997 300d 	ldrsb.w	r3, [r7, #13]
 810b78c:	2b00      	cmp	r3, #0
 810b78e:	da05      	bge.n	810b79c <SD_SendCmd+0x9e>
 810b790:	7bbb      	ldrb	r3, [r7, #14]
 810b792:	3b01      	subs	r3, #1
 810b794:	73bb      	strb	r3, [r7, #14]
 810b796:	7bbb      	ldrb	r3, [r7, #14]
 810b798:	2b00      	cmp	r3, #0
 810b79a:	d1f1      	bne.n	810b780 <SD_SendCmd+0x82>

	return res;
 810b79c:	7b7b      	ldrb	r3, [r7, #13]
}
 810b79e:	4618      	mov	r0, r3
 810b7a0:	3710      	adds	r7, #16
 810b7a2:	46bd      	mov	sp, r7
 810b7a4:	bd80      	pop	{r7, pc}
	...

0810b7a8 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 810b7a8:	b590      	push	{r4, r7, lr}
 810b7aa:	b085      	sub	sp, #20
 810b7ac:	af00      	add	r7, sp, #0
 810b7ae:	4603      	mov	r3, r0
 810b7b0:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 810b7b2:	79fb      	ldrb	r3, [r7, #7]
 810b7b4:	2b00      	cmp	r3, #0
 810b7b6:	d001      	beq.n	810b7bc <SD_disk_initialize+0x14>
 810b7b8:	2301      	movs	r3, #1
 810b7ba:	e0d1      	b.n	810b960 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 810b7bc:	4b6a      	ldr	r3, [pc, #424]	@ (810b968 <SD_disk_initialize+0x1c0>)
 810b7be:	781b      	ldrb	r3, [r3, #0]
 810b7c0:	b2db      	uxtb	r3, r3
 810b7c2:	f003 0302 	and.w	r3, r3, #2
 810b7c6:	2b00      	cmp	r3, #0
 810b7c8:	d003      	beq.n	810b7d2 <SD_disk_initialize+0x2a>
 810b7ca:	4b67      	ldr	r3, [pc, #412]	@ (810b968 <SD_disk_initialize+0x1c0>)
 810b7cc:	781b      	ldrb	r3, [r3, #0]
 810b7ce:	b2db      	uxtb	r3, r3
 810b7d0:	e0c6      	b.n	810b960 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 810b7d2:	f7ff fec9 	bl	810b568 <SD_PowerOn>

	/* slave select */
	SELECT();
 810b7d6:	f7ff fe2f 	bl	810b438 <SELECT>

	/* check disk type */
	type = 0;
 810b7da:	2300      	movs	r3, #0
 810b7dc:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 810b7de:	2100      	movs	r1, #0
 810b7e0:	2040      	movs	r0, #64	@ 0x40
 810b7e2:	f7ff ff8c 	bl	810b6fe <SD_SendCmd>
 810b7e6:	4603      	mov	r3, r0
 810b7e8:	2b01      	cmp	r3, #1
 810b7ea:	f040 80a1 	bne.w	810b930 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 810b7ee:	4b5f      	ldr	r3, [pc, #380]	@ (810b96c <SD_disk_initialize+0x1c4>)
 810b7f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 810b7f4:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 810b7f6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 810b7fa:	2048      	movs	r0, #72	@ 0x48
 810b7fc:	f7ff ff7f 	bl	810b6fe <SD_SendCmd>
 810b800:	4603      	mov	r3, r0
 810b802:	2b01      	cmp	r3, #1
 810b804:	d155      	bne.n	810b8b2 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 810b806:	2300      	movs	r3, #0
 810b808:	73fb      	strb	r3, [r7, #15]
 810b80a:	e00c      	b.n	810b826 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 810b80c:	7bfc      	ldrb	r4, [r7, #15]
 810b80e:	f7ff fe67 	bl	810b4e0 <SPI_RxByte>
 810b812:	4603      	mov	r3, r0
 810b814:	461a      	mov	r2, r3
 810b816:	f104 0310 	add.w	r3, r4, #16
 810b81a:	443b      	add	r3, r7
 810b81c:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 810b820:	7bfb      	ldrb	r3, [r7, #15]
 810b822:	3301      	adds	r3, #1
 810b824:	73fb      	strb	r3, [r7, #15]
 810b826:	7bfb      	ldrb	r3, [r7, #15]
 810b828:	2b03      	cmp	r3, #3
 810b82a:	d9ef      	bls.n	810b80c <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 810b82c:	7abb      	ldrb	r3, [r7, #10]
 810b82e:	2b01      	cmp	r3, #1
 810b830:	d17e      	bne.n	810b930 <SD_disk_initialize+0x188>
 810b832:	7afb      	ldrb	r3, [r7, #11]
 810b834:	2baa      	cmp	r3, #170	@ 0xaa
 810b836:	d17b      	bne.n	810b930 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 810b838:	2100      	movs	r1, #0
 810b83a:	2077      	movs	r0, #119	@ 0x77
 810b83c:	f7ff ff5f 	bl	810b6fe <SD_SendCmd>
 810b840:	4603      	mov	r3, r0
 810b842:	2b01      	cmp	r3, #1
 810b844:	d807      	bhi.n	810b856 <SD_disk_initialize+0xae>
 810b846:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 810b84a:	2069      	movs	r0, #105	@ 0x69
 810b84c:	f7ff ff57 	bl	810b6fe <SD_SendCmd>
 810b850:	4603      	mov	r3, r0
 810b852:	2b00      	cmp	r3, #0
 810b854:	d004      	beq.n	810b860 <SD_disk_initialize+0xb8>
				} while (Timer1);
 810b856:	4b45      	ldr	r3, [pc, #276]	@ (810b96c <SD_disk_initialize+0x1c4>)
 810b858:	881b      	ldrh	r3, [r3, #0]
 810b85a:	2b00      	cmp	r3, #0
 810b85c:	d1ec      	bne.n	810b838 <SD_disk_initialize+0x90>
 810b85e:	e000      	b.n	810b862 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 810b860:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 810b862:	4b42      	ldr	r3, [pc, #264]	@ (810b96c <SD_disk_initialize+0x1c4>)
 810b864:	881b      	ldrh	r3, [r3, #0]
 810b866:	2b00      	cmp	r3, #0
 810b868:	d062      	beq.n	810b930 <SD_disk_initialize+0x188>
 810b86a:	2100      	movs	r1, #0
 810b86c:	207a      	movs	r0, #122	@ 0x7a
 810b86e:	f7ff ff46 	bl	810b6fe <SD_SendCmd>
 810b872:	4603      	mov	r3, r0
 810b874:	2b00      	cmp	r3, #0
 810b876:	d15b      	bne.n	810b930 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 810b878:	2300      	movs	r3, #0
 810b87a:	73fb      	strb	r3, [r7, #15]
 810b87c:	e00c      	b.n	810b898 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 810b87e:	7bfc      	ldrb	r4, [r7, #15]
 810b880:	f7ff fe2e 	bl	810b4e0 <SPI_RxByte>
 810b884:	4603      	mov	r3, r0
 810b886:	461a      	mov	r2, r3
 810b888:	f104 0310 	add.w	r3, r4, #16
 810b88c:	443b      	add	r3, r7
 810b88e:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 810b892:	7bfb      	ldrb	r3, [r7, #15]
 810b894:	3301      	adds	r3, #1
 810b896:	73fb      	strb	r3, [r7, #15]
 810b898:	7bfb      	ldrb	r3, [r7, #15]
 810b89a:	2b03      	cmp	r3, #3
 810b89c:	d9ef      	bls.n	810b87e <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 810b89e:	7a3b      	ldrb	r3, [r7, #8]
 810b8a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810b8a4:	2b00      	cmp	r3, #0
 810b8a6:	d001      	beq.n	810b8ac <SD_disk_initialize+0x104>
 810b8a8:	230c      	movs	r3, #12
 810b8aa:	e000      	b.n	810b8ae <SD_disk_initialize+0x106>
 810b8ac:	2304      	movs	r3, #4
 810b8ae:	73bb      	strb	r3, [r7, #14]
 810b8b0:	e03e      	b.n	810b930 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 810b8b2:	2100      	movs	r1, #0
 810b8b4:	2077      	movs	r0, #119	@ 0x77
 810b8b6:	f7ff ff22 	bl	810b6fe <SD_SendCmd>
 810b8ba:	4603      	mov	r3, r0
 810b8bc:	2b01      	cmp	r3, #1
 810b8be:	d808      	bhi.n	810b8d2 <SD_disk_initialize+0x12a>
 810b8c0:	2100      	movs	r1, #0
 810b8c2:	2069      	movs	r0, #105	@ 0x69
 810b8c4:	f7ff ff1b 	bl	810b6fe <SD_SendCmd>
 810b8c8:	4603      	mov	r3, r0
 810b8ca:	2b01      	cmp	r3, #1
 810b8cc:	d801      	bhi.n	810b8d2 <SD_disk_initialize+0x12a>
 810b8ce:	2302      	movs	r3, #2
 810b8d0:	e000      	b.n	810b8d4 <SD_disk_initialize+0x12c>
 810b8d2:	2301      	movs	r3, #1
 810b8d4:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 810b8d6:	7bbb      	ldrb	r3, [r7, #14]
 810b8d8:	2b02      	cmp	r3, #2
 810b8da:	d10e      	bne.n	810b8fa <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 810b8dc:	2100      	movs	r1, #0
 810b8de:	2077      	movs	r0, #119	@ 0x77
 810b8e0:	f7ff ff0d 	bl	810b6fe <SD_SendCmd>
 810b8e4:	4603      	mov	r3, r0
 810b8e6:	2b01      	cmp	r3, #1
 810b8e8:	d80e      	bhi.n	810b908 <SD_disk_initialize+0x160>
 810b8ea:	2100      	movs	r1, #0
 810b8ec:	2069      	movs	r0, #105	@ 0x69
 810b8ee:	f7ff ff06 	bl	810b6fe <SD_SendCmd>
 810b8f2:	4603      	mov	r3, r0
 810b8f4:	2b00      	cmp	r3, #0
 810b8f6:	d107      	bne.n	810b908 <SD_disk_initialize+0x160>
 810b8f8:	e00c      	b.n	810b914 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 810b8fa:	2100      	movs	r1, #0
 810b8fc:	2041      	movs	r0, #65	@ 0x41
 810b8fe:	f7ff fefe 	bl	810b6fe <SD_SendCmd>
 810b902:	4603      	mov	r3, r0
 810b904:	2b00      	cmp	r3, #0
 810b906:	d004      	beq.n	810b912 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 810b908:	4b18      	ldr	r3, [pc, #96]	@ (810b96c <SD_disk_initialize+0x1c4>)
 810b90a:	881b      	ldrh	r3, [r3, #0]
 810b90c:	2b00      	cmp	r3, #0
 810b90e:	d1e2      	bne.n	810b8d6 <SD_disk_initialize+0x12e>
 810b910:	e000      	b.n	810b914 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 810b912:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 810b914:	4b15      	ldr	r3, [pc, #84]	@ (810b96c <SD_disk_initialize+0x1c4>)
 810b916:	881b      	ldrh	r3, [r3, #0]
 810b918:	2b00      	cmp	r3, #0
 810b91a:	d007      	beq.n	810b92c <SD_disk_initialize+0x184>
 810b91c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 810b920:	2050      	movs	r0, #80	@ 0x50
 810b922:	f7ff feec 	bl	810b6fe <SD_SendCmd>
 810b926:	4603      	mov	r3, r0
 810b928:	2b00      	cmp	r3, #0
 810b92a:	d001      	beq.n	810b930 <SD_disk_initialize+0x188>
 810b92c:	2300      	movs	r3, #0
 810b92e:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 810b930:	4a0f      	ldr	r2, [pc, #60]	@ (810b970 <SD_disk_initialize+0x1c8>)
 810b932:	7bbb      	ldrb	r3, [r7, #14]
 810b934:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 810b936:	f7ff fd8f 	bl	810b458 <DESELECT>
	SPI_RxByte();
 810b93a:	f7ff fdd1 	bl	810b4e0 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 810b93e:	7bbb      	ldrb	r3, [r7, #14]
 810b940:	2b00      	cmp	r3, #0
 810b942:	d008      	beq.n	810b956 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 810b944:	4b08      	ldr	r3, [pc, #32]	@ (810b968 <SD_disk_initialize+0x1c0>)
 810b946:	781b      	ldrb	r3, [r3, #0]
 810b948:	b2db      	uxtb	r3, r3
 810b94a:	f023 0301 	bic.w	r3, r3, #1
 810b94e:	b2da      	uxtb	r2, r3
 810b950:	4b05      	ldr	r3, [pc, #20]	@ (810b968 <SD_disk_initialize+0x1c0>)
 810b952:	701a      	strb	r2, [r3, #0]
 810b954:	e001      	b.n	810b95a <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 810b956:	f7ff fe49 	bl	810b5ec <SD_PowerOff>
	}

	return Stat;
 810b95a:	4b03      	ldr	r3, [pc, #12]	@ (810b968 <SD_disk_initialize+0x1c0>)
 810b95c:	781b      	ldrb	r3, [r3, #0]
 810b95e:	b2db      	uxtb	r3, r3
}
 810b960:	4618      	mov	r0, r3
 810b962:	3714      	adds	r7, #20
 810b964:	46bd      	mov	sp, r7
 810b966:	bd90      	pop	{r4, r7, pc}
 810b968:	10000077 	.word	0x10000077
 810b96c:	10000800 	.word	0x10000800
 810b970:	10000804 	.word	0x10000804

0810b974 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 810b974:	b480      	push	{r7}
 810b976:	b083      	sub	sp, #12
 810b978:	af00      	add	r7, sp, #0
 810b97a:	4603      	mov	r3, r0
 810b97c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 810b97e:	79fb      	ldrb	r3, [r7, #7]
 810b980:	2b00      	cmp	r3, #0
 810b982:	d001      	beq.n	810b988 <SD_disk_status+0x14>
 810b984:	2301      	movs	r3, #1
 810b986:	e002      	b.n	810b98e <SD_disk_status+0x1a>
	return Stat;
 810b988:	4b04      	ldr	r3, [pc, #16]	@ (810b99c <SD_disk_status+0x28>)
 810b98a:	781b      	ldrb	r3, [r3, #0]
 810b98c:	b2db      	uxtb	r3, r3
}
 810b98e:	4618      	mov	r0, r3
 810b990:	370c      	adds	r7, #12
 810b992:	46bd      	mov	sp, r7
 810b994:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b998:	4770      	bx	lr
 810b99a:	bf00      	nop
 810b99c:	10000077 	.word	0x10000077

0810b9a0 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 810b9a0:	b580      	push	{r7, lr}
 810b9a2:	b084      	sub	sp, #16
 810b9a4:	af00      	add	r7, sp, #0
 810b9a6:	60b9      	str	r1, [r7, #8]
 810b9a8:	607a      	str	r2, [r7, #4]
 810b9aa:	603b      	str	r3, [r7, #0]
 810b9ac:	4603      	mov	r3, r0
 810b9ae:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 810b9b0:	7bfb      	ldrb	r3, [r7, #15]
 810b9b2:	2b00      	cmp	r3, #0
 810b9b4:	d102      	bne.n	810b9bc <SD_disk_read+0x1c>
 810b9b6:	683b      	ldr	r3, [r7, #0]
 810b9b8:	2b00      	cmp	r3, #0
 810b9ba:	d101      	bne.n	810b9c0 <SD_disk_read+0x20>
 810b9bc:	2304      	movs	r3, #4
 810b9be:	e051      	b.n	810ba64 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 810b9c0:	4b2a      	ldr	r3, [pc, #168]	@ (810ba6c <SD_disk_read+0xcc>)
 810b9c2:	781b      	ldrb	r3, [r3, #0]
 810b9c4:	b2db      	uxtb	r3, r3
 810b9c6:	f003 0301 	and.w	r3, r3, #1
 810b9ca:	2b00      	cmp	r3, #0
 810b9cc:	d001      	beq.n	810b9d2 <SD_disk_read+0x32>
 810b9ce:	2303      	movs	r3, #3
 810b9d0:	e048      	b.n	810ba64 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 810b9d2:	4b27      	ldr	r3, [pc, #156]	@ (810ba70 <SD_disk_read+0xd0>)
 810b9d4:	781b      	ldrb	r3, [r3, #0]
 810b9d6:	f003 0304 	and.w	r3, r3, #4
 810b9da:	2b00      	cmp	r3, #0
 810b9dc:	d102      	bne.n	810b9e4 <SD_disk_read+0x44>
 810b9de:	687b      	ldr	r3, [r7, #4]
 810b9e0:	025b      	lsls	r3, r3, #9
 810b9e2:	607b      	str	r3, [r7, #4]

	SELECT();
 810b9e4:	f7ff fd28 	bl	810b438 <SELECT>

	if (count == 1)
 810b9e8:	683b      	ldr	r3, [r7, #0]
 810b9ea:	2b01      	cmp	r3, #1
 810b9ec:	d111      	bne.n	810ba12 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 810b9ee:	6879      	ldr	r1, [r7, #4]
 810b9f0:	2051      	movs	r0, #81	@ 0x51
 810b9f2:	f7ff fe84 	bl	810b6fe <SD_SendCmd>
 810b9f6:	4603      	mov	r3, r0
 810b9f8:	2b00      	cmp	r3, #0
 810b9fa:	d129      	bne.n	810ba50 <SD_disk_read+0xb0>
 810b9fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 810ba00:	68b8      	ldr	r0, [r7, #8]
 810ba02:	f7ff fe0b 	bl	810b61c <SD_RxDataBlock>
 810ba06:	4603      	mov	r3, r0
 810ba08:	2b00      	cmp	r3, #0
 810ba0a:	d021      	beq.n	810ba50 <SD_disk_read+0xb0>
 810ba0c:	2300      	movs	r3, #0
 810ba0e:	603b      	str	r3, [r7, #0]
 810ba10:	e01e      	b.n	810ba50 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 810ba12:	6879      	ldr	r1, [r7, #4]
 810ba14:	2052      	movs	r0, #82	@ 0x52
 810ba16:	f7ff fe72 	bl	810b6fe <SD_SendCmd>
 810ba1a:	4603      	mov	r3, r0
 810ba1c:	2b00      	cmp	r3, #0
 810ba1e:	d117      	bne.n	810ba50 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 810ba20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 810ba24:	68b8      	ldr	r0, [r7, #8]
 810ba26:	f7ff fdf9 	bl	810b61c <SD_RxDataBlock>
 810ba2a:	4603      	mov	r3, r0
 810ba2c:	2b00      	cmp	r3, #0
 810ba2e:	d00a      	beq.n	810ba46 <SD_disk_read+0xa6>
				buff += 512;
 810ba30:	68bb      	ldr	r3, [r7, #8]
 810ba32:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 810ba36:	60bb      	str	r3, [r7, #8]
			} while (--count);
 810ba38:	683b      	ldr	r3, [r7, #0]
 810ba3a:	3b01      	subs	r3, #1
 810ba3c:	603b      	str	r3, [r7, #0]
 810ba3e:	683b      	ldr	r3, [r7, #0]
 810ba40:	2b00      	cmp	r3, #0
 810ba42:	d1ed      	bne.n	810ba20 <SD_disk_read+0x80>
 810ba44:	e000      	b.n	810ba48 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 810ba46:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 810ba48:	2100      	movs	r1, #0
 810ba4a:	204c      	movs	r0, #76	@ 0x4c
 810ba4c:	f7ff fe57 	bl	810b6fe <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 810ba50:	f7ff fd02 	bl	810b458 <DESELECT>
	SPI_RxByte();
 810ba54:	f7ff fd44 	bl	810b4e0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 810ba58:	683b      	ldr	r3, [r7, #0]
 810ba5a:	2b00      	cmp	r3, #0
 810ba5c:	bf14      	ite	ne
 810ba5e:	2301      	movne	r3, #1
 810ba60:	2300      	moveq	r3, #0
 810ba62:	b2db      	uxtb	r3, r3
}
 810ba64:	4618      	mov	r0, r3
 810ba66:	3710      	adds	r7, #16
 810ba68:	46bd      	mov	sp, r7
 810ba6a:	bd80      	pop	{r7, pc}
 810ba6c:	10000077 	.word	0x10000077
 810ba70:	10000804 	.word	0x10000804

0810ba74 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 810ba74:	b580      	push	{r7, lr}
 810ba76:	b084      	sub	sp, #16
 810ba78:	af00      	add	r7, sp, #0
 810ba7a:	60b9      	str	r1, [r7, #8]
 810ba7c:	607a      	str	r2, [r7, #4]
 810ba7e:	603b      	str	r3, [r7, #0]
 810ba80:	4603      	mov	r3, r0
 810ba82:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 810ba84:	7bfb      	ldrb	r3, [r7, #15]
 810ba86:	2b00      	cmp	r3, #0
 810ba88:	d102      	bne.n	810ba90 <SD_disk_write+0x1c>
 810ba8a:	683b      	ldr	r3, [r7, #0]
 810ba8c:	2b00      	cmp	r3, #0
 810ba8e:	d101      	bne.n	810ba94 <SD_disk_write+0x20>
 810ba90:	2304      	movs	r3, #4
 810ba92:	e06b      	b.n	810bb6c <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 810ba94:	4b37      	ldr	r3, [pc, #220]	@ (810bb74 <SD_disk_write+0x100>)
 810ba96:	781b      	ldrb	r3, [r3, #0]
 810ba98:	b2db      	uxtb	r3, r3
 810ba9a:	f003 0301 	and.w	r3, r3, #1
 810ba9e:	2b00      	cmp	r3, #0
 810baa0:	d001      	beq.n	810baa6 <SD_disk_write+0x32>
 810baa2:	2303      	movs	r3, #3
 810baa4:	e062      	b.n	810bb6c <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 810baa6:	4b33      	ldr	r3, [pc, #204]	@ (810bb74 <SD_disk_write+0x100>)
 810baa8:	781b      	ldrb	r3, [r3, #0]
 810baaa:	b2db      	uxtb	r3, r3
 810baac:	f003 0304 	and.w	r3, r3, #4
 810bab0:	2b00      	cmp	r3, #0
 810bab2:	d001      	beq.n	810bab8 <SD_disk_write+0x44>
 810bab4:	2302      	movs	r3, #2
 810bab6:	e059      	b.n	810bb6c <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 810bab8:	4b2f      	ldr	r3, [pc, #188]	@ (810bb78 <SD_disk_write+0x104>)
 810baba:	781b      	ldrb	r3, [r3, #0]
 810babc:	f003 0304 	and.w	r3, r3, #4
 810bac0:	2b00      	cmp	r3, #0
 810bac2:	d102      	bne.n	810baca <SD_disk_write+0x56>
 810bac4:	687b      	ldr	r3, [r7, #4]
 810bac6:	025b      	lsls	r3, r3, #9
 810bac8:	607b      	str	r3, [r7, #4]

	SELECT();
 810baca:	f7ff fcb5 	bl	810b438 <SELECT>

	if (count == 1)
 810bace:	683b      	ldr	r3, [r7, #0]
 810bad0:	2b01      	cmp	r3, #1
 810bad2:	d110      	bne.n	810baf6 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 810bad4:	6879      	ldr	r1, [r7, #4]
 810bad6:	2058      	movs	r0, #88	@ 0x58
 810bad8:	f7ff fe11 	bl	810b6fe <SD_SendCmd>
 810badc:	4603      	mov	r3, r0
 810bade:	2b00      	cmp	r3, #0
 810bae0:	d13a      	bne.n	810bb58 <SD_disk_write+0xe4>
 810bae2:	21fe      	movs	r1, #254	@ 0xfe
 810bae4:	68b8      	ldr	r0, [r7, #8]
 810bae6:	f7ff fdc7 	bl	810b678 <SD_TxDataBlock>
 810baea:	4603      	mov	r3, r0
 810baec:	2b00      	cmp	r3, #0
 810baee:	d033      	beq.n	810bb58 <SD_disk_write+0xe4>
			count = 0;
 810baf0:	2300      	movs	r3, #0
 810baf2:	603b      	str	r3, [r7, #0]
 810baf4:	e030      	b.n	810bb58 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 810baf6:	4b20      	ldr	r3, [pc, #128]	@ (810bb78 <SD_disk_write+0x104>)
 810baf8:	781b      	ldrb	r3, [r3, #0]
 810bafa:	f003 0302 	and.w	r3, r3, #2
 810bafe:	2b00      	cmp	r3, #0
 810bb00:	d007      	beq.n	810bb12 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 810bb02:	2100      	movs	r1, #0
 810bb04:	2077      	movs	r0, #119	@ 0x77
 810bb06:	f7ff fdfa 	bl	810b6fe <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 810bb0a:	6839      	ldr	r1, [r7, #0]
 810bb0c:	2057      	movs	r0, #87	@ 0x57
 810bb0e:	f7ff fdf6 	bl	810b6fe <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 810bb12:	6879      	ldr	r1, [r7, #4]
 810bb14:	2059      	movs	r0, #89	@ 0x59
 810bb16:	f7ff fdf2 	bl	810b6fe <SD_SendCmd>
 810bb1a:	4603      	mov	r3, r0
 810bb1c:	2b00      	cmp	r3, #0
 810bb1e:	d11b      	bne.n	810bb58 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 810bb20:	21fc      	movs	r1, #252	@ 0xfc
 810bb22:	68b8      	ldr	r0, [r7, #8]
 810bb24:	f7ff fda8 	bl	810b678 <SD_TxDataBlock>
 810bb28:	4603      	mov	r3, r0
 810bb2a:	2b00      	cmp	r3, #0
 810bb2c:	d00a      	beq.n	810bb44 <SD_disk_write+0xd0>
				buff += 512;
 810bb2e:	68bb      	ldr	r3, [r7, #8]
 810bb30:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 810bb34:	60bb      	str	r3, [r7, #8]
			} while (--count);
 810bb36:	683b      	ldr	r3, [r7, #0]
 810bb38:	3b01      	subs	r3, #1
 810bb3a:	603b      	str	r3, [r7, #0]
 810bb3c:	683b      	ldr	r3, [r7, #0]
 810bb3e:	2b00      	cmp	r3, #0
 810bb40:	d1ee      	bne.n	810bb20 <SD_disk_write+0xac>
 810bb42:	e000      	b.n	810bb46 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 810bb44:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 810bb46:	21fd      	movs	r1, #253	@ 0xfd
 810bb48:	2000      	movs	r0, #0
 810bb4a:	f7ff fd95 	bl	810b678 <SD_TxDataBlock>
 810bb4e:	4603      	mov	r3, r0
 810bb50:	2b00      	cmp	r3, #0
 810bb52:	d101      	bne.n	810bb58 <SD_disk_write+0xe4>
			{
				count = 1;
 810bb54:	2301      	movs	r3, #1
 810bb56:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 810bb58:	f7ff fc7e 	bl	810b458 <DESELECT>
	SPI_RxByte();
 810bb5c:	f7ff fcc0 	bl	810b4e0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 810bb60:	683b      	ldr	r3, [r7, #0]
 810bb62:	2b00      	cmp	r3, #0
 810bb64:	bf14      	ite	ne
 810bb66:	2301      	movne	r3, #1
 810bb68:	2300      	moveq	r3, #0
 810bb6a:	b2db      	uxtb	r3, r3
}
 810bb6c:	4618      	mov	r0, r3
 810bb6e:	3710      	adds	r7, #16
 810bb70:	46bd      	mov	sp, r7
 810bb72:	bd80      	pop	{r7, pc}
 810bb74:	10000077 	.word	0x10000077
 810bb78:	10000804 	.word	0x10000804

0810bb7c <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 810bb7c:	b590      	push	{r4, r7, lr}
 810bb7e:	b08b      	sub	sp, #44	@ 0x2c
 810bb80:	af00      	add	r7, sp, #0
 810bb82:	4603      	mov	r3, r0
 810bb84:	603a      	str	r2, [r7, #0]
 810bb86:	71fb      	strb	r3, [r7, #7]
 810bb88:	460b      	mov	r3, r1
 810bb8a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 810bb8c:	683b      	ldr	r3, [r7, #0]
 810bb8e:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 810bb90:	79fb      	ldrb	r3, [r7, #7]
 810bb92:	2b00      	cmp	r3, #0
 810bb94:	d001      	beq.n	810bb9a <SD_disk_ioctl+0x1e>
 810bb96:	2304      	movs	r3, #4
 810bb98:	e113      	b.n	810bdc2 <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 810bb9a:	2301      	movs	r3, #1
 810bb9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 810bba0:	79bb      	ldrb	r3, [r7, #6]
 810bba2:	2b05      	cmp	r3, #5
 810bba4:	d124      	bne.n	810bbf0 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 810bba6:	6a3b      	ldr	r3, [r7, #32]
 810bba8:	781b      	ldrb	r3, [r3, #0]
 810bbaa:	2b02      	cmp	r3, #2
 810bbac:	d012      	beq.n	810bbd4 <SD_disk_ioctl+0x58>
 810bbae:	2b02      	cmp	r3, #2
 810bbb0:	dc1a      	bgt.n	810bbe8 <SD_disk_ioctl+0x6c>
 810bbb2:	2b00      	cmp	r3, #0
 810bbb4:	d002      	beq.n	810bbbc <SD_disk_ioctl+0x40>
 810bbb6:	2b01      	cmp	r3, #1
 810bbb8:	d006      	beq.n	810bbc8 <SD_disk_ioctl+0x4c>
 810bbba:	e015      	b.n	810bbe8 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 810bbbc:	f7ff fd16 	bl	810b5ec <SD_PowerOff>
			res = RES_OK;
 810bbc0:	2300      	movs	r3, #0
 810bbc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 810bbc6:	e0fa      	b.n	810bdbe <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 810bbc8:	f7ff fcce 	bl	810b568 <SD_PowerOn>
			res = RES_OK;
 810bbcc:	2300      	movs	r3, #0
 810bbce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 810bbd2:	e0f4      	b.n	810bdbe <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 810bbd4:	6a3b      	ldr	r3, [r7, #32]
 810bbd6:	1c5c      	adds	r4, r3, #1
 810bbd8:	f7ff fd14 	bl	810b604 <SD_CheckPower>
 810bbdc:	4603      	mov	r3, r0
 810bbde:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 810bbe0:	2300      	movs	r3, #0
 810bbe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 810bbe6:	e0ea      	b.n	810bdbe <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 810bbe8:	2304      	movs	r3, #4
 810bbea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 810bbee:	e0e6      	b.n	810bdbe <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 810bbf0:	4b76      	ldr	r3, [pc, #472]	@ (810bdcc <SD_disk_ioctl+0x250>)
 810bbf2:	781b      	ldrb	r3, [r3, #0]
 810bbf4:	b2db      	uxtb	r3, r3
 810bbf6:	f003 0301 	and.w	r3, r3, #1
 810bbfa:	2b00      	cmp	r3, #0
 810bbfc:	d001      	beq.n	810bc02 <SD_disk_ioctl+0x86>
 810bbfe:	2303      	movs	r3, #3
 810bc00:	e0df      	b.n	810bdc2 <SD_disk_ioctl+0x246>

		SELECT();
 810bc02:	f7ff fc19 	bl	810b438 <SELECT>

		switch (ctrl)
 810bc06:	79bb      	ldrb	r3, [r7, #6]
 810bc08:	2b0d      	cmp	r3, #13
 810bc0a:	f200 80c9 	bhi.w	810bda0 <SD_disk_ioctl+0x224>
 810bc0e:	a201      	add	r2, pc, #4	@ (adr r2, 810bc14 <SD_disk_ioctl+0x98>)
 810bc10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810bc14:	0810bd0b 	.word	0x0810bd0b
 810bc18:	0810bc4d 	.word	0x0810bc4d
 810bc1c:	0810bcfb 	.word	0x0810bcfb
 810bc20:	0810bda1 	.word	0x0810bda1
 810bc24:	0810bda1 	.word	0x0810bda1
 810bc28:	0810bda1 	.word	0x0810bda1
 810bc2c:	0810bda1 	.word	0x0810bda1
 810bc30:	0810bda1 	.word	0x0810bda1
 810bc34:	0810bda1 	.word	0x0810bda1
 810bc38:	0810bda1 	.word	0x0810bda1
 810bc3c:	0810bda1 	.word	0x0810bda1
 810bc40:	0810bd1d 	.word	0x0810bd1d
 810bc44:	0810bd41 	.word	0x0810bd41
 810bc48:	0810bd65 	.word	0x0810bd65
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 810bc4c:	2100      	movs	r1, #0
 810bc4e:	2049      	movs	r0, #73	@ 0x49
 810bc50:	f7ff fd55 	bl	810b6fe <SD_SendCmd>
 810bc54:	4603      	mov	r3, r0
 810bc56:	2b00      	cmp	r3, #0
 810bc58:	f040 80a6 	bne.w	810bda8 <SD_disk_ioctl+0x22c>
 810bc5c:	f107 030c 	add.w	r3, r7, #12
 810bc60:	2110      	movs	r1, #16
 810bc62:	4618      	mov	r0, r3
 810bc64:	f7ff fcda 	bl	810b61c <SD_RxDataBlock>
 810bc68:	4603      	mov	r3, r0
 810bc6a:	2b00      	cmp	r3, #0
 810bc6c:	f000 809c 	beq.w	810bda8 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 810bc70:	7b3b      	ldrb	r3, [r7, #12]
 810bc72:	099b      	lsrs	r3, r3, #6
 810bc74:	b2db      	uxtb	r3, r3
 810bc76:	2b01      	cmp	r3, #1
 810bc78:	d10d      	bne.n	810bc96 <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 810bc7a:	7d7b      	ldrb	r3, [r7, #21]
 810bc7c:	461a      	mov	r2, r3
 810bc7e:	7d3b      	ldrb	r3, [r7, #20]
 810bc80:	021b      	lsls	r3, r3, #8
 810bc82:	b29b      	uxth	r3, r3
 810bc84:	4413      	add	r3, r2
 810bc86:	b29b      	uxth	r3, r3
 810bc88:	3301      	adds	r3, #1
 810bc8a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 810bc8c:	8bfb      	ldrh	r3, [r7, #30]
 810bc8e:	029a      	lsls	r2, r3, #10
 810bc90:	683b      	ldr	r3, [r7, #0]
 810bc92:	601a      	str	r2, [r3, #0]
 810bc94:	e02d      	b.n	810bcf2 <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 810bc96:	7c7b      	ldrb	r3, [r7, #17]
 810bc98:	f003 030f 	and.w	r3, r3, #15
 810bc9c:	b2da      	uxtb	r2, r3
 810bc9e:	7dbb      	ldrb	r3, [r7, #22]
 810bca0:	09db      	lsrs	r3, r3, #7
 810bca2:	b2db      	uxtb	r3, r3
 810bca4:	4413      	add	r3, r2
 810bca6:	b2da      	uxtb	r2, r3
 810bca8:	7d7b      	ldrb	r3, [r7, #21]
 810bcaa:	005b      	lsls	r3, r3, #1
 810bcac:	b2db      	uxtb	r3, r3
 810bcae:	f003 0306 	and.w	r3, r3, #6
 810bcb2:	b2db      	uxtb	r3, r3
 810bcb4:	4413      	add	r3, r2
 810bcb6:	b2db      	uxtb	r3, r3
 810bcb8:	3302      	adds	r3, #2
 810bcba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 810bcbe:	7d3b      	ldrb	r3, [r7, #20]
 810bcc0:	099b      	lsrs	r3, r3, #6
 810bcc2:	b2db      	uxtb	r3, r3
 810bcc4:	461a      	mov	r2, r3
 810bcc6:	7cfb      	ldrb	r3, [r7, #19]
 810bcc8:	009b      	lsls	r3, r3, #2
 810bcca:	b29b      	uxth	r3, r3
 810bccc:	4413      	add	r3, r2
 810bcce:	b29a      	uxth	r2, r3
 810bcd0:	7cbb      	ldrb	r3, [r7, #18]
 810bcd2:	029b      	lsls	r3, r3, #10
 810bcd4:	b29b      	uxth	r3, r3
 810bcd6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 810bcda:	b29b      	uxth	r3, r3
 810bcdc:	4413      	add	r3, r2
 810bcde:	b29b      	uxth	r3, r3
 810bce0:	3301      	adds	r3, #1
 810bce2:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 810bce4:	8bfa      	ldrh	r2, [r7, #30]
 810bce6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 810bcea:	3b09      	subs	r3, #9
 810bcec:	409a      	lsls	r2, r3
 810bcee:	683b      	ldr	r3, [r7, #0]
 810bcf0:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 810bcf2:	2300      	movs	r3, #0
 810bcf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 810bcf8:	e056      	b.n	810bda8 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 810bcfa:	683b      	ldr	r3, [r7, #0]
 810bcfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 810bd00:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 810bd02:	2300      	movs	r3, #0
 810bd04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 810bd08:	e055      	b.n	810bdb6 <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 810bd0a:	f7ff fc13 	bl	810b534 <SD_ReadyWait>
 810bd0e:	4603      	mov	r3, r0
 810bd10:	2bff      	cmp	r3, #255	@ 0xff
 810bd12:	d14b      	bne.n	810bdac <SD_disk_ioctl+0x230>
 810bd14:	2300      	movs	r3, #0
 810bd16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 810bd1a:	e047      	b.n	810bdac <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 810bd1c:	2100      	movs	r1, #0
 810bd1e:	2049      	movs	r0, #73	@ 0x49
 810bd20:	f7ff fced 	bl	810b6fe <SD_SendCmd>
 810bd24:	4603      	mov	r3, r0
 810bd26:	2b00      	cmp	r3, #0
 810bd28:	d142      	bne.n	810bdb0 <SD_disk_ioctl+0x234>
 810bd2a:	2110      	movs	r1, #16
 810bd2c:	6a38      	ldr	r0, [r7, #32]
 810bd2e:	f7ff fc75 	bl	810b61c <SD_RxDataBlock>
 810bd32:	4603      	mov	r3, r0
 810bd34:	2b00      	cmp	r3, #0
 810bd36:	d03b      	beq.n	810bdb0 <SD_disk_ioctl+0x234>
 810bd38:	2300      	movs	r3, #0
 810bd3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 810bd3e:	e037      	b.n	810bdb0 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 810bd40:	2100      	movs	r1, #0
 810bd42:	204a      	movs	r0, #74	@ 0x4a
 810bd44:	f7ff fcdb 	bl	810b6fe <SD_SendCmd>
 810bd48:	4603      	mov	r3, r0
 810bd4a:	2b00      	cmp	r3, #0
 810bd4c:	d132      	bne.n	810bdb4 <SD_disk_ioctl+0x238>
 810bd4e:	2110      	movs	r1, #16
 810bd50:	6a38      	ldr	r0, [r7, #32]
 810bd52:	f7ff fc63 	bl	810b61c <SD_RxDataBlock>
 810bd56:	4603      	mov	r3, r0
 810bd58:	2b00      	cmp	r3, #0
 810bd5a:	d02b      	beq.n	810bdb4 <SD_disk_ioctl+0x238>
 810bd5c:	2300      	movs	r3, #0
 810bd5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 810bd62:	e027      	b.n	810bdb4 <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 810bd64:	2100      	movs	r1, #0
 810bd66:	207a      	movs	r0, #122	@ 0x7a
 810bd68:	f7ff fcc9 	bl	810b6fe <SD_SendCmd>
 810bd6c:	4603      	mov	r3, r0
 810bd6e:	2b00      	cmp	r3, #0
 810bd70:	d116      	bne.n	810bda0 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 810bd72:	2300      	movs	r3, #0
 810bd74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 810bd78:	e00b      	b.n	810bd92 <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 810bd7a:	6a3c      	ldr	r4, [r7, #32]
 810bd7c:	1c63      	adds	r3, r4, #1
 810bd7e:	623b      	str	r3, [r7, #32]
 810bd80:	f7ff fbae 	bl	810b4e0 <SPI_RxByte>
 810bd84:	4603      	mov	r3, r0
 810bd86:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 810bd88:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 810bd8c:	3301      	adds	r3, #1
 810bd8e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 810bd92:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 810bd96:	2b03      	cmp	r3, #3
 810bd98:	d9ef      	bls.n	810bd7a <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 810bd9a:	2300      	movs	r3, #0
 810bd9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 810bda0:	2304      	movs	r3, #4
 810bda2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 810bda6:	e006      	b.n	810bdb6 <SD_disk_ioctl+0x23a>
			break;
 810bda8:	bf00      	nop
 810bdaa:	e004      	b.n	810bdb6 <SD_disk_ioctl+0x23a>
			break;
 810bdac:	bf00      	nop
 810bdae:	e002      	b.n	810bdb6 <SD_disk_ioctl+0x23a>
			break;
 810bdb0:	bf00      	nop
 810bdb2:	e000      	b.n	810bdb6 <SD_disk_ioctl+0x23a>
			break;
 810bdb4:	bf00      	nop
		}

		DESELECT();
 810bdb6:	f7ff fb4f 	bl	810b458 <DESELECT>
		SPI_RxByte();
 810bdba:	f7ff fb91 	bl	810b4e0 <SPI_RxByte>
	}

	return res;
 810bdbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 810bdc2:	4618      	mov	r0, r3
 810bdc4:	372c      	adds	r7, #44	@ 0x2c
 810bdc6:	46bd      	mov	sp, r7
 810bdc8:	bd90      	pop	{r4, r7, pc}
 810bdca:	bf00      	nop
 810bdcc:	10000077 	.word	0x10000077

0810bdd0 <status_SD>:

// Added for David Evangelista
void status_SD(FRESULT fres, char name[])
{
 810bdd0:	b580      	push	{r7, lr}
 810bdd2:	b082      	sub	sp, #8
 810bdd4:	af00      	add	r7, sp, #0
 810bdd6:	4603      	mov	r3, r0
 810bdd8:	6039      	str	r1, [r7, #0]
 810bdda:	71fb      	strb	r3, [r7, #7]
	if (fres == FR_OK)
 810bddc:	79fb      	ldrb	r3, [r7, #7]
 810bdde:	2b00      	cmp	r3, #0
 810bde0:	d140      	bne.n	810be64 <status_SD+0x94>
	{
	    if (strcmp(name, "Mount") == 0) {
 810bde2:	4944      	ldr	r1, [pc, #272]	@ (810bef4 <status_SD+0x124>)
 810bde4:	6838      	ldr	r0, [r7, #0]
 810bde6:	f7f4 fa7b 	bl	81002e0 <strcmp>
 810bdea:	4603      	mov	r3, r0
 810bdec:	2b00      	cmp	r3, #0
 810bdee:	d103      	bne.n	810bdf8 <status_SD+0x28>
	        printf("Micro SD Card is mounted successfully.\r\n");
 810bdf0:	4841      	ldr	r0, [pc, #260]	@ (810bef8 <status_SD+0x128>)
 810bdf2:	f000 fe25 	bl	810ca40 <puts>
 810bdf6:	e035      	b.n	810be64 <status_SD+0x94>
	    } else if (strcmp(name, "Open") == 0) {
 810bdf8:	4940      	ldr	r1, [pc, #256]	@ (810befc <status_SD+0x12c>)
 810bdfa:	6838      	ldr	r0, [r7, #0]
 810bdfc:	f7f4 fa70 	bl	81002e0 <strcmp>
 810be00:	4603      	mov	r3, r0
 810be02:	2b00      	cmp	r3, #0
 810be04:	d103      	bne.n	810be0e <status_SD+0x3e>
	        printf("File opened for reading and checking the free space.\r\n");
 810be06:	483e      	ldr	r0, [pc, #248]	@ (810bf00 <status_SD+0x130>)
 810be08:	f000 fe1a 	bl	810ca40 <puts>
 810be0c:	e02a      	b.n	810be64 <status_SD+0x94>
	    } else if (strcmp(name, "Space") == 0) {
 810be0e:	493d      	ldr	r1, [pc, #244]	@ (810bf04 <status_SD+0x134>)
 810be10:	6838      	ldr	r0, [r7, #0]
 810be12:	f7f4 fa65 	bl	81002e0 <strcmp>
 810be16:	4603      	mov	r3, r0
 810be18:	2b00      	cmp	r3, #0
 810be1a:	d103      	bne.n	810be24 <status_SD+0x54>
	        printf("There is free space\r\n");
 810be1c:	483a      	ldr	r0, [pc, #232]	@ (810bf08 <status_SD+0x138>)
 810be1e:	f000 fe0f 	bl	810ca40 <puts>
 810be22:	e01f      	b.n	810be64 <status_SD+0x94>
	    } else if (strcmp(name, "Close") == 0) {
 810be24:	4939      	ldr	r1, [pc, #228]	@ (810bf0c <status_SD+0x13c>)
 810be26:	6838      	ldr	r0, [r7, #0]
 810be28:	f7f4 fa5a 	bl	81002e0 <strcmp>
 810be2c:	4603      	mov	r3, r0
 810be2e:	2b00      	cmp	r3, #0
 810be30:	d103      	bne.n	810be3a <status_SD+0x6a>
	        printf("The file is closed.\r\n");
 810be32:	4837      	ldr	r0, [pc, #220]	@ (810bf10 <status_SD+0x140>)
 810be34:	f000 fe04 	bl	810ca40 <puts>
 810be38:	e014      	b.n	810be64 <status_SD+0x94>
	    } else if (strcmp(name, "Read") == 0) {
 810be3a:	4936      	ldr	r1, [pc, #216]	@ (810bf14 <status_SD+0x144>)
 810be3c:	6838      	ldr	r0, [r7, #0]
 810be3e:	f7f4 fa4f 	bl	81002e0 <strcmp>
 810be42:	4603      	mov	r3, r0
 810be44:	2b00      	cmp	r3, #0
 810be46:	d103      	bne.n	810be50 <status_SD+0x80>
	        printf("File opened for reading.\r\n");
 810be48:	4833      	ldr	r0, [pc, #204]	@ (810bf18 <status_SD+0x148>)
 810be4a:	f000 fdf9 	bl	810ca40 <puts>
 810be4e:	e009      	b.n	810be64 <status_SD+0x94>
	    } else if (strcmp(name, "Unmount") == 0) {
 810be50:	4932      	ldr	r1, [pc, #200]	@ (810bf1c <status_SD+0x14c>)
 810be52:	6838      	ldr	r0, [r7, #0]
 810be54:	f7f4 fa44 	bl	81002e0 <strcmp>
 810be58:	4603      	mov	r3, r0
 810be5a:	2b00      	cmp	r3, #0
 810be5c:	d102      	bne.n	810be64 <status_SD+0x94>
	        printf("The Micro SD Card is unmounted.\r\n");
 810be5e:	4830      	ldr	r0, [pc, #192]	@ (810bf20 <status_SD+0x150>)
 810be60:	f000 fdee 	bl	810ca40 <puts>
	    }
	}

	if (fres != FR_OK)
 810be64:	79fb      	ldrb	r3, [r7, #7]
 810be66:	2b00      	cmp	r3, #0
 810be68:	d040      	beq.n	810beec <status_SD+0x11c>
	{
	    if (strcmp(name, "Mount") == 0) {
 810be6a:	4922      	ldr	r1, [pc, #136]	@ (810bef4 <status_SD+0x124>)
 810be6c:	6838      	ldr	r0, [r7, #0]
 810be6e:	f7f4 fa37 	bl	81002e0 <strcmp>
 810be72:	4603      	mov	r3, r0
 810be74:	2b00      	cmp	r3, #0
 810be76:	d103      	bne.n	810be80 <status_SD+0xb0>
	        printf("Micro SD Card mount error.\r\n");
 810be78:	482a      	ldr	r0, [pc, #168]	@ (810bf24 <status_SD+0x154>)
 810be7a:	f000 fde1 	bl	810ca40 <puts>
	    } else if (strcmp(name, "Unmount") == 0) {
	        printf("The Micro SD Card was not unmounted.\r\n");
	    }
	}

}
 810be7e:	e035      	b.n	810beec <status_SD+0x11c>
	    } else if (strcmp(name, "Open") == 0) {
 810be80:	491e      	ldr	r1, [pc, #120]	@ (810befc <status_SD+0x12c>)
 810be82:	6838      	ldr	r0, [r7, #0]
 810be84:	f7f4 fa2c 	bl	81002e0 <strcmp>
 810be88:	4603      	mov	r3, r0
 810be8a:	2b00      	cmp	r3, #0
 810be8c:	d103      	bne.n	810be96 <status_SD+0xc6>
	        printf("File was not opened for reading and checking the free space.\r\n");
 810be8e:	4826      	ldr	r0, [pc, #152]	@ (810bf28 <status_SD+0x158>)
 810be90:	f000 fdd6 	bl	810ca40 <puts>
}
 810be94:	e02a      	b.n	810beec <status_SD+0x11c>
	    } else if (strcmp(name, "Space") == 0) {
 810be96:	491b      	ldr	r1, [pc, #108]	@ (810bf04 <status_SD+0x134>)
 810be98:	6838      	ldr	r0, [r7, #0]
 810be9a:	f7f4 fa21 	bl	81002e0 <strcmp>
 810be9e:	4603      	mov	r3, r0
 810bea0:	2b00      	cmp	r3, #0
 810bea2:	d103      	bne.n	810beac <status_SD+0xdc>
	        printf("The free space could not be determined.\r\n");
 810bea4:	4821      	ldr	r0, [pc, #132]	@ (810bf2c <status_SD+0x15c>)
 810bea6:	f000 fdcb 	bl	810ca40 <puts>
}
 810beaa:	e01f      	b.n	810beec <status_SD+0x11c>
	    } else if (strcmp(name, "Close") == 0) {
 810beac:	4917      	ldr	r1, [pc, #92]	@ (810bf0c <status_SD+0x13c>)
 810beae:	6838      	ldr	r0, [r7, #0]
 810beb0:	f7f4 fa16 	bl	81002e0 <strcmp>
 810beb4:	4603      	mov	r3, r0
 810beb6:	2b00      	cmp	r3, #0
 810beb8:	d103      	bne.n	810bec2 <status_SD+0xf2>
	        printf("The file was not closed.\r\n");
 810beba:	481d      	ldr	r0, [pc, #116]	@ (810bf30 <status_SD+0x160>)
 810bebc:	f000 fdc0 	bl	810ca40 <puts>
}
 810bec0:	e014      	b.n	810beec <status_SD+0x11c>
	    } else if (strcmp(name, "Read") == 0) {
 810bec2:	4914      	ldr	r1, [pc, #80]	@ (810bf14 <status_SD+0x144>)
 810bec4:	6838      	ldr	r0, [r7, #0]
 810bec6:	f7f4 fa0b 	bl	81002e0 <strcmp>
 810beca:	4603      	mov	r3, r0
 810becc:	2b00      	cmp	r3, #0
 810bece:	d103      	bne.n	810bed8 <status_SD+0x108>
	        printf("File was not opened for reading.\r\n");
 810bed0:	4818      	ldr	r0, [pc, #96]	@ (810bf34 <status_SD+0x164>)
 810bed2:	f000 fdb5 	bl	810ca40 <puts>
}
 810bed6:	e009      	b.n	810beec <status_SD+0x11c>
	    } else if (strcmp(name, "Unmount") == 0) {
 810bed8:	4910      	ldr	r1, [pc, #64]	@ (810bf1c <status_SD+0x14c>)
 810beda:	6838      	ldr	r0, [r7, #0]
 810bedc:	f7f4 fa00 	bl	81002e0 <strcmp>
 810bee0:	4603      	mov	r3, r0
 810bee2:	2b00      	cmp	r3, #0
 810bee4:	d102      	bne.n	810beec <status_SD+0x11c>
	        printf("The Micro SD Card was not unmounted.\r\n");
 810bee6:	4814      	ldr	r0, [pc, #80]	@ (810bf38 <status_SD+0x168>)
 810bee8:	f000 fdaa 	bl	810ca40 <puts>
}
 810beec:	bf00      	nop
 810beee:	3708      	adds	r7, #8
 810bef0:	46bd      	mov	sp, r7
 810bef2:	bd80      	pop	{r7, pc}
 810bef4:	0810f884 	.word	0x0810f884
 810bef8:	0810f88c 	.word	0x0810f88c
 810befc:	0810f8b4 	.word	0x0810f8b4
 810bf00:	0810f8bc 	.word	0x0810f8bc
 810bf04:	0810f8f4 	.word	0x0810f8f4
 810bf08:	0810f8fc 	.word	0x0810f8fc
 810bf0c:	0810f914 	.word	0x0810f914
 810bf10:	0810f91c 	.word	0x0810f91c
 810bf14:	0810f934 	.word	0x0810f934
 810bf18:	0810f93c 	.word	0x0810f93c
 810bf1c:	0810f958 	.word	0x0810f958
 810bf20:	0810f960 	.word	0x0810f960
 810bf24:	0810f984 	.word	0x0810f984
 810bf28:	0810f9a0 	.word	0x0810f9a0
 810bf2c:	0810f9e0 	.word	0x0810f9e0
 810bf30:	0810fa0c 	.word	0x0810fa0c
 810bf34:	0810fa28 	.word	0x0810fa28
 810bf38:	0810fa4c 	.word	0x0810fa4c

0810bf3c <__cvt>:
 810bf3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810bf40:	ec57 6b10 	vmov	r6, r7, d0
 810bf44:	2f00      	cmp	r7, #0
 810bf46:	460c      	mov	r4, r1
 810bf48:	4619      	mov	r1, r3
 810bf4a:	463b      	mov	r3, r7
 810bf4c:	bfbb      	ittet	lt
 810bf4e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 810bf52:	461f      	movlt	r7, r3
 810bf54:	2300      	movge	r3, #0
 810bf56:	232d      	movlt	r3, #45	@ 0x2d
 810bf58:	700b      	strb	r3, [r1, #0]
 810bf5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810bf5c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 810bf60:	4691      	mov	r9, r2
 810bf62:	f023 0820 	bic.w	r8, r3, #32
 810bf66:	bfbc      	itt	lt
 810bf68:	4632      	movlt	r2, r6
 810bf6a:	4616      	movlt	r6, r2
 810bf6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810bf70:	d005      	beq.n	810bf7e <__cvt+0x42>
 810bf72:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 810bf76:	d100      	bne.n	810bf7a <__cvt+0x3e>
 810bf78:	3401      	adds	r4, #1
 810bf7a:	2102      	movs	r1, #2
 810bf7c:	e000      	b.n	810bf80 <__cvt+0x44>
 810bf7e:	2103      	movs	r1, #3
 810bf80:	ab03      	add	r3, sp, #12
 810bf82:	9301      	str	r3, [sp, #4]
 810bf84:	ab02      	add	r3, sp, #8
 810bf86:	9300      	str	r3, [sp, #0]
 810bf88:	ec47 6b10 	vmov	d0, r6, r7
 810bf8c:	4653      	mov	r3, sl
 810bf8e:	4622      	mov	r2, r4
 810bf90:	f000 ff5e 	bl	810ce50 <_dtoa_r>
 810bf94:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 810bf98:	4605      	mov	r5, r0
 810bf9a:	d119      	bne.n	810bfd0 <__cvt+0x94>
 810bf9c:	f019 0f01 	tst.w	r9, #1
 810bfa0:	d00e      	beq.n	810bfc0 <__cvt+0x84>
 810bfa2:	eb00 0904 	add.w	r9, r0, r4
 810bfa6:	2200      	movs	r2, #0
 810bfa8:	2300      	movs	r3, #0
 810bfaa:	4630      	mov	r0, r6
 810bfac:	4639      	mov	r1, r7
 810bfae:	f7f4 fe23 	bl	8100bf8 <__aeabi_dcmpeq>
 810bfb2:	b108      	cbz	r0, 810bfb8 <__cvt+0x7c>
 810bfb4:	f8cd 900c 	str.w	r9, [sp, #12]
 810bfb8:	2230      	movs	r2, #48	@ 0x30
 810bfba:	9b03      	ldr	r3, [sp, #12]
 810bfbc:	454b      	cmp	r3, r9
 810bfbe:	d31e      	bcc.n	810bffe <__cvt+0xc2>
 810bfc0:	9b03      	ldr	r3, [sp, #12]
 810bfc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810bfc4:	1b5b      	subs	r3, r3, r5
 810bfc6:	4628      	mov	r0, r5
 810bfc8:	6013      	str	r3, [r2, #0]
 810bfca:	b004      	add	sp, #16
 810bfcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810bfd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810bfd4:	eb00 0904 	add.w	r9, r0, r4
 810bfd8:	d1e5      	bne.n	810bfa6 <__cvt+0x6a>
 810bfda:	7803      	ldrb	r3, [r0, #0]
 810bfdc:	2b30      	cmp	r3, #48	@ 0x30
 810bfde:	d10a      	bne.n	810bff6 <__cvt+0xba>
 810bfe0:	2200      	movs	r2, #0
 810bfe2:	2300      	movs	r3, #0
 810bfe4:	4630      	mov	r0, r6
 810bfe6:	4639      	mov	r1, r7
 810bfe8:	f7f4 fe06 	bl	8100bf8 <__aeabi_dcmpeq>
 810bfec:	b918      	cbnz	r0, 810bff6 <__cvt+0xba>
 810bfee:	f1c4 0401 	rsb	r4, r4, #1
 810bff2:	f8ca 4000 	str.w	r4, [sl]
 810bff6:	f8da 3000 	ldr.w	r3, [sl]
 810bffa:	4499      	add	r9, r3
 810bffc:	e7d3      	b.n	810bfa6 <__cvt+0x6a>
 810bffe:	1c59      	adds	r1, r3, #1
 810c000:	9103      	str	r1, [sp, #12]
 810c002:	701a      	strb	r2, [r3, #0]
 810c004:	e7d9      	b.n	810bfba <__cvt+0x7e>

0810c006 <__exponent>:
 810c006:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810c008:	2900      	cmp	r1, #0
 810c00a:	bfba      	itte	lt
 810c00c:	4249      	neglt	r1, r1
 810c00e:	232d      	movlt	r3, #45	@ 0x2d
 810c010:	232b      	movge	r3, #43	@ 0x2b
 810c012:	2909      	cmp	r1, #9
 810c014:	7002      	strb	r2, [r0, #0]
 810c016:	7043      	strb	r3, [r0, #1]
 810c018:	dd29      	ble.n	810c06e <__exponent+0x68>
 810c01a:	f10d 0307 	add.w	r3, sp, #7
 810c01e:	461d      	mov	r5, r3
 810c020:	270a      	movs	r7, #10
 810c022:	461a      	mov	r2, r3
 810c024:	fbb1 f6f7 	udiv	r6, r1, r7
 810c028:	fb07 1416 	mls	r4, r7, r6, r1
 810c02c:	3430      	adds	r4, #48	@ 0x30
 810c02e:	f802 4c01 	strb.w	r4, [r2, #-1]
 810c032:	460c      	mov	r4, r1
 810c034:	2c63      	cmp	r4, #99	@ 0x63
 810c036:	f103 33ff 	add.w	r3, r3, #4294967295
 810c03a:	4631      	mov	r1, r6
 810c03c:	dcf1      	bgt.n	810c022 <__exponent+0x1c>
 810c03e:	3130      	adds	r1, #48	@ 0x30
 810c040:	1e94      	subs	r4, r2, #2
 810c042:	f803 1c01 	strb.w	r1, [r3, #-1]
 810c046:	1c41      	adds	r1, r0, #1
 810c048:	4623      	mov	r3, r4
 810c04a:	42ab      	cmp	r3, r5
 810c04c:	d30a      	bcc.n	810c064 <__exponent+0x5e>
 810c04e:	f10d 0309 	add.w	r3, sp, #9
 810c052:	1a9b      	subs	r3, r3, r2
 810c054:	42ac      	cmp	r4, r5
 810c056:	bf88      	it	hi
 810c058:	2300      	movhi	r3, #0
 810c05a:	3302      	adds	r3, #2
 810c05c:	4403      	add	r3, r0
 810c05e:	1a18      	subs	r0, r3, r0
 810c060:	b003      	add	sp, #12
 810c062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810c064:	f813 6b01 	ldrb.w	r6, [r3], #1
 810c068:	f801 6f01 	strb.w	r6, [r1, #1]!
 810c06c:	e7ed      	b.n	810c04a <__exponent+0x44>
 810c06e:	2330      	movs	r3, #48	@ 0x30
 810c070:	3130      	adds	r1, #48	@ 0x30
 810c072:	7083      	strb	r3, [r0, #2]
 810c074:	70c1      	strb	r1, [r0, #3]
 810c076:	1d03      	adds	r3, r0, #4
 810c078:	e7f1      	b.n	810c05e <__exponent+0x58>
	...

0810c07c <_printf_float>:
 810c07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c080:	b08d      	sub	sp, #52	@ 0x34
 810c082:	460c      	mov	r4, r1
 810c084:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 810c088:	4616      	mov	r6, r2
 810c08a:	461f      	mov	r7, r3
 810c08c:	4605      	mov	r5, r0
 810c08e:	f000 fddf 	bl	810cc50 <_localeconv_r>
 810c092:	6803      	ldr	r3, [r0, #0]
 810c094:	9304      	str	r3, [sp, #16]
 810c096:	4618      	mov	r0, r3
 810c098:	f7f4 f982 	bl	81003a0 <strlen>
 810c09c:	2300      	movs	r3, #0
 810c09e:	930a      	str	r3, [sp, #40]	@ 0x28
 810c0a0:	f8d8 3000 	ldr.w	r3, [r8]
 810c0a4:	9005      	str	r0, [sp, #20]
 810c0a6:	3307      	adds	r3, #7
 810c0a8:	f023 0307 	bic.w	r3, r3, #7
 810c0ac:	f103 0208 	add.w	r2, r3, #8
 810c0b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 810c0b4:	f8d4 b000 	ldr.w	fp, [r4]
 810c0b8:	f8c8 2000 	str.w	r2, [r8]
 810c0bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 810c0c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 810c0c4:	9307      	str	r3, [sp, #28]
 810c0c6:	f8cd 8018 	str.w	r8, [sp, #24]
 810c0ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 810c0ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810c0d2:	4b9c      	ldr	r3, [pc, #624]	@ (810c344 <_printf_float+0x2c8>)
 810c0d4:	f04f 32ff 	mov.w	r2, #4294967295
 810c0d8:	f7f4 fdc0 	bl	8100c5c <__aeabi_dcmpun>
 810c0dc:	bb70      	cbnz	r0, 810c13c <_printf_float+0xc0>
 810c0de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810c0e2:	4b98      	ldr	r3, [pc, #608]	@ (810c344 <_printf_float+0x2c8>)
 810c0e4:	f04f 32ff 	mov.w	r2, #4294967295
 810c0e8:	f7f4 fd9a 	bl	8100c20 <__aeabi_dcmple>
 810c0ec:	bb30      	cbnz	r0, 810c13c <_printf_float+0xc0>
 810c0ee:	2200      	movs	r2, #0
 810c0f0:	2300      	movs	r3, #0
 810c0f2:	4640      	mov	r0, r8
 810c0f4:	4649      	mov	r1, r9
 810c0f6:	f7f4 fd89 	bl	8100c0c <__aeabi_dcmplt>
 810c0fa:	b110      	cbz	r0, 810c102 <_printf_float+0x86>
 810c0fc:	232d      	movs	r3, #45	@ 0x2d
 810c0fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810c102:	4a91      	ldr	r2, [pc, #580]	@ (810c348 <_printf_float+0x2cc>)
 810c104:	4b91      	ldr	r3, [pc, #580]	@ (810c34c <_printf_float+0x2d0>)
 810c106:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 810c10a:	bf94      	ite	ls
 810c10c:	4690      	movls	r8, r2
 810c10e:	4698      	movhi	r8, r3
 810c110:	2303      	movs	r3, #3
 810c112:	6123      	str	r3, [r4, #16]
 810c114:	f02b 0304 	bic.w	r3, fp, #4
 810c118:	6023      	str	r3, [r4, #0]
 810c11a:	f04f 0900 	mov.w	r9, #0
 810c11e:	9700      	str	r7, [sp, #0]
 810c120:	4633      	mov	r3, r6
 810c122:	aa0b      	add	r2, sp, #44	@ 0x2c
 810c124:	4621      	mov	r1, r4
 810c126:	4628      	mov	r0, r5
 810c128:	f000 f9d2 	bl	810c4d0 <_printf_common>
 810c12c:	3001      	adds	r0, #1
 810c12e:	f040 808d 	bne.w	810c24c <_printf_float+0x1d0>
 810c132:	f04f 30ff 	mov.w	r0, #4294967295
 810c136:	b00d      	add	sp, #52	@ 0x34
 810c138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c13c:	4642      	mov	r2, r8
 810c13e:	464b      	mov	r3, r9
 810c140:	4640      	mov	r0, r8
 810c142:	4649      	mov	r1, r9
 810c144:	f7f4 fd8a 	bl	8100c5c <__aeabi_dcmpun>
 810c148:	b140      	cbz	r0, 810c15c <_printf_float+0xe0>
 810c14a:	464b      	mov	r3, r9
 810c14c:	2b00      	cmp	r3, #0
 810c14e:	bfbc      	itt	lt
 810c150:	232d      	movlt	r3, #45	@ 0x2d
 810c152:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 810c156:	4a7e      	ldr	r2, [pc, #504]	@ (810c350 <_printf_float+0x2d4>)
 810c158:	4b7e      	ldr	r3, [pc, #504]	@ (810c354 <_printf_float+0x2d8>)
 810c15a:	e7d4      	b.n	810c106 <_printf_float+0x8a>
 810c15c:	6863      	ldr	r3, [r4, #4]
 810c15e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 810c162:	9206      	str	r2, [sp, #24]
 810c164:	1c5a      	adds	r2, r3, #1
 810c166:	d13b      	bne.n	810c1e0 <_printf_float+0x164>
 810c168:	2306      	movs	r3, #6
 810c16a:	6063      	str	r3, [r4, #4]
 810c16c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 810c170:	2300      	movs	r3, #0
 810c172:	6022      	str	r2, [r4, #0]
 810c174:	9303      	str	r3, [sp, #12]
 810c176:	ab0a      	add	r3, sp, #40	@ 0x28
 810c178:	e9cd a301 	strd	sl, r3, [sp, #4]
 810c17c:	ab09      	add	r3, sp, #36	@ 0x24
 810c17e:	9300      	str	r3, [sp, #0]
 810c180:	6861      	ldr	r1, [r4, #4]
 810c182:	ec49 8b10 	vmov	d0, r8, r9
 810c186:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 810c18a:	4628      	mov	r0, r5
 810c18c:	f7ff fed6 	bl	810bf3c <__cvt>
 810c190:	9b06      	ldr	r3, [sp, #24]
 810c192:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810c194:	2b47      	cmp	r3, #71	@ 0x47
 810c196:	4680      	mov	r8, r0
 810c198:	d129      	bne.n	810c1ee <_printf_float+0x172>
 810c19a:	1cc8      	adds	r0, r1, #3
 810c19c:	db02      	blt.n	810c1a4 <_printf_float+0x128>
 810c19e:	6863      	ldr	r3, [r4, #4]
 810c1a0:	4299      	cmp	r1, r3
 810c1a2:	dd41      	ble.n	810c228 <_printf_float+0x1ac>
 810c1a4:	f1aa 0a02 	sub.w	sl, sl, #2
 810c1a8:	fa5f fa8a 	uxtb.w	sl, sl
 810c1ac:	3901      	subs	r1, #1
 810c1ae:	4652      	mov	r2, sl
 810c1b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 810c1b4:	9109      	str	r1, [sp, #36]	@ 0x24
 810c1b6:	f7ff ff26 	bl	810c006 <__exponent>
 810c1ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810c1bc:	1813      	adds	r3, r2, r0
 810c1be:	2a01      	cmp	r2, #1
 810c1c0:	4681      	mov	r9, r0
 810c1c2:	6123      	str	r3, [r4, #16]
 810c1c4:	dc02      	bgt.n	810c1cc <_printf_float+0x150>
 810c1c6:	6822      	ldr	r2, [r4, #0]
 810c1c8:	07d2      	lsls	r2, r2, #31
 810c1ca:	d501      	bpl.n	810c1d0 <_printf_float+0x154>
 810c1cc:	3301      	adds	r3, #1
 810c1ce:	6123      	str	r3, [r4, #16]
 810c1d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 810c1d4:	2b00      	cmp	r3, #0
 810c1d6:	d0a2      	beq.n	810c11e <_printf_float+0xa2>
 810c1d8:	232d      	movs	r3, #45	@ 0x2d
 810c1da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810c1de:	e79e      	b.n	810c11e <_printf_float+0xa2>
 810c1e0:	9a06      	ldr	r2, [sp, #24]
 810c1e2:	2a47      	cmp	r2, #71	@ 0x47
 810c1e4:	d1c2      	bne.n	810c16c <_printf_float+0xf0>
 810c1e6:	2b00      	cmp	r3, #0
 810c1e8:	d1c0      	bne.n	810c16c <_printf_float+0xf0>
 810c1ea:	2301      	movs	r3, #1
 810c1ec:	e7bd      	b.n	810c16a <_printf_float+0xee>
 810c1ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810c1f2:	d9db      	bls.n	810c1ac <_printf_float+0x130>
 810c1f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 810c1f8:	d118      	bne.n	810c22c <_printf_float+0x1b0>
 810c1fa:	2900      	cmp	r1, #0
 810c1fc:	6863      	ldr	r3, [r4, #4]
 810c1fe:	dd0b      	ble.n	810c218 <_printf_float+0x19c>
 810c200:	6121      	str	r1, [r4, #16]
 810c202:	b913      	cbnz	r3, 810c20a <_printf_float+0x18e>
 810c204:	6822      	ldr	r2, [r4, #0]
 810c206:	07d0      	lsls	r0, r2, #31
 810c208:	d502      	bpl.n	810c210 <_printf_float+0x194>
 810c20a:	3301      	adds	r3, #1
 810c20c:	440b      	add	r3, r1
 810c20e:	6123      	str	r3, [r4, #16]
 810c210:	65a1      	str	r1, [r4, #88]	@ 0x58
 810c212:	f04f 0900 	mov.w	r9, #0
 810c216:	e7db      	b.n	810c1d0 <_printf_float+0x154>
 810c218:	b913      	cbnz	r3, 810c220 <_printf_float+0x1a4>
 810c21a:	6822      	ldr	r2, [r4, #0]
 810c21c:	07d2      	lsls	r2, r2, #31
 810c21e:	d501      	bpl.n	810c224 <_printf_float+0x1a8>
 810c220:	3302      	adds	r3, #2
 810c222:	e7f4      	b.n	810c20e <_printf_float+0x192>
 810c224:	2301      	movs	r3, #1
 810c226:	e7f2      	b.n	810c20e <_printf_float+0x192>
 810c228:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 810c22c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c22e:	4299      	cmp	r1, r3
 810c230:	db05      	blt.n	810c23e <_printf_float+0x1c2>
 810c232:	6823      	ldr	r3, [r4, #0]
 810c234:	6121      	str	r1, [r4, #16]
 810c236:	07d8      	lsls	r0, r3, #31
 810c238:	d5ea      	bpl.n	810c210 <_printf_float+0x194>
 810c23a:	1c4b      	adds	r3, r1, #1
 810c23c:	e7e7      	b.n	810c20e <_printf_float+0x192>
 810c23e:	2900      	cmp	r1, #0
 810c240:	bfd4      	ite	le
 810c242:	f1c1 0202 	rsble	r2, r1, #2
 810c246:	2201      	movgt	r2, #1
 810c248:	4413      	add	r3, r2
 810c24a:	e7e0      	b.n	810c20e <_printf_float+0x192>
 810c24c:	6823      	ldr	r3, [r4, #0]
 810c24e:	055a      	lsls	r2, r3, #21
 810c250:	d407      	bmi.n	810c262 <_printf_float+0x1e6>
 810c252:	6923      	ldr	r3, [r4, #16]
 810c254:	4642      	mov	r2, r8
 810c256:	4631      	mov	r1, r6
 810c258:	4628      	mov	r0, r5
 810c25a:	47b8      	blx	r7
 810c25c:	3001      	adds	r0, #1
 810c25e:	d12b      	bne.n	810c2b8 <_printf_float+0x23c>
 810c260:	e767      	b.n	810c132 <_printf_float+0xb6>
 810c262:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810c266:	f240 80dd 	bls.w	810c424 <_printf_float+0x3a8>
 810c26a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810c26e:	2200      	movs	r2, #0
 810c270:	2300      	movs	r3, #0
 810c272:	f7f4 fcc1 	bl	8100bf8 <__aeabi_dcmpeq>
 810c276:	2800      	cmp	r0, #0
 810c278:	d033      	beq.n	810c2e2 <_printf_float+0x266>
 810c27a:	4a37      	ldr	r2, [pc, #220]	@ (810c358 <_printf_float+0x2dc>)
 810c27c:	2301      	movs	r3, #1
 810c27e:	4631      	mov	r1, r6
 810c280:	4628      	mov	r0, r5
 810c282:	47b8      	blx	r7
 810c284:	3001      	adds	r0, #1
 810c286:	f43f af54 	beq.w	810c132 <_printf_float+0xb6>
 810c28a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 810c28e:	4543      	cmp	r3, r8
 810c290:	db02      	blt.n	810c298 <_printf_float+0x21c>
 810c292:	6823      	ldr	r3, [r4, #0]
 810c294:	07d8      	lsls	r0, r3, #31
 810c296:	d50f      	bpl.n	810c2b8 <_printf_float+0x23c>
 810c298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c29c:	4631      	mov	r1, r6
 810c29e:	4628      	mov	r0, r5
 810c2a0:	47b8      	blx	r7
 810c2a2:	3001      	adds	r0, #1
 810c2a4:	f43f af45 	beq.w	810c132 <_printf_float+0xb6>
 810c2a8:	f04f 0900 	mov.w	r9, #0
 810c2ac:	f108 38ff 	add.w	r8, r8, #4294967295
 810c2b0:	f104 0a1a 	add.w	sl, r4, #26
 810c2b4:	45c8      	cmp	r8, r9
 810c2b6:	dc09      	bgt.n	810c2cc <_printf_float+0x250>
 810c2b8:	6823      	ldr	r3, [r4, #0]
 810c2ba:	079b      	lsls	r3, r3, #30
 810c2bc:	f100 8103 	bmi.w	810c4c6 <_printf_float+0x44a>
 810c2c0:	68e0      	ldr	r0, [r4, #12]
 810c2c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810c2c4:	4298      	cmp	r0, r3
 810c2c6:	bfb8      	it	lt
 810c2c8:	4618      	movlt	r0, r3
 810c2ca:	e734      	b.n	810c136 <_printf_float+0xba>
 810c2cc:	2301      	movs	r3, #1
 810c2ce:	4652      	mov	r2, sl
 810c2d0:	4631      	mov	r1, r6
 810c2d2:	4628      	mov	r0, r5
 810c2d4:	47b8      	blx	r7
 810c2d6:	3001      	adds	r0, #1
 810c2d8:	f43f af2b 	beq.w	810c132 <_printf_float+0xb6>
 810c2dc:	f109 0901 	add.w	r9, r9, #1
 810c2e0:	e7e8      	b.n	810c2b4 <_printf_float+0x238>
 810c2e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c2e4:	2b00      	cmp	r3, #0
 810c2e6:	dc39      	bgt.n	810c35c <_printf_float+0x2e0>
 810c2e8:	4a1b      	ldr	r2, [pc, #108]	@ (810c358 <_printf_float+0x2dc>)
 810c2ea:	2301      	movs	r3, #1
 810c2ec:	4631      	mov	r1, r6
 810c2ee:	4628      	mov	r0, r5
 810c2f0:	47b8      	blx	r7
 810c2f2:	3001      	adds	r0, #1
 810c2f4:	f43f af1d 	beq.w	810c132 <_printf_float+0xb6>
 810c2f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 810c2fc:	ea59 0303 	orrs.w	r3, r9, r3
 810c300:	d102      	bne.n	810c308 <_printf_float+0x28c>
 810c302:	6823      	ldr	r3, [r4, #0]
 810c304:	07d9      	lsls	r1, r3, #31
 810c306:	d5d7      	bpl.n	810c2b8 <_printf_float+0x23c>
 810c308:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c30c:	4631      	mov	r1, r6
 810c30e:	4628      	mov	r0, r5
 810c310:	47b8      	blx	r7
 810c312:	3001      	adds	r0, #1
 810c314:	f43f af0d 	beq.w	810c132 <_printf_float+0xb6>
 810c318:	f04f 0a00 	mov.w	sl, #0
 810c31c:	f104 0b1a 	add.w	fp, r4, #26
 810c320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c322:	425b      	negs	r3, r3
 810c324:	4553      	cmp	r3, sl
 810c326:	dc01      	bgt.n	810c32c <_printf_float+0x2b0>
 810c328:	464b      	mov	r3, r9
 810c32a:	e793      	b.n	810c254 <_printf_float+0x1d8>
 810c32c:	2301      	movs	r3, #1
 810c32e:	465a      	mov	r2, fp
 810c330:	4631      	mov	r1, r6
 810c332:	4628      	mov	r0, r5
 810c334:	47b8      	blx	r7
 810c336:	3001      	adds	r0, #1
 810c338:	f43f aefb 	beq.w	810c132 <_printf_float+0xb6>
 810c33c:	f10a 0a01 	add.w	sl, sl, #1
 810c340:	e7ee      	b.n	810c320 <_printf_float+0x2a4>
 810c342:	bf00      	nop
 810c344:	7fefffff 	.word	0x7fefffff
 810c348:	0810fee9 	.word	0x0810fee9
 810c34c:	0810feed 	.word	0x0810feed
 810c350:	0810fef1 	.word	0x0810fef1
 810c354:	0810fef5 	.word	0x0810fef5
 810c358:	0810fef9 	.word	0x0810fef9
 810c35c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810c35e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810c362:	4553      	cmp	r3, sl
 810c364:	bfa8      	it	ge
 810c366:	4653      	movge	r3, sl
 810c368:	2b00      	cmp	r3, #0
 810c36a:	4699      	mov	r9, r3
 810c36c:	dc36      	bgt.n	810c3dc <_printf_float+0x360>
 810c36e:	f04f 0b00 	mov.w	fp, #0
 810c372:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810c376:	f104 021a 	add.w	r2, r4, #26
 810c37a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810c37c:	9306      	str	r3, [sp, #24]
 810c37e:	eba3 0309 	sub.w	r3, r3, r9
 810c382:	455b      	cmp	r3, fp
 810c384:	dc31      	bgt.n	810c3ea <_printf_float+0x36e>
 810c386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c388:	459a      	cmp	sl, r3
 810c38a:	dc3a      	bgt.n	810c402 <_printf_float+0x386>
 810c38c:	6823      	ldr	r3, [r4, #0]
 810c38e:	07da      	lsls	r2, r3, #31
 810c390:	d437      	bmi.n	810c402 <_printf_float+0x386>
 810c392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c394:	ebaa 0903 	sub.w	r9, sl, r3
 810c398:	9b06      	ldr	r3, [sp, #24]
 810c39a:	ebaa 0303 	sub.w	r3, sl, r3
 810c39e:	4599      	cmp	r9, r3
 810c3a0:	bfa8      	it	ge
 810c3a2:	4699      	movge	r9, r3
 810c3a4:	f1b9 0f00 	cmp.w	r9, #0
 810c3a8:	dc33      	bgt.n	810c412 <_printf_float+0x396>
 810c3aa:	f04f 0800 	mov.w	r8, #0
 810c3ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810c3b2:	f104 0b1a 	add.w	fp, r4, #26
 810c3b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c3b8:	ebaa 0303 	sub.w	r3, sl, r3
 810c3bc:	eba3 0309 	sub.w	r3, r3, r9
 810c3c0:	4543      	cmp	r3, r8
 810c3c2:	f77f af79 	ble.w	810c2b8 <_printf_float+0x23c>
 810c3c6:	2301      	movs	r3, #1
 810c3c8:	465a      	mov	r2, fp
 810c3ca:	4631      	mov	r1, r6
 810c3cc:	4628      	mov	r0, r5
 810c3ce:	47b8      	blx	r7
 810c3d0:	3001      	adds	r0, #1
 810c3d2:	f43f aeae 	beq.w	810c132 <_printf_float+0xb6>
 810c3d6:	f108 0801 	add.w	r8, r8, #1
 810c3da:	e7ec      	b.n	810c3b6 <_printf_float+0x33a>
 810c3dc:	4642      	mov	r2, r8
 810c3de:	4631      	mov	r1, r6
 810c3e0:	4628      	mov	r0, r5
 810c3e2:	47b8      	blx	r7
 810c3e4:	3001      	adds	r0, #1
 810c3e6:	d1c2      	bne.n	810c36e <_printf_float+0x2f2>
 810c3e8:	e6a3      	b.n	810c132 <_printf_float+0xb6>
 810c3ea:	2301      	movs	r3, #1
 810c3ec:	4631      	mov	r1, r6
 810c3ee:	4628      	mov	r0, r5
 810c3f0:	9206      	str	r2, [sp, #24]
 810c3f2:	47b8      	blx	r7
 810c3f4:	3001      	adds	r0, #1
 810c3f6:	f43f ae9c 	beq.w	810c132 <_printf_float+0xb6>
 810c3fa:	9a06      	ldr	r2, [sp, #24]
 810c3fc:	f10b 0b01 	add.w	fp, fp, #1
 810c400:	e7bb      	b.n	810c37a <_printf_float+0x2fe>
 810c402:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c406:	4631      	mov	r1, r6
 810c408:	4628      	mov	r0, r5
 810c40a:	47b8      	blx	r7
 810c40c:	3001      	adds	r0, #1
 810c40e:	d1c0      	bne.n	810c392 <_printf_float+0x316>
 810c410:	e68f      	b.n	810c132 <_printf_float+0xb6>
 810c412:	9a06      	ldr	r2, [sp, #24]
 810c414:	464b      	mov	r3, r9
 810c416:	4442      	add	r2, r8
 810c418:	4631      	mov	r1, r6
 810c41a:	4628      	mov	r0, r5
 810c41c:	47b8      	blx	r7
 810c41e:	3001      	adds	r0, #1
 810c420:	d1c3      	bne.n	810c3aa <_printf_float+0x32e>
 810c422:	e686      	b.n	810c132 <_printf_float+0xb6>
 810c424:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810c428:	f1ba 0f01 	cmp.w	sl, #1
 810c42c:	dc01      	bgt.n	810c432 <_printf_float+0x3b6>
 810c42e:	07db      	lsls	r3, r3, #31
 810c430:	d536      	bpl.n	810c4a0 <_printf_float+0x424>
 810c432:	2301      	movs	r3, #1
 810c434:	4642      	mov	r2, r8
 810c436:	4631      	mov	r1, r6
 810c438:	4628      	mov	r0, r5
 810c43a:	47b8      	blx	r7
 810c43c:	3001      	adds	r0, #1
 810c43e:	f43f ae78 	beq.w	810c132 <_printf_float+0xb6>
 810c442:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c446:	4631      	mov	r1, r6
 810c448:	4628      	mov	r0, r5
 810c44a:	47b8      	blx	r7
 810c44c:	3001      	adds	r0, #1
 810c44e:	f43f ae70 	beq.w	810c132 <_printf_float+0xb6>
 810c452:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810c456:	2200      	movs	r2, #0
 810c458:	2300      	movs	r3, #0
 810c45a:	f10a 3aff 	add.w	sl, sl, #4294967295
 810c45e:	f7f4 fbcb 	bl	8100bf8 <__aeabi_dcmpeq>
 810c462:	b9c0      	cbnz	r0, 810c496 <_printf_float+0x41a>
 810c464:	4653      	mov	r3, sl
 810c466:	f108 0201 	add.w	r2, r8, #1
 810c46a:	4631      	mov	r1, r6
 810c46c:	4628      	mov	r0, r5
 810c46e:	47b8      	blx	r7
 810c470:	3001      	adds	r0, #1
 810c472:	d10c      	bne.n	810c48e <_printf_float+0x412>
 810c474:	e65d      	b.n	810c132 <_printf_float+0xb6>
 810c476:	2301      	movs	r3, #1
 810c478:	465a      	mov	r2, fp
 810c47a:	4631      	mov	r1, r6
 810c47c:	4628      	mov	r0, r5
 810c47e:	47b8      	blx	r7
 810c480:	3001      	adds	r0, #1
 810c482:	f43f ae56 	beq.w	810c132 <_printf_float+0xb6>
 810c486:	f108 0801 	add.w	r8, r8, #1
 810c48a:	45d0      	cmp	r8, sl
 810c48c:	dbf3      	blt.n	810c476 <_printf_float+0x3fa>
 810c48e:	464b      	mov	r3, r9
 810c490:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 810c494:	e6df      	b.n	810c256 <_printf_float+0x1da>
 810c496:	f04f 0800 	mov.w	r8, #0
 810c49a:	f104 0b1a 	add.w	fp, r4, #26
 810c49e:	e7f4      	b.n	810c48a <_printf_float+0x40e>
 810c4a0:	2301      	movs	r3, #1
 810c4a2:	4642      	mov	r2, r8
 810c4a4:	e7e1      	b.n	810c46a <_printf_float+0x3ee>
 810c4a6:	2301      	movs	r3, #1
 810c4a8:	464a      	mov	r2, r9
 810c4aa:	4631      	mov	r1, r6
 810c4ac:	4628      	mov	r0, r5
 810c4ae:	47b8      	blx	r7
 810c4b0:	3001      	adds	r0, #1
 810c4b2:	f43f ae3e 	beq.w	810c132 <_printf_float+0xb6>
 810c4b6:	f108 0801 	add.w	r8, r8, #1
 810c4ba:	68e3      	ldr	r3, [r4, #12]
 810c4bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810c4be:	1a5b      	subs	r3, r3, r1
 810c4c0:	4543      	cmp	r3, r8
 810c4c2:	dcf0      	bgt.n	810c4a6 <_printf_float+0x42a>
 810c4c4:	e6fc      	b.n	810c2c0 <_printf_float+0x244>
 810c4c6:	f04f 0800 	mov.w	r8, #0
 810c4ca:	f104 0919 	add.w	r9, r4, #25
 810c4ce:	e7f4      	b.n	810c4ba <_printf_float+0x43e>

0810c4d0 <_printf_common>:
 810c4d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c4d4:	4616      	mov	r6, r2
 810c4d6:	4698      	mov	r8, r3
 810c4d8:	688a      	ldr	r2, [r1, #8]
 810c4da:	690b      	ldr	r3, [r1, #16]
 810c4dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 810c4e0:	4293      	cmp	r3, r2
 810c4e2:	bfb8      	it	lt
 810c4e4:	4613      	movlt	r3, r2
 810c4e6:	6033      	str	r3, [r6, #0]
 810c4e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 810c4ec:	4607      	mov	r7, r0
 810c4ee:	460c      	mov	r4, r1
 810c4f0:	b10a      	cbz	r2, 810c4f6 <_printf_common+0x26>
 810c4f2:	3301      	adds	r3, #1
 810c4f4:	6033      	str	r3, [r6, #0]
 810c4f6:	6823      	ldr	r3, [r4, #0]
 810c4f8:	0699      	lsls	r1, r3, #26
 810c4fa:	bf42      	ittt	mi
 810c4fc:	6833      	ldrmi	r3, [r6, #0]
 810c4fe:	3302      	addmi	r3, #2
 810c500:	6033      	strmi	r3, [r6, #0]
 810c502:	6825      	ldr	r5, [r4, #0]
 810c504:	f015 0506 	ands.w	r5, r5, #6
 810c508:	d106      	bne.n	810c518 <_printf_common+0x48>
 810c50a:	f104 0a19 	add.w	sl, r4, #25
 810c50e:	68e3      	ldr	r3, [r4, #12]
 810c510:	6832      	ldr	r2, [r6, #0]
 810c512:	1a9b      	subs	r3, r3, r2
 810c514:	42ab      	cmp	r3, r5
 810c516:	dc26      	bgt.n	810c566 <_printf_common+0x96>
 810c518:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 810c51c:	6822      	ldr	r2, [r4, #0]
 810c51e:	3b00      	subs	r3, #0
 810c520:	bf18      	it	ne
 810c522:	2301      	movne	r3, #1
 810c524:	0692      	lsls	r2, r2, #26
 810c526:	d42b      	bmi.n	810c580 <_printf_common+0xb0>
 810c528:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 810c52c:	4641      	mov	r1, r8
 810c52e:	4638      	mov	r0, r7
 810c530:	47c8      	blx	r9
 810c532:	3001      	adds	r0, #1
 810c534:	d01e      	beq.n	810c574 <_printf_common+0xa4>
 810c536:	6823      	ldr	r3, [r4, #0]
 810c538:	6922      	ldr	r2, [r4, #16]
 810c53a:	f003 0306 	and.w	r3, r3, #6
 810c53e:	2b04      	cmp	r3, #4
 810c540:	bf02      	ittt	eq
 810c542:	68e5      	ldreq	r5, [r4, #12]
 810c544:	6833      	ldreq	r3, [r6, #0]
 810c546:	1aed      	subeq	r5, r5, r3
 810c548:	68a3      	ldr	r3, [r4, #8]
 810c54a:	bf0c      	ite	eq
 810c54c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810c550:	2500      	movne	r5, #0
 810c552:	4293      	cmp	r3, r2
 810c554:	bfc4      	itt	gt
 810c556:	1a9b      	subgt	r3, r3, r2
 810c558:	18ed      	addgt	r5, r5, r3
 810c55a:	2600      	movs	r6, #0
 810c55c:	341a      	adds	r4, #26
 810c55e:	42b5      	cmp	r5, r6
 810c560:	d11a      	bne.n	810c598 <_printf_common+0xc8>
 810c562:	2000      	movs	r0, #0
 810c564:	e008      	b.n	810c578 <_printf_common+0xa8>
 810c566:	2301      	movs	r3, #1
 810c568:	4652      	mov	r2, sl
 810c56a:	4641      	mov	r1, r8
 810c56c:	4638      	mov	r0, r7
 810c56e:	47c8      	blx	r9
 810c570:	3001      	adds	r0, #1
 810c572:	d103      	bne.n	810c57c <_printf_common+0xac>
 810c574:	f04f 30ff 	mov.w	r0, #4294967295
 810c578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c57c:	3501      	adds	r5, #1
 810c57e:	e7c6      	b.n	810c50e <_printf_common+0x3e>
 810c580:	18e1      	adds	r1, r4, r3
 810c582:	1c5a      	adds	r2, r3, #1
 810c584:	2030      	movs	r0, #48	@ 0x30
 810c586:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 810c58a:	4422      	add	r2, r4
 810c58c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 810c590:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 810c594:	3302      	adds	r3, #2
 810c596:	e7c7      	b.n	810c528 <_printf_common+0x58>
 810c598:	2301      	movs	r3, #1
 810c59a:	4622      	mov	r2, r4
 810c59c:	4641      	mov	r1, r8
 810c59e:	4638      	mov	r0, r7
 810c5a0:	47c8      	blx	r9
 810c5a2:	3001      	adds	r0, #1
 810c5a4:	d0e6      	beq.n	810c574 <_printf_common+0xa4>
 810c5a6:	3601      	adds	r6, #1
 810c5a8:	e7d9      	b.n	810c55e <_printf_common+0x8e>
	...

0810c5ac <_printf_i>:
 810c5ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810c5b0:	7e0f      	ldrb	r7, [r1, #24]
 810c5b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 810c5b4:	2f78      	cmp	r7, #120	@ 0x78
 810c5b6:	4691      	mov	r9, r2
 810c5b8:	4680      	mov	r8, r0
 810c5ba:	460c      	mov	r4, r1
 810c5bc:	469a      	mov	sl, r3
 810c5be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 810c5c2:	d807      	bhi.n	810c5d4 <_printf_i+0x28>
 810c5c4:	2f62      	cmp	r7, #98	@ 0x62
 810c5c6:	d80a      	bhi.n	810c5de <_printf_i+0x32>
 810c5c8:	2f00      	cmp	r7, #0
 810c5ca:	f000 80d2 	beq.w	810c772 <_printf_i+0x1c6>
 810c5ce:	2f58      	cmp	r7, #88	@ 0x58
 810c5d0:	f000 80b9 	beq.w	810c746 <_printf_i+0x19a>
 810c5d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810c5d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 810c5dc:	e03a      	b.n	810c654 <_printf_i+0xa8>
 810c5de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 810c5e2:	2b15      	cmp	r3, #21
 810c5e4:	d8f6      	bhi.n	810c5d4 <_printf_i+0x28>
 810c5e6:	a101      	add	r1, pc, #4	@ (adr r1, 810c5ec <_printf_i+0x40>)
 810c5e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 810c5ec:	0810c645 	.word	0x0810c645
 810c5f0:	0810c659 	.word	0x0810c659
 810c5f4:	0810c5d5 	.word	0x0810c5d5
 810c5f8:	0810c5d5 	.word	0x0810c5d5
 810c5fc:	0810c5d5 	.word	0x0810c5d5
 810c600:	0810c5d5 	.word	0x0810c5d5
 810c604:	0810c659 	.word	0x0810c659
 810c608:	0810c5d5 	.word	0x0810c5d5
 810c60c:	0810c5d5 	.word	0x0810c5d5
 810c610:	0810c5d5 	.word	0x0810c5d5
 810c614:	0810c5d5 	.word	0x0810c5d5
 810c618:	0810c759 	.word	0x0810c759
 810c61c:	0810c683 	.word	0x0810c683
 810c620:	0810c713 	.word	0x0810c713
 810c624:	0810c5d5 	.word	0x0810c5d5
 810c628:	0810c5d5 	.word	0x0810c5d5
 810c62c:	0810c77b 	.word	0x0810c77b
 810c630:	0810c5d5 	.word	0x0810c5d5
 810c634:	0810c683 	.word	0x0810c683
 810c638:	0810c5d5 	.word	0x0810c5d5
 810c63c:	0810c5d5 	.word	0x0810c5d5
 810c640:	0810c71b 	.word	0x0810c71b
 810c644:	6833      	ldr	r3, [r6, #0]
 810c646:	1d1a      	adds	r2, r3, #4
 810c648:	681b      	ldr	r3, [r3, #0]
 810c64a:	6032      	str	r2, [r6, #0]
 810c64c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810c650:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 810c654:	2301      	movs	r3, #1
 810c656:	e09d      	b.n	810c794 <_printf_i+0x1e8>
 810c658:	6833      	ldr	r3, [r6, #0]
 810c65a:	6820      	ldr	r0, [r4, #0]
 810c65c:	1d19      	adds	r1, r3, #4
 810c65e:	6031      	str	r1, [r6, #0]
 810c660:	0606      	lsls	r6, r0, #24
 810c662:	d501      	bpl.n	810c668 <_printf_i+0xbc>
 810c664:	681d      	ldr	r5, [r3, #0]
 810c666:	e003      	b.n	810c670 <_printf_i+0xc4>
 810c668:	0645      	lsls	r5, r0, #25
 810c66a:	d5fb      	bpl.n	810c664 <_printf_i+0xb8>
 810c66c:	f9b3 5000 	ldrsh.w	r5, [r3]
 810c670:	2d00      	cmp	r5, #0
 810c672:	da03      	bge.n	810c67c <_printf_i+0xd0>
 810c674:	232d      	movs	r3, #45	@ 0x2d
 810c676:	426d      	negs	r5, r5
 810c678:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810c67c:	4859      	ldr	r0, [pc, #356]	@ (810c7e4 <_printf_i+0x238>)
 810c67e:	230a      	movs	r3, #10
 810c680:	e011      	b.n	810c6a6 <_printf_i+0xfa>
 810c682:	6821      	ldr	r1, [r4, #0]
 810c684:	6833      	ldr	r3, [r6, #0]
 810c686:	0608      	lsls	r0, r1, #24
 810c688:	f853 5b04 	ldr.w	r5, [r3], #4
 810c68c:	d402      	bmi.n	810c694 <_printf_i+0xe8>
 810c68e:	0649      	lsls	r1, r1, #25
 810c690:	bf48      	it	mi
 810c692:	b2ad      	uxthmi	r5, r5
 810c694:	2f6f      	cmp	r7, #111	@ 0x6f
 810c696:	4853      	ldr	r0, [pc, #332]	@ (810c7e4 <_printf_i+0x238>)
 810c698:	6033      	str	r3, [r6, #0]
 810c69a:	bf14      	ite	ne
 810c69c:	230a      	movne	r3, #10
 810c69e:	2308      	moveq	r3, #8
 810c6a0:	2100      	movs	r1, #0
 810c6a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 810c6a6:	6866      	ldr	r6, [r4, #4]
 810c6a8:	60a6      	str	r6, [r4, #8]
 810c6aa:	2e00      	cmp	r6, #0
 810c6ac:	bfa2      	ittt	ge
 810c6ae:	6821      	ldrge	r1, [r4, #0]
 810c6b0:	f021 0104 	bicge.w	r1, r1, #4
 810c6b4:	6021      	strge	r1, [r4, #0]
 810c6b6:	b90d      	cbnz	r5, 810c6bc <_printf_i+0x110>
 810c6b8:	2e00      	cmp	r6, #0
 810c6ba:	d04b      	beq.n	810c754 <_printf_i+0x1a8>
 810c6bc:	4616      	mov	r6, r2
 810c6be:	fbb5 f1f3 	udiv	r1, r5, r3
 810c6c2:	fb03 5711 	mls	r7, r3, r1, r5
 810c6c6:	5dc7      	ldrb	r7, [r0, r7]
 810c6c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 810c6cc:	462f      	mov	r7, r5
 810c6ce:	42bb      	cmp	r3, r7
 810c6d0:	460d      	mov	r5, r1
 810c6d2:	d9f4      	bls.n	810c6be <_printf_i+0x112>
 810c6d4:	2b08      	cmp	r3, #8
 810c6d6:	d10b      	bne.n	810c6f0 <_printf_i+0x144>
 810c6d8:	6823      	ldr	r3, [r4, #0]
 810c6da:	07df      	lsls	r7, r3, #31
 810c6dc:	d508      	bpl.n	810c6f0 <_printf_i+0x144>
 810c6de:	6923      	ldr	r3, [r4, #16]
 810c6e0:	6861      	ldr	r1, [r4, #4]
 810c6e2:	4299      	cmp	r1, r3
 810c6e4:	bfde      	ittt	le
 810c6e6:	2330      	movle	r3, #48	@ 0x30
 810c6e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 810c6ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 810c6f0:	1b92      	subs	r2, r2, r6
 810c6f2:	6122      	str	r2, [r4, #16]
 810c6f4:	f8cd a000 	str.w	sl, [sp]
 810c6f8:	464b      	mov	r3, r9
 810c6fa:	aa03      	add	r2, sp, #12
 810c6fc:	4621      	mov	r1, r4
 810c6fe:	4640      	mov	r0, r8
 810c700:	f7ff fee6 	bl	810c4d0 <_printf_common>
 810c704:	3001      	adds	r0, #1
 810c706:	d14a      	bne.n	810c79e <_printf_i+0x1f2>
 810c708:	f04f 30ff 	mov.w	r0, #4294967295
 810c70c:	b004      	add	sp, #16
 810c70e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c712:	6823      	ldr	r3, [r4, #0]
 810c714:	f043 0320 	orr.w	r3, r3, #32
 810c718:	6023      	str	r3, [r4, #0]
 810c71a:	4833      	ldr	r0, [pc, #204]	@ (810c7e8 <_printf_i+0x23c>)
 810c71c:	2778      	movs	r7, #120	@ 0x78
 810c71e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 810c722:	6823      	ldr	r3, [r4, #0]
 810c724:	6831      	ldr	r1, [r6, #0]
 810c726:	061f      	lsls	r7, r3, #24
 810c728:	f851 5b04 	ldr.w	r5, [r1], #4
 810c72c:	d402      	bmi.n	810c734 <_printf_i+0x188>
 810c72e:	065f      	lsls	r7, r3, #25
 810c730:	bf48      	it	mi
 810c732:	b2ad      	uxthmi	r5, r5
 810c734:	6031      	str	r1, [r6, #0]
 810c736:	07d9      	lsls	r1, r3, #31
 810c738:	bf44      	itt	mi
 810c73a:	f043 0320 	orrmi.w	r3, r3, #32
 810c73e:	6023      	strmi	r3, [r4, #0]
 810c740:	b11d      	cbz	r5, 810c74a <_printf_i+0x19e>
 810c742:	2310      	movs	r3, #16
 810c744:	e7ac      	b.n	810c6a0 <_printf_i+0xf4>
 810c746:	4827      	ldr	r0, [pc, #156]	@ (810c7e4 <_printf_i+0x238>)
 810c748:	e7e9      	b.n	810c71e <_printf_i+0x172>
 810c74a:	6823      	ldr	r3, [r4, #0]
 810c74c:	f023 0320 	bic.w	r3, r3, #32
 810c750:	6023      	str	r3, [r4, #0]
 810c752:	e7f6      	b.n	810c742 <_printf_i+0x196>
 810c754:	4616      	mov	r6, r2
 810c756:	e7bd      	b.n	810c6d4 <_printf_i+0x128>
 810c758:	6833      	ldr	r3, [r6, #0]
 810c75a:	6825      	ldr	r5, [r4, #0]
 810c75c:	6961      	ldr	r1, [r4, #20]
 810c75e:	1d18      	adds	r0, r3, #4
 810c760:	6030      	str	r0, [r6, #0]
 810c762:	062e      	lsls	r6, r5, #24
 810c764:	681b      	ldr	r3, [r3, #0]
 810c766:	d501      	bpl.n	810c76c <_printf_i+0x1c0>
 810c768:	6019      	str	r1, [r3, #0]
 810c76a:	e002      	b.n	810c772 <_printf_i+0x1c6>
 810c76c:	0668      	lsls	r0, r5, #25
 810c76e:	d5fb      	bpl.n	810c768 <_printf_i+0x1bc>
 810c770:	8019      	strh	r1, [r3, #0]
 810c772:	2300      	movs	r3, #0
 810c774:	6123      	str	r3, [r4, #16]
 810c776:	4616      	mov	r6, r2
 810c778:	e7bc      	b.n	810c6f4 <_printf_i+0x148>
 810c77a:	6833      	ldr	r3, [r6, #0]
 810c77c:	1d1a      	adds	r2, r3, #4
 810c77e:	6032      	str	r2, [r6, #0]
 810c780:	681e      	ldr	r6, [r3, #0]
 810c782:	6862      	ldr	r2, [r4, #4]
 810c784:	2100      	movs	r1, #0
 810c786:	4630      	mov	r0, r6
 810c788:	f7f3 fdba 	bl	8100300 <memchr>
 810c78c:	b108      	cbz	r0, 810c792 <_printf_i+0x1e6>
 810c78e:	1b80      	subs	r0, r0, r6
 810c790:	6060      	str	r0, [r4, #4]
 810c792:	6863      	ldr	r3, [r4, #4]
 810c794:	6123      	str	r3, [r4, #16]
 810c796:	2300      	movs	r3, #0
 810c798:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810c79c:	e7aa      	b.n	810c6f4 <_printf_i+0x148>
 810c79e:	6923      	ldr	r3, [r4, #16]
 810c7a0:	4632      	mov	r2, r6
 810c7a2:	4649      	mov	r1, r9
 810c7a4:	4640      	mov	r0, r8
 810c7a6:	47d0      	blx	sl
 810c7a8:	3001      	adds	r0, #1
 810c7aa:	d0ad      	beq.n	810c708 <_printf_i+0x15c>
 810c7ac:	6823      	ldr	r3, [r4, #0]
 810c7ae:	079b      	lsls	r3, r3, #30
 810c7b0:	d413      	bmi.n	810c7da <_printf_i+0x22e>
 810c7b2:	68e0      	ldr	r0, [r4, #12]
 810c7b4:	9b03      	ldr	r3, [sp, #12]
 810c7b6:	4298      	cmp	r0, r3
 810c7b8:	bfb8      	it	lt
 810c7ba:	4618      	movlt	r0, r3
 810c7bc:	e7a6      	b.n	810c70c <_printf_i+0x160>
 810c7be:	2301      	movs	r3, #1
 810c7c0:	4632      	mov	r2, r6
 810c7c2:	4649      	mov	r1, r9
 810c7c4:	4640      	mov	r0, r8
 810c7c6:	47d0      	blx	sl
 810c7c8:	3001      	adds	r0, #1
 810c7ca:	d09d      	beq.n	810c708 <_printf_i+0x15c>
 810c7cc:	3501      	adds	r5, #1
 810c7ce:	68e3      	ldr	r3, [r4, #12]
 810c7d0:	9903      	ldr	r1, [sp, #12]
 810c7d2:	1a5b      	subs	r3, r3, r1
 810c7d4:	42ab      	cmp	r3, r5
 810c7d6:	dcf2      	bgt.n	810c7be <_printf_i+0x212>
 810c7d8:	e7eb      	b.n	810c7b2 <_printf_i+0x206>
 810c7da:	2500      	movs	r5, #0
 810c7dc:	f104 0619 	add.w	r6, r4, #25
 810c7e0:	e7f5      	b.n	810c7ce <_printf_i+0x222>
 810c7e2:	bf00      	nop
 810c7e4:	0810fefb 	.word	0x0810fefb
 810c7e8:	0810ff0c 	.word	0x0810ff0c

0810c7ec <std>:
 810c7ec:	2300      	movs	r3, #0
 810c7ee:	b510      	push	{r4, lr}
 810c7f0:	4604      	mov	r4, r0
 810c7f2:	e9c0 3300 	strd	r3, r3, [r0]
 810c7f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810c7fa:	6083      	str	r3, [r0, #8]
 810c7fc:	8181      	strh	r1, [r0, #12]
 810c7fe:	6643      	str	r3, [r0, #100]	@ 0x64
 810c800:	81c2      	strh	r2, [r0, #14]
 810c802:	6183      	str	r3, [r0, #24]
 810c804:	4619      	mov	r1, r3
 810c806:	2208      	movs	r2, #8
 810c808:	305c      	adds	r0, #92	@ 0x5c
 810c80a:	f000 fa19 	bl	810cc40 <memset>
 810c80e:	4b0d      	ldr	r3, [pc, #52]	@ (810c844 <std+0x58>)
 810c810:	6263      	str	r3, [r4, #36]	@ 0x24
 810c812:	4b0d      	ldr	r3, [pc, #52]	@ (810c848 <std+0x5c>)
 810c814:	62a3      	str	r3, [r4, #40]	@ 0x28
 810c816:	4b0d      	ldr	r3, [pc, #52]	@ (810c84c <std+0x60>)
 810c818:	62e3      	str	r3, [r4, #44]	@ 0x2c
 810c81a:	4b0d      	ldr	r3, [pc, #52]	@ (810c850 <std+0x64>)
 810c81c:	6323      	str	r3, [r4, #48]	@ 0x30
 810c81e:	4b0d      	ldr	r3, [pc, #52]	@ (810c854 <std+0x68>)
 810c820:	6224      	str	r4, [r4, #32]
 810c822:	429c      	cmp	r4, r3
 810c824:	d006      	beq.n	810c834 <std+0x48>
 810c826:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 810c82a:	4294      	cmp	r4, r2
 810c82c:	d002      	beq.n	810c834 <std+0x48>
 810c82e:	33d0      	adds	r3, #208	@ 0xd0
 810c830:	429c      	cmp	r4, r3
 810c832:	d105      	bne.n	810c840 <std+0x54>
 810c834:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 810c838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810c83c:	f000 ba7c 	b.w	810cd38 <__retarget_lock_init_recursive>
 810c840:	bd10      	pop	{r4, pc}
 810c842:	bf00      	nop
 810c844:	0810ca91 	.word	0x0810ca91
 810c848:	0810cab3 	.word	0x0810cab3
 810c84c:	0810caeb 	.word	0x0810caeb
 810c850:	0810cb0f 	.word	0x0810cb0f
 810c854:	10000808 	.word	0x10000808

0810c858 <stdio_exit_handler>:
 810c858:	4a02      	ldr	r2, [pc, #8]	@ (810c864 <stdio_exit_handler+0xc>)
 810c85a:	4903      	ldr	r1, [pc, #12]	@ (810c868 <stdio_exit_handler+0x10>)
 810c85c:	4803      	ldr	r0, [pc, #12]	@ (810c86c <stdio_exit_handler+0x14>)
 810c85e:	f000 b869 	b.w	810c934 <_fwalk_sglue>
 810c862:	bf00      	nop
 810c864:	10000078 	.word	0x10000078
 810c868:	0810e919 	.word	0x0810e919
 810c86c:	10000088 	.word	0x10000088

0810c870 <cleanup_stdio>:
 810c870:	6841      	ldr	r1, [r0, #4]
 810c872:	4b0c      	ldr	r3, [pc, #48]	@ (810c8a4 <cleanup_stdio+0x34>)
 810c874:	4299      	cmp	r1, r3
 810c876:	b510      	push	{r4, lr}
 810c878:	4604      	mov	r4, r0
 810c87a:	d001      	beq.n	810c880 <cleanup_stdio+0x10>
 810c87c:	f002 f84c 	bl	810e918 <_fflush_r>
 810c880:	68a1      	ldr	r1, [r4, #8]
 810c882:	4b09      	ldr	r3, [pc, #36]	@ (810c8a8 <cleanup_stdio+0x38>)
 810c884:	4299      	cmp	r1, r3
 810c886:	d002      	beq.n	810c88e <cleanup_stdio+0x1e>
 810c888:	4620      	mov	r0, r4
 810c88a:	f002 f845 	bl	810e918 <_fflush_r>
 810c88e:	68e1      	ldr	r1, [r4, #12]
 810c890:	4b06      	ldr	r3, [pc, #24]	@ (810c8ac <cleanup_stdio+0x3c>)
 810c892:	4299      	cmp	r1, r3
 810c894:	d004      	beq.n	810c8a0 <cleanup_stdio+0x30>
 810c896:	4620      	mov	r0, r4
 810c898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810c89c:	f002 b83c 	b.w	810e918 <_fflush_r>
 810c8a0:	bd10      	pop	{r4, pc}
 810c8a2:	bf00      	nop
 810c8a4:	10000808 	.word	0x10000808
 810c8a8:	10000870 	.word	0x10000870
 810c8ac:	100008d8 	.word	0x100008d8

0810c8b0 <global_stdio_init.part.0>:
 810c8b0:	b510      	push	{r4, lr}
 810c8b2:	4b0b      	ldr	r3, [pc, #44]	@ (810c8e0 <global_stdio_init.part.0+0x30>)
 810c8b4:	4c0b      	ldr	r4, [pc, #44]	@ (810c8e4 <global_stdio_init.part.0+0x34>)
 810c8b6:	4a0c      	ldr	r2, [pc, #48]	@ (810c8e8 <global_stdio_init.part.0+0x38>)
 810c8b8:	601a      	str	r2, [r3, #0]
 810c8ba:	4620      	mov	r0, r4
 810c8bc:	2200      	movs	r2, #0
 810c8be:	2104      	movs	r1, #4
 810c8c0:	f7ff ff94 	bl	810c7ec <std>
 810c8c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 810c8c8:	2201      	movs	r2, #1
 810c8ca:	2109      	movs	r1, #9
 810c8cc:	f7ff ff8e 	bl	810c7ec <std>
 810c8d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 810c8d4:	2202      	movs	r2, #2
 810c8d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810c8da:	2112      	movs	r1, #18
 810c8dc:	f7ff bf86 	b.w	810c7ec <std>
 810c8e0:	10000940 	.word	0x10000940
 810c8e4:	10000808 	.word	0x10000808
 810c8e8:	0810c859 	.word	0x0810c859

0810c8ec <__sfp_lock_acquire>:
 810c8ec:	4801      	ldr	r0, [pc, #4]	@ (810c8f4 <__sfp_lock_acquire+0x8>)
 810c8ee:	f000 ba24 	b.w	810cd3a <__retarget_lock_acquire_recursive>
 810c8f2:	bf00      	nop
 810c8f4:	10000949 	.word	0x10000949

0810c8f8 <__sfp_lock_release>:
 810c8f8:	4801      	ldr	r0, [pc, #4]	@ (810c900 <__sfp_lock_release+0x8>)
 810c8fa:	f000 ba1f 	b.w	810cd3c <__retarget_lock_release_recursive>
 810c8fe:	bf00      	nop
 810c900:	10000949 	.word	0x10000949

0810c904 <__sinit>:
 810c904:	b510      	push	{r4, lr}
 810c906:	4604      	mov	r4, r0
 810c908:	f7ff fff0 	bl	810c8ec <__sfp_lock_acquire>
 810c90c:	6a23      	ldr	r3, [r4, #32]
 810c90e:	b11b      	cbz	r3, 810c918 <__sinit+0x14>
 810c910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810c914:	f7ff bff0 	b.w	810c8f8 <__sfp_lock_release>
 810c918:	4b04      	ldr	r3, [pc, #16]	@ (810c92c <__sinit+0x28>)
 810c91a:	6223      	str	r3, [r4, #32]
 810c91c:	4b04      	ldr	r3, [pc, #16]	@ (810c930 <__sinit+0x2c>)
 810c91e:	681b      	ldr	r3, [r3, #0]
 810c920:	2b00      	cmp	r3, #0
 810c922:	d1f5      	bne.n	810c910 <__sinit+0xc>
 810c924:	f7ff ffc4 	bl	810c8b0 <global_stdio_init.part.0>
 810c928:	e7f2      	b.n	810c910 <__sinit+0xc>
 810c92a:	bf00      	nop
 810c92c:	0810c871 	.word	0x0810c871
 810c930:	10000940 	.word	0x10000940

0810c934 <_fwalk_sglue>:
 810c934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c938:	4607      	mov	r7, r0
 810c93a:	4688      	mov	r8, r1
 810c93c:	4614      	mov	r4, r2
 810c93e:	2600      	movs	r6, #0
 810c940:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810c944:	f1b9 0901 	subs.w	r9, r9, #1
 810c948:	d505      	bpl.n	810c956 <_fwalk_sglue+0x22>
 810c94a:	6824      	ldr	r4, [r4, #0]
 810c94c:	2c00      	cmp	r4, #0
 810c94e:	d1f7      	bne.n	810c940 <_fwalk_sglue+0xc>
 810c950:	4630      	mov	r0, r6
 810c952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c956:	89ab      	ldrh	r3, [r5, #12]
 810c958:	2b01      	cmp	r3, #1
 810c95a:	d907      	bls.n	810c96c <_fwalk_sglue+0x38>
 810c95c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810c960:	3301      	adds	r3, #1
 810c962:	d003      	beq.n	810c96c <_fwalk_sglue+0x38>
 810c964:	4629      	mov	r1, r5
 810c966:	4638      	mov	r0, r7
 810c968:	47c0      	blx	r8
 810c96a:	4306      	orrs	r6, r0
 810c96c:	3568      	adds	r5, #104	@ 0x68
 810c96e:	e7e9      	b.n	810c944 <_fwalk_sglue+0x10>

0810c970 <iprintf>:
 810c970:	b40f      	push	{r0, r1, r2, r3}
 810c972:	b507      	push	{r0, r1, r2, lr}
 810c974:	4906      	ldr	r1, [pc, #24]	@ (810c990 <iprintf+0x20>)
 810c976:	ab04      	add	r3, sp, #16
 810c978:	6808      	ldr	r0, [r1, #0]
 810c97a:	f853 2b04 	ldr.w	r2, [r3], #4
 810c97e:	6881      	ldr	r1, [r0, #8]
 810c980:	9301      	str	r3, [sp, #4]
 810c982:	f001 fe2d 	bl	810e5e0 <_vfiprintf_r>
 810c986:	b003      	add	sp, #12
 810c988:	f85d eb04 	ldr.w	lr, [sp], #4
 810c98c:	b004      	add	sp, #16
 810c98e:	4770      	bx	lr
 810c990:	10000084 	.word	0x10000084

0810c994 <_puts_r>:
 810c994:	6a03      	ldr	r3, [r0, #32]
 810c996:	b570      	push	{r4, r5, r6, lr}
 810c998:	6884      	ldr	r4, [r0, #8]
 810c99a:	4605      	mov	r5, r0
 810c99c:	460e      	mov	r6, r1
 810c99e:	b90b      	cbnz	r3, 810c9a4 <_puts_r+0x10>
 810c9a0:	f7ff ffb0 	bl	810c904 <__sinit>
 810c9a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810c9a6:	07db      	lsls	r3, r3, #31
 810c9a8:	d405      	bmi.n	810c9b6 <_puts_r+0x22>
 810c9aa:	89a3      	ldrh	r3, [r4, #12]
 810c9ac:	0598      	lsls	r0, r3, #22
 810c9ae:	d402      	bmi.n	810c9b6 <_puts_r+0x22>
 810c9b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810c9b2:	f000 f9c2 	bl	810cd3a <__retarget_lock_acquire_recursive>
 810c9b6:	89a3      	ldrh	r3, [r4, #12]
 810c9b8:	0719      	lsls	r1, r3, #28
 810c9ba:	d502      	bpl.n	810c9c2 <_puts_r+0x2e>
 810c9bc:	6923      	ldr	r3, [r4, #16]
 810c9be:	2b00      	cmp	r3, #0
 810c9c0:	d135      	bne.n	810ca2e <_puts_r+0x9a>
 810c9c2:	4621      	mov	r1, r4
 810c9c4:	4628      	mov	r0, r5
 810c9c6:	f000 f8e5 	bl	810cb94 <__swsetup_r>
 810c9ca:	b380      	cbz	r0, 810ca2e <_puts_r+0x9a>
 810c9cc:	f04f 35ff 	mov.w	r5, #4294967295
 810c9d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810c9d2:	07da      	lsls	r2, r3, #31
 810c9d4:	d405      	bmi.n	810c9e2 <_puts_r+0x4e>
 810c9d6:	89a3      	ldrh	r3, [r4, #12]
 810c9d8:	059b      	lsls	r3, r3, #22
 810c9da:	d402      	bmi.n	810c9e2 <_puts_r+0x4e>
 810c9dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810c9de:	f000 f9ad 	bl	810cd3c <__retarget_lock_release_recursive>
 810c9e2:	4628      	mov	r0, r5
 810c9e4:	bd70      	pop	{r4, r5, r6, pc}
 810c9e6:	2b00      	cmp	r3, #0
 810c9e8:	da04      	bge.n	810c9f4 <_puts_r+0x60>
 810c9ea:	69a2      	ldr	r2, [r4, #24]
 810c9ec:	429a      	cmp	r2, r3
 810c9ee:	dc17      	bgt.n	810ca20 <_puts_r+0x8c>
 810c9f0:	290a      	cmp	r1, #10
 810c9f2:	d015      	beq.n	810ca20 <_puts_r+0x8c>
 810c9f4:	6823      	ldr	r3, [r4, #0]
 810c9f6:	1c5a      	adds	r2, r3, #1
 810c9f8:	6022      	str	r2, [r4, #0]
 810c9fa:	7019      	strb	r1, [r3, #0]
 810c9fc:	68a3      	ldr	r3, [r4, #8]
 810c9fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 810ca02:	3b01      	subs	r3, #1
 810ca04:	60a3      	str	r3, [r4, #8]
 810ca06:	2900      	cmp	r1, #0
 810ca08:	d1ed      	bne.n	810c9e6 <_puts_r+0x52>
 810ca0a:	2b00      	cmp	r3, #0
 810ca0c:	da11      	bge.n	810ca32 <_puts_r+0x9e>
 810ca0e:	4622      	mov	r2, r4
 810ca10:	210a      	movs	r1, #10
 810ca12:	4628      	mov	r0, r5
 810ca14:	f000 f87f 	bl	810cb16 <__swbuf_r>
 810ca18:	3001      	adds	r0, #1
 810ca1a:	d0d7      	beq.n	810c9cc <_puts_r+0x38>
 810ca1c:	250a      	movs	r5, #10
 810ca1e:	e7d7      	b.n	810c9d0 <_puts_r+0x3c>
 810ca20:	4622      	mov	r2, r4
 810ca22:	4628      	mov	r0, r5
 810ca24:	f000 f877 	bl	810cb16 <__swbuf_r>
 810ca28:	3001      	adds	r0, #1
 810ca2a:	d1e7      	bne.n	810c9fc <_puts_r+0x68>
 810ca2c:	e7ce      	b.n	810c9cc <_puts_r+0x38>
 810ca2e:	3e01      	subs	r6, #1
 810ca30:	e7e4      	b.n	810c9fc <_puts_r+0x68>
 810ca32:	6823      	ldr	r3, [r4, #0]
 810ca34:	1c5a      	adds	r2, r3, #1
 810ca36:	6022      	str	r2, [r4, #0]
 810ca38:	220a      	movs	r2, #10
 810ca3a:	701a      	strb	r2, [r3, #0]
 810ca3c:	e7ee      	b.n	810ca1c <_puts_r+0x88>
	...

0810ca40 <puts>:
 810ca40:	4b02      	ldr	r3, [pc, #8]	@ (810ca4c <puts+0xc>)
 810ca42:	4601      	mov	r1, r0
 810ca44:	6818      	ldr	r0, [r3, #0]
 810ca46:	f7ff bfa5 	b.w	810c994 <_puts_r>
 810ca4a:	bf00      	nop
 810ca4c:	10000084 	.word	0x10000084

0810ca50 <siprintf>:
 810ca50:	b40e      	push	{r1, r2, r3}
 810ca52:	b500      	push	{lr}
 810ca54:	b09c      	sub	sp, #112	@ 0x70
 810ca56:	ab1d      	add	r3, sp, #116	@ 0x74
 810ca58:	9002      	str	r0, [sp, #8]
 810ca5a:	9006      	str	r0, [sp, #24]
 810ca5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 810ca60:	4809      	ldr	r0, [pc, #36]	@ (810ca88 <siprintf+0x38>)
 810ca62:	9107      	str	r1, [sp, #28]
 810ca64:	9104      	str	r1, [sp, #16]
 810ca66:	4909      	ldr	r1, [pc, #36]	@ (810ca8c <siprintf+0x3c>)
 810ca68:	f853 2b04 	ldr.w	r2, [r3], #4
 810ca6c:	9105      	str	r1, [sp, #20]
 810ca6e:	6800      	ldr	r0, [r0, #0]
 810ca70:	9301      	str	r3, [sp, #4]
 810ca72:	a902      	add	r1, sp, #8
 810ca74:	f001 fc8e 	bl	810e394 <_svfiprintf_r>
 810ca78:	9b02      	ldr	r3, [sp, #8]
 810ca7a:	2200      	movs	r2, #0
 810ca7c:	701a      	strb	r2, [r3, #0]
 810ca7e:	b01c      	add	sp, #112	@ 0x70
 810ca80:	f85d eb04 	ldr.w	lr, [sp], #4
 810ca84:	b003      	add	sp, #12
 810ca86:	4770      	bx	lr
 810ca88:	10000084 	.word	0x10000084
 810ca8c:	ffff0208 	.word	0xffff0208

0810ca90 <__sread>:
 810ca90:	b510      	push	{r4, lr}
 810ca92:	460c      	mov	r4, r1
 810ca94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ca98:	f000 f900 	bl	810cc9c <_read_r>
 810ca9c:	2800      	cmp	r0, #0
 810ca9e:	bfab      	itete	ge
 810caa0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 810caa2:	89a3      	ldrhlt	r3, [r4, #12]
 810caa4:	181b      	addge	r3, r3, r0
 810caa6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 810caaa:	bfac      	ite	ge
 810caac:	6563      	strge	r3, [r4, #84]	@ 0x54
 810caae:	81a3      	strhlt	r3, [r4, #12]
 810cab0:	bd10      	pop	{r4, pc}

0810cab2 <__swrite>:
 810cab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810cab6:	461f      	mov	r7, r3
 810cab8:	898b      	ldrh	r3, [r1, #12]
 810caba:	05db      	lsls	r3, r3, #23
 810cabc:	4605      	mov	r5, r0
 810cabe:	460c      	mov	r4, r1
 810cac0:	4616      	mov	r6, r2
 810cac2:	d505      	bpl.n	810cad0 <__swrite+0x1e>
 810cac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cac8:	2302      	movs	r3, #2
 810caca:	2200      	movs	r2, #0
 810cacc:	f000 f8d4 	bl	810cc78 <_lseek_r>
 810cad0:	89a3      	ldrh	r3, [r4, #12]
 810cad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810cad6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810cada:	81a3      	strh	r3, [r4, #12]
 810cadc:	4632      	mov	r2, r6
 810cade:	463b      	mov	r3, r7
 810cae0:	4628      	mov	r0, r5
 810cae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810cae6:	f000 b8eb 	b.w	810ccc0 <_write_r>

0810caea <__sseek>:
 810caea:	b510      	push	{r4, lr}
 810caec:	460c      	mov	r4, r1
 810caee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810caf2:	f000 f8c1 	bl	810cc78 <_lseek_r>
 810caf6:	1c43      	adds	r3, r0, #1
 810caf8:	89a3      	ldrh	r3, [r4, #12]
 810cafa:	bf15      	itete	ne
 810cafc:	6560      	strne	r0, [r4, #84]	@ 0x54
 810cafe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 810cb02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 810cb06:	81a3      	strheq	r3, [r4, #12]
 810cb08:	bf18      	it	ne
 810cb0a:	81a3      	strhne	r3, [r4, #12]
 810cb0c:	bd10      	pop	{r4, pc}

0810cb0e <__sclose>:
 810cb0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cb12:	f000 b8a1 	b.w	810cc58 <_close_r>

0810cb16 <__swbuf_r>:
 810cb16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cb18:	460e      	mov	r6, r1
 810cb1a:	4614      	mov	r4, r2
 810cb1c:	4605      	mov	r5, r0
 810cb1e:	b118      	cbz	r0, 810cb28 <__swbuf_r+0x12>
 810cb20:	6a03      	ldr	r3, [r0, #32]
 810cb22:	b90b      	cbnz	r3, 810cb28 <__swbuf_r+0x12>
 810cb24:	f7ff feee 	bl	810c904 <__sinit>
 810cb28:	69a3      	ldr	r3, [r4, #24]
 810cb2a:	60a3      	str	r3, [r4, #8]
 810cb2c:	89a3      	ldrh	r3, [r4, #12]
 810cb2e:	071a      	lsls	r2, r3, #28
 810cb30:	d501      	bpl.n	810cb36 <__swbuf_r+0x20>
 810cb32:	6923      	ldr	r3, [r4, #16]
 810cb34:	b943      	cbnz	r3, 810cb48 <__swbuf_r+0x32>
 810cb36:	4621      	mov	r1, r4
 810cb38:	4628      	mov	r0, r5
 810cb3a:	f000 f82b 	bl	810cb94 <__swsetup_r>
 810cb3e:	b118      	cbz	r0, 810cb48 <__swbuf_r+0x32>
 810cb40:	f04f 37ff 	mov.w	r7, #4294967295
 810cb44:	4638      	mov	r0, r7
 810cb46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810cb48:	6823      	ldr	r3, [r4, #0]
 810cb4a:	6922      	ldr	r2, [r4, #16]
 810cb4c:	1a98      	subs	r0, r3, r2
 810cb4e:	6963      	ldr	r3, [r4, #20]
 810cb50:	b2f6      	uxtb	r6, r6
 810cb52:	4283      	cmp	r3, r0
 810cb54:	4637      	mov	r7, r6
 810cb56:	dc05      	bgt.n	810cb64 <__swbuf_r+0x4e>
 810cb58:	4621      	mov	r1, r4
 810cb5a:	4628      	mov	r0, r5
 810cb5c:	f001 fedc 	bl	810e918 <_fflush_r>
 810cb60:	2800      	cmp	r0, #0
 810cb62:	d1ed      	bne.n	810cb40 <__swbuf_r+0x2a>
 810cb64:	68a3      	ldr	r3, [r4, #8]
 810cb66:	3b01      	subs	r3, #1
 810cb68:	60a3      	str	r3, [r4, #8]
 810cb6a:	6823      	ldr	r3, [r4, #0]
 810cb6c:	1c5a      	adds	r2, r3, #1
 810cb6e:	6022      	str	r2, [r4, #0]
 810cb70:	701e      	strb	r6, [r3, #0]
 810cb72:	6962      	ldr	r2, [r4, #20]
 810cb74:	1c43      	adds	r3, r0, #1
 810cb76:	429a      	cmp	r2, r3
 810cb78:	d004      	beq.n	810cb84 <__swbuf_r+0x6e>
 810cb7a:	89a3      	ldrh	r3, [r4, #12]
 810cb7c:	07db      	lsls	r3, r3, #31
 810cb7e:	d5e1      	bpl.n	810cb44 <__swbuf_r+0x2e>
 810cb80:	2e0a      	cmp	r6, #10
 810cb82:	d1df      	bne.n	810cb44 <__swbuf_r+0x2e>
 810cb84:	4621      	mov	r1, r4
 810cb86:	4628      	mov	r0, r5
 810cb88:	f001 fec6 	bl	810e918 <_fflush_r>
 810cb8c:	2800      	cmp	r0, #0
 810cb8e:	d0d9      	beq.n	810cb44 <__swbuf_r+0x2e>
 810cb90:	e7d6      	b.n	810cb40 <__swbuf_r+0x2a>
	...

0810cb94 <__swsetup_r>:
 810cb94:	b538      	push	{r3, r4, r5, lr}
 810cb96:	4b29      	ldr	r3, [pc, #164]	@ (810cc3c <__swsetup_r+0xa8>)
 810cb98:	4605      	mov	r5, r0
 810cb9a:	6818      	ldr	r0, [r3, #0]
 810cb9c:	460c      	mov	r4, r1
 810cb9e:	b118      	cbz	r0, 810cba8 <__swsetup_r+0x14>
 810cba0:	6a03      	ldr	r3, [r0, #32]
 810cba2:	b90b      	cbnz	r3, 810cba8 <__swsetup_r+0x14>
 810cba4:	f7ff feae 	bl	810c904 <__sinit>
 810cba8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810cbac:	0719      	lsls	r1, r3, #28
 810cbae:	d422      	bmi.n	810cbf6 <__swsetup_r+0x62>
 810cbb0:	06da      	lsls	r2, r3, #27
 810cbb2:	d407      	bmi.n	810cbc4 <__swsetup_r+0x30>
 810cbb4:	2209      	movs	r2, #9
 810cbb6:	602a      	str	r2, [r5, #0]
 810cbb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810cbbc:	81a3      	strh	r3, [r4, #12]
 810cbbe:	f04f 30ff 	mov.w	r0, #4294967295
 810cbc2:	e033      	b.n	810cc2c <__swsetup_r+0x98>
 810cbc4:	0758      	lsls	r0, r3, #29
 810cbc6:	d512      	bpl.n	810cbee <__swsetup_r+0x5a>
 810cbc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810cbca:	b141      	cbz	r1, 810cbde <__swsetup_r+0x4a>
 810cbcc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810cbd0:	4299      	cmp	r1, r3
 810cbd2:	d002      	beq.n	810cbda <__swsetup_r+0x46>
 810cbd4:	4628      	mov	r0, r5
 810cbd6:	f000 feff 	bl	810d9d8 <_free_r>
 810cbda:	2300      	movs	r3, #0
 810cbdc:	6363      	str	r3, [r4, #52]	@ 0x34
 810cbde:	89a3      	ldrh	r3, [r4, #12]
 810cbe0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 810cbe4:	81a3      	strh	r3, [r4, #12]
 810cbe6:	2300      	movs	r3, #0
 810cbe8:	6063      	str	r3, [r4, #4]
 810cbea:	6923      	ldr	r3, [r4, #16]
 810cbec:	6023      	str	r3, [r4, #0]
 810cbee:	89a3      	ldrh	r3, [r4, #12]
 810cbf0:	f043 0308 	orr.w	r3, r3, #8
 810cbf4:	81a3      	strh	r3, [r4, #12]
 810cbf6:	6923      	ldr	r3, [r4, #16]
 810cbf8:	b94b      	cbnz	r3, 810cc0e <__swsetup_r+0x7a>
 810cbfa:	89a3      	ldrh	r3, [r4, #12]
 810cbfc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 810cc00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810cc04:	d003      	beq.n	810cc0e <__swsetup_r+0x7a>
 810cc06:	4621      	mov	r1, r4
 810cc08:	4628      	mov	r0, r5
 810cc0a:	f001 fed3 	bl	810e9b4 <__smakebuf_r>
 810cc0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810cc12:	f013 0201 	ands.w	r2, r3, #1
 810cc16:	d00a      	beq.n	810cc2e <__swsetup_r+0x9a>
 810cc18:	2200      	movs	r2, #0
 810cc1a:	60a2      	str	r2, [r4, #8]
 810cc1c:	6962      	ldr	r2, [r4, #20]
 810cc1e:	4252      	negs	r2, r2
 810cc20:	61a2      	str	r2, [r4, #24]
 810cc22:	6922      	ldr	r2, [r4, #16]
 810cc24:	b942      	cbnz	r2, 810cc38 <__swsetup_r+0xa4>
 810cc26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 810cc2a:	d1c5      	bne.n	810cbb8 <__swsetup_r+0x24>
 810cc2c:	bd38      	pop	{r3, r4, r5, pc}
 810cc2e:	0799      	lsls	r1, r3, #30
 810cc30:	bf58      	it	pl
 810cc32:	6962      	ldrpl	r2, [r4, #20]
 810cc34:	60a2      	str	r2, [r4, #8]
 810cc36:	e7f4      	b.n	810cc22 <__swsetup_r+0x8e>
 810cc38:	2000      	movs	r0, #0
 810cc3a:	e7f7      	b.n	810cc2c <__swsetup_r+0x98>
 810cc3c:	10000084 	.word	0x10000084

0810cc40 <memset>:
 810cc40:	4402      	add	r2, r0
 810cc42:	4603      	mov	r3, r0
 810cc44:	4293      	cmp	r3, r2
 810cc46:	d100      	bne.n	810cc4a <memset+0xa>
 810cc48:	4770      	bx	lr
 810cc4a:	f803 1b01 	strb.w	r1, [r3], #1
 810cc4e:	e7f9      	b.n	810cc44 <memset+0x4>

0810cc50 <_localeconv_r>:
 810cc50:	4800      	ldr	r0, [pc, #0]	@ (810cc54 <_localeconv_r+0x4>)
 810cc52:	4770      	bx	lr
 810cc54:	100001c4 	.word	0x100001c4

0810cc58 <_close_r>:
 810cc58:	b538      	push	{r3, r4, r5, lr}
 810cc5a:	4d06      	ldr	r5, [pc, #24]	@ (810cc74 <_close_r+0x1c>)
 810cc5c:	2300      	movs	r3, #0
 810cc5e:	4604      	mov	r4, r0
 810cc60:	4608      	mov	r0, r1
 810cc62:	602b      	str	r3, [r5, #0]
 810cc64:	f7f5 f912 	bl	8101e8c <_close>
 810cc68:	1c43      	adds	r3, r0, #1
 810cc6a:	d102      	bne.n	810cc72 <_close_r+0x1a>
 810cc6c:	682b      	ldr	r3, [r5, #0]
 810cc6e:	b103      	cbz	r3, 810cc72 <_close_r+0x1a>
 810cc70:	6023      	str	r3, [r4, #0]
 810cc72:	bd38      	pop	{r3, r4, r5, pc}
 810cc74:	10000944 	.word	0x10000944

0810cc78 <_lseek_r>:
 810cc78:	b538      	push	{r3, r4, r5, lr}
 810cc7a:	4d07      	ldr	r5, [pc, #28]	@ (810cc98 <_lseek_r+0x20>)
 810cc7c:	4604      	mov	r4, r0
 810cc7e:	4608      	mov	r0, r1
 810cc80:	4611      	mov	r1, r2
 810cc82:	2200      	movs	r2, #0
 810cc84:	602a      	str	r2, [r5, #0]
 810cc86:	461a      	mov	r2, r3
 810cc88:	f7f5 f927 	bl	8101eda <_lseek>
 810cc8c:	1c43      	adds	r3, r0, #1
 810cc8e:	d102      	bne.n	810cc96 <_lseek_r+0x1e>
 810cc90:	682b      	ldr	r3, [r5, #0]
 810cc92:	b103      	cbz	r3, 810cc96 <_lseek_r+0x1e>
 810cc94:	6023      	str	r3, [r4, #0]
 810cc96:	bd38      	pop	{r3, r4, r5, pc}
 810cc98:	10000944 	.word	0x10000944

0810cc9c <_read_r>:
 810cc9c:	b538      	push	{r3, r4, r5, lr}
 810cc9e:	4d07      	ldr	r5, [pc, #28]	@ (810ccbc <_read_r+0x20>)
 810cca0:	4604      	mov	r4, r0
 810cca2:	4608      	mov	r0, r1
 810cca4:	4611      	mov	r1, r2
 810cca6:	2200      	movs	r2, #0
 810cca8:	602a      	str	r2, [r5, #0]
 810ccaa:	461a      	mov	r2, r3
 810ccac:	f7f5 f8d1 	bl	8101e52 <_read>
 810ccb0:	1c43      	adds	r3, r0, #1
 810ccb2:	d102      	bne.n	810ccba <_read_r+0x1e>
 810ccb4:	682b      	ldr	r3, [r5, #0]
 810ccb6:	b103      	cbz	r3, 810ccba <_read_r+0x1e>
 810ccb8:	6023      	str	r3, [r4, #0]
 810ccba:	bd38      	pop	{r3, r4, r5, pc}
 810ccbc:	10000944 	.word	0x10000944

0810ccc0 <_write_r>:
 810ccc0:	b538      	push	{r3, r4, r5, lr}
 810ccc2:	4d07      	ldr	r5, [pc, #28]	@ (810cce0 <_write_r+0x20>)
 810ccc4:	4604      	mov	r4, r0
 810ccc6:	4608      	mov	r0, r1
 810ccc8:	4611      	mov	r1, r2
 810ccca:	2200      	movs	r2, #0
 810cccc:	602a      	str	r2, [r5, #0]
 810ccce:	461a      	mov	r2, r3
 810ccd0:	f7f4 f9fa 	bl	81010c8 <_write>
 810ccd4:	1c43      	adds	r3, r0, #1
 810ccd6:	d102      	bne.n	810ccde <_write_r+0x1e>
 810ccd8:	682b      	ldr	r3, [r5, #0]
 810ccda:	b103      	cbz	r3, 810ccde <_write_r+0x1e>
 810ccdc:	6023      	str	r3, [r4, #0]
 810ccde:	bd38      	pop	{r3, r4, r5, pc}
 810cce0:	10000944 	.word	0x10000944

0810cce4 <__errno>:
 810cce4:	4b01      	ldr	r3, [pc, #4]	@ (810ccec <__errno+0x8>)
 810cce6:	6818      	ldr	r0, [r3, #0]
 810cce8:	4770      	bx	lr
 810ccea:	bf00      	nop
 810ccec:	10000084 	.word	0x10000084

0810ccf0 <__libc_init_array>:
 810ccf0:	b570      	push	{r4, r5, r6, lr}
 810ccf2:	4d0d      	ldr	r5, [pc, #52]	@ (810cd28 <__libc_init_array+0x38>)
 810ccf4:	4c0d      	ldr	r4, [pc, #52]	@ (810cd2c <__libc_init_array+0x3c>)
 810ccf6:	1b64      	subs	r4, r4, r5
 810ccf8:	10a4      	asrs	r4, r4, #2
 810ccfa:	2600      	movs	r6, #0
 810ccfc:	42a6      	cmp	r6, r4
 810ccfe:	d109      	bne.n	810cd14 <__libc_init_array+0x24>
 810cd00:	4d0b      	ldr	r5, [pc, #44]	@ (810cd30 <__libc_init_array+0x40>)
 810cd02:	4c0c      	ldr	r4, [pc, #48]	@ (810cd34 <__libc_init_array+0x44>)
 810cd04:	f002 fd56 	bl	810f7b4 <_init>
 810cd08:	1b64      	subs	r4, r4, r5
 810cd0a:	10a4      	asrs	r4, r4, #2
 810cd0c:	2600      	movs	r6, #0
 810cd0e:	42a6      	cmp	r6, r4
 810cd10:	d105      	bne.n	810cd1e <__libc_init_array+0x2e>
 810cd12:	bd70      	pop	{r4, r5, r6, pc}
 810cd14:	f855 3b04 	ldr.w	r3, [r5], #4
 810cd18:	4798      	blx	r3
 810cd1a:	3601      	adds	r6, #1
 810cd1c:	e7ee      	b.n	810ccfc <__libc_init_array+0xc>
 810cd1e:	f855 3b04 	ldr.w	r3, [r5], #4
 810cd22:	4798      	blx	r3
 810cd24:	3601      	adds	r6, #1
 810cd26:	e7f2      	b.n	810cd0e <__libc_init_array+0x1e>
 810cd28:	081102d0 	.word	0x081102d0
 810cd2c:	081102d0 	.word	0x081102d0
 810cd30:	081102d0 	.word	0x081102d0
 810cd34:	081102d4 	.word	0x081102d4

0810cd38 <__retarget_lock_init_recursive>:
 810cd38:	4770      	bx	lr

0810cd3a <__retarget_lock_acquire_recursive>:
 810cd3a:	4770      	bx	lr

0810cd3c <__retarget_lock_release_recursive>:
 810cd3c:	4770      	bx	lr

0810cd3e <quorem>:
 810cd3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cd42:	6903      	ldr	r3, [r0, #16]
 810cd44:	690c      	ldr	r4, [r1, #16]
 810cd46:	42a3      	cmp	r3, r4
 810cd48:	4607      	mov	r7, r0
 810cd4a:	db7e      	blt.n	810ce4a <quorem+0x10c>
 810cd4c:	3c01      	subs	r4, #1
 810cd4e:	f101 0814 	add.w	r8, r1, #20
 810cd52:	00a3      	lsls	r3, r4, #2
 810cd54:	f100 0514 	add.w	r5, r0, #20
 810cd58:	9300      	str	r3, [sp, #0]
 810cd5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810cd5e:	9301      	str	r3, [sp, #4]
 810cd60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810cd64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810cd68:	3301      	adds	r3, #1
 810cd6a:	429a      	cmp	r2, r3
 810cd6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810cd70:	fbb2 f6f3 	udiv	r6, r2, r3
 810cd74:	d32e      	bcc.n	810cdd4 <quorem+0x96>
 810cd76:	f04f 0a00 	mov.w	sl, #0
 810cd7a:	46c4      	mov	ip, r8
 810cd7c:	46ae      	mov	lr, r5
 810cd7e:	46d3      	mov	fp, sl
 810cd80:	f85c 3b04 	ldr.w	r3, [ip], #4
 810cd84:	b298      	uxth	r0, r3
 810cd86:	fb06 a000 	mla	r0, r6, r0, sl
 810cd8a:	0c02      	lsrs	r2, r0, #16
 810cd8c:	0c1b      	lsrs	r3, r3, #16
 810cd8e:	fb06 2303 	mla	r3, r6, r3, r2
 810cd92:	f8de 2000 	ldr.w	r2, [lr]
 810cd96:	b280      	uxth	r0, r0
 810cd98:	b292      	uxth	r2, r2
 810cd9a:	1a12      	subs	r2, r2, r0
 810cd9c:	445a      	add	r2, fp
 810cd9e:	f8de 0000 	ldr.w	r0, [lr]
 810cda2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810cda6:	b29b      	uxth	r3, r3
 810cda8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 810cdac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 810cdb0:	b292      	uxth	r2, r2
 810cdb2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 810cdb6:	45e1      	cmp	r9, ip
 810cdb8:	f84e 2b04 	str.w	r2, [lr], #4
 810cdbc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 810cdc0:	d2de      	bcs.n	810cd80 <quorem+0x42>
 810cdc2:	9b00      	ldr	r3, [sp, #0]
 810cdc4:	58eb      	ldr	r3, [r5, r3]
 810cdc6:	b92b      	cbnz	r3, 810cdd4 <quorem+0x96>
 810cdc8:	9b01      	ldr	r3, [sp, #4]
 810cdca:	3b04      	subs	r3, #4
 810cdcc:	429d      	cmp	r5, r3
 810cdce:	461a      	mov	r2, r3
 810cdd0:	d32f      	bcc.n	810ce32 <quorem+0xf4>
 810cdd2:	613c      	str	r4, [r7, #16]
 810cdd4:	4638      	mov	r0, r7
 810cdd6:	f001 f979 	bl	810e0cc <__mcmp>
 810cdda:	2800      	cmp	r0, #0
 810cddc:	db25      	blt.n	810ce2a <quorem+0xec>
 810cdde:	4629      	mov	r1, r5
 810cde0:	2000      	movs	r0, #0
 810cde2:	f858 2b04 	ldr.w	r2, [r8], #4
 810cde6:	f8d1 c000 	ldr.w	ip, [r1]
 810cdea:	fa1f fe82 	uxth.w	lr, r2
 810cdee:	fa1f f38c 	uxth.w	r3, ip
 810cdf2:	eba3 030e 	sub.w	r3, r3, lr
 810cdf6:	4403      	add	r3, r0
 810cdf8:	0c12      	lsrs	r2, r2, #16
 810cdfa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 810cdfe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 810ce02:	b29b      	uxth	r3, r3
 810ce04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810ce08:	45c1      	cmp	r9, r8
 810ce0a:	f841 3b04 	str.w	r3, [r1], #4
 810ce0e:	ea4f 4022 	mov.w	r0, r2, asr #16
 810ce12:	d2e6      	bcs.n	810cde2 <quorem+0xa4>
 810ce14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810ce18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810ce1c:	b922      	cbnz	r2, 810ce28 <quorem+0xea>
 810ce1e:	3b04      	subs	r3, #4
 810ce20:	429d      	cmp	r5, r3
 810ce22:	461a      	mov	r2, r3
 810ce24:	d30b      	bcc.n	810ce3e <quorem+0x100>
 810ce26:	613c      	str	r4, [r7, #16]
 810ce28:	3601      	adds	r6, #1
 810ce2a:	4630      	mov	r0, r6
 810ce2c:	b003      	add	sp, #12
 810ce2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ce32:	6812      	ldr	r2, [r2, #0]
 810ce34:	3b04      	subs	r3, #4
 810ce36:	2a00      	cmp	r2, #0
 810ce38:	d1cb      	bne.n	810cdd2 <quorem+0x94>
 810ce3a:	3c01      	subs	r4, #1
 810ce3c:	e7c6      	b.n	810cdcc <quorem+0x8e>
 810ce3e:	6812      	ldr	r2, [r2, #0]
 810ce40:	3b04      	subs	r3, #4
 810ce42:	2a00      	cmp	r2, #0
 810ce44:	d1ef      	bne.n	810ce26 <quorem+0xe8>
 810ce46:	3c01      	subs	r4, #1
 810ce48:	e7ea      	b.n	810ce20 <quorem+0xe2>
 810ce4a:	2000      	movs	r0, #0
 810ce4c:	e7ee      	b.n	810ce2c <quorem+0xee>
	...

0810ce50 <_dtoa_r>:
 810ce50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ce54:	69c7      	ldr	r7, [r0, #28]
 810ce56:	b099      	sub	sp, #100	@ 0x64
 810ce58:	ed8d 0b02 	vstr	d0, [sp, #8]
 810ce5c:	ec55 4b10 	vmov	r4, r5, d0
 810ce60:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 810ce62:	9109      	str	r1, [sp, #36]	@ 0x24
 810ce64:	4683      	mov	fp, r0
 810ce66:	920e      	str	r2, [sp, #56]	@ 0x38
 810ce68:	9313      	str	r3, [sp, #76]	@ 0x4c
 810ce6a:	b97f      	cbnz	r7, 810ce8c <_dtoa_r+0x3c>
 810ce6c:	2010      	movs	r0, #16
 810ce6e:	f000 fdfd 	bl	810da6c <malloc>
 810ce72:	4602      	mov	r2, r0
 810ce74:	f8cb 001c 	str.w	r0, [fp, #28]
 810ce78:	b920      	cbnz	r0, 810ce84 <_dtoa_r+0x34>
 810ce7a:	4ba7      	ldr	r3, [pc, #668]	@ (810d118 <_dtoa_r+0x2c8>)
 810ce7c:	21ef      	movs	r1, #239	@ 0xef
 810ce7e:	48a7      	ldr	r0, [pc, #668]	@ (810d11c <_dtoa_r+0x2cc>)
 810ce80:	f001 fe2e 	bl	810eae0 <__assert_func>
 810ce84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 810ce88:	6007      	str	r7, [r0, #0]
 810ce8a:	60c7      	str	r7, [r0, #12]
 810ce8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 810ce90:	6819      	ldr	r1, [r3, #0]
 810ce92:	b159      	cbz	r1, 810ceac <_dtoa_r+0x5c>
 810ce94:	685a      	ldr	r2, [r3, #4]
 810ce96:	604a      	str	r2, [r1, #4]
 810ce98:	2301      	movs	r3, #1
 810ce9a:	4093      	lsls	r3, r2
 810ce9c:	608b      	str	r3, [r1, #8]
 810ce9e:	4658      	mov	r0, fp
 810cea0:	f000 feda 	bl	810dc58 <_Bfree>
 810cea4:	f8db 301c 	ldr.w	r3, [fp, #28]
 810cea8:	2200      	movs	r2, #0
 810ceaa:	601a      	str	r2, [r3, #0]
 810ceac:	1e2b      	subs	r3, r5, #0
 810ceae:	bfb9      	ittee	lt
 810ceb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 810ceb4:	9303      	strlt	r3, [sp, #12]
 810ceb6:	2300      	movge	r3, #0
 810ceb8:	6033      	strge	r3, [r6, #0]
 810ceba:	9f03      	ldr	r7, [sp, #12]
 810cebc:	4b98      	ldr	r3, [pc, #608]	@ (810d120 <_dtoa_r+0x2d0>)
 810cebe:	bfbc      	itt	lt
 810cec0:	2201      	movlt	r2, #1
 810cec2:	6032      	strlt	r2, [r6, #0]
 810cec4:	43bb      	bics	r3, r7
 810cec6:	d112      	bne.n	810ceee <_dtoa_r+0x9e>
 810cec8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810ceca:	f242 730f 	movw	r3, #9999	@ 0x270f
 810cece:	6013      	str	r3, [r2, #0]
 810ced0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810ced4:	4323      	orrs	r3, r4
 810ced6:	f000 854d 	beq.w	810d974 <_dtoa_r+0xb24>
 810ceda:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810cedc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 810d134 <_dtoa_r+0x2e4>
 810cee0:	2b00      	cmp	r3, #0
 810cee2:	f000 854f 	beq.w	810d984 <_dtoa_r+0xb34>
 810cee6:	f10a 0303 	add.w	r3, sl, #3
 810ceea:	f000 bd49 	b.w	810d980 <_dtoa_r+0xb30>
 810ceee:	ed9d 7b02 	vldr	d7, [sp, #8]
 810cef2:	2200      	movs	r2, #0
 810cef4:	ec51 0b17 	vmov	r0, r1, d7
 810cef8:	2300      	movs	r3, #0
 810cefa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 810cefe:	f7f3 fe7b 	bl	8100bf8 <__aeabi_dcmpeq>
 810cf02:	4680      	mov	r8, r0
 810cf04:	b158      	cbz	r0, 810cf1e <_dtoa_r+0xce>
 810cf06:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810cf08:	2301      	movs	r3, #1
 810cf0a:	6013      	str	r3, [r2, #0]
 810cf0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810cf0e:	b113      	cbz	r3, 810cf16 <_dtoa_r+0xc6>
 810cf10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810cf12:	4b84      	ldr	r3, [pc, #528]	@ (810d124 <_dtoa_r+0x2d4>)
 810cf14:	6013      	str	r3, [r2, #0]
 810cf16:	f8df a220 	ldr.w	sl, [pc, #544]	@ 810d138 <_dtoa_r+0x2e8>
 810cf1a:	f000 bd33 	b.w	810d984 <_dtoa_r+0xb34>
 810cf1e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810cf22:	aa16      	add	r2, sp, #88	@ 0x58
 810cf24:	a917      	add	r1, sp, #92	@ 0x5c
 810cf26:	4658      	mov	r0, fp
 810cf28:	f001 f980 	bl	810e22c <__d2b>
 810cf2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 810cf30:	4681      	mov	r9, r0
 810cf32:	2e00      	cmp	r6, #0
 810cf34:	d077      	beq.n	810d026 <_dtoa_r+0x1d6>
 810cf36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810cf38:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 810cf3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810cf40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810cf44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 810cf48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 810cf4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 810cf50:	4619      	mov	r1, r3
 810cf52:	2200      	movs	r2, #0
 810cf54:	4b74      	ldr	r3, [pc, #464]	@ (810d128 <_dtoa_r+0x2d8>)
 810cf56:	f7f3 fa2f 	bl	81003b8 <__aeabi_dsub>
 810cf5a:	a369      	add	r3, pc, #420	@ (adr r3, 810d100 <_dtoa_r+0x2b0>)
 810cf5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cf60:	f7f3 fbe2 	bl	8100728 <__aeabi_dmul>
 810cf64:	a368      	add	r3, pc, #416	@ (adr r3, 810d108 <_dtoa_r+0x2b8>)
 810cf66:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cf6a:	f7f3 fa27 	bl	81003bc <__adddf3>
 810cf6e:	4604      	mov	r4, r0
 810cf70:	4630      	mov	r0, r6
 810cf72:	460d      	mov	r5, r1
 810cf74:	f7f3 fb6e 	bl	8100654 <__aeabi_i2d>
 810cf78:	a365      	add	r3, pc, #404	@ (adr r3, 810d110 <_dtoa_r+0x2c0>)
 810cf7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cf7e:	f7f3 fbd3 	bl	8100728 <__aeabi_dmul>
 810cf82:	4602      	mov	r2, r0
 810cf84:	460b      	mov	r3, r1
 810cf86:	4620      	mov	r0, r4
 810cf88:	4629      	mov	r1, r5
 810cf8a:	f7f3 fa17 	bl	81003bc <__adddf3>
 810cf8e:	4604      	mov	r4, r0
 810cf90:	460d      	mov	r5, r1
 810cf92:	f7f3 fe79 	bl	8100c88 <__aeabi_d2iz>
 810cf96:	2200      	movs	r2, #0
 810cf98:	4607      	mov	r7, r0
 810cf9a:	2300      	movs	r3, #0
 810cf9c:	4620      	mov	r0, r4
 810cf9e:	4629      	mov	r1, r5
 810cfa0:	f7f3 fe34 	bl	8100c0c <__aeabi_dcmplt>
 810cfa4:	b140      	cbz	r0, 810cfb8 <_dtoa_r+0x168>
 810cfa6:	4638      	mov	r0, r7
 810cfa8:	f7f3 fb54 	bl	8100654 <__aeabi_i2d>
 810cfac:	4622      	mov	r2, r4
 810cfae:	462b      	mov	r3, r5
 810cfb0:	f7f3 fe22 	bl	8100bf8 <__aeabi_dcmpeq>
 810cfb4:	b900      	cbnz	r0, 810cfb8 <_dtoa_r+0x168>
 810cfb6:	3f01      	subs	r7, #1
 810cfb8:	2f16      	cmp	r7, #22
 810cfba:	d851      	bhi.n	810d060 <_dtoa_r+0x210>
 810cfbc:	4b5b      	ldr	r3, [pc, #364]	@ (810d12c <_dtoa_r+0x2dc>)
 810cfbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810cfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cfc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810cfca:	f7f3 fe1f 	bl	8100c0c <__aeabi_dcmplt>
 810cfce:	2800      	cmp	r0, #0
 810cfd0:	d048      	beq.n	810d064 <_dtoa_r+0x214>
 810cfd2:	3f01      	subs	r7, #1
 810cfd4:	2300      	movs	r3, #0
 810cfd6:	9312      	str	r3, [sp, #72]	@ 0x48
 810cfd8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810cfda:	1b9b      	subs	r3, r3, r6
 810cfdc:	1e5a      	subs	r2, r3, #1
 810cfde:	bf44      	itt	mi
 810cfe0:	f1c3 0801 	rsbmi	r8, r3, #1
 810cfe4:	2300      	movmi	r3, #0
 810cfe6:	9208      	str	r2, [sp, #32]
 810cfe8:	bf54      	ite	pl
 810cfea:	f04f 0800 	movpl.w	r8, #0
 810cfee:	9308      	strmi	r3, [sp, #32]
 810cff0:	2f00      	cmp	r7, #0
 810cff2:	db39      	blt.n	810d068 <_dtoa_r+0x218>
 810cff4:	9b08      	ldr	r3, [sp, #32]
 810cff6:	970f      	str	r7, [sp, #60]	@ 0x3c
 810cff8:	443b      	add	r3, r7
 810cffa:	9308      	str	r3, [sp, #32]
 810cffc:	2300      	movs	r3, #0
 810cffe:	930a      	str	r3, [sp, #40]	@ 0x28
 810d000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d002:	2b09      	cmp	r3, #9
 810d004:	d864      	bhi.n	810d0d0 <_dtoa_r+0x280>
 810d006:	2b05      	cmp	r3, #5
 810d008:	bfc4      	itt	gt
 810d00a:	3b04      	subgt	r3, #4
 810d00c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 810d00e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d010:	f1a3 0302 	sub.w	r3, r3, #2
 810d014:	bfcc      	ite	gt
 810d016:	2400      	movgt	r4, #0
 810d018:	2401      	movle	r4, #1
 810d01a:	2b03      	cmp	r3, #3
 810d01c:	d863      	bhi.n	810d0e6 <_dtoa_r+0x296>
 810d01e:	e8df f003 	tbb	[pc, r3]
 810d022:	372a      	.short	0x372a
 810d024:	5535      	.short	0x5535
 810d026:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 810d02a:	441e      	add	r6, r3
 810d02c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 810d030:	2b20      	cmp	r3, #32
 810d032:	bfc1      	itttt	gt
 810d034:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 810d038:	409f      	lslgt	r7, r3
 810d03a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 810d03e:	fa24 f303 	lsrgt.w	r3, r4, r3
 810d042:	bfd6      	itet	le
 810d044:	f1c3 0320 	rsble	r3, r3, #32
 810d048:	ea47 0003 	orrgt.w	r0, r7, r3
 810d04c:	fa04 f003 	lslle.w	r0, r4, r3
 810d050:	f7f3 faf0 	bl	8100634 <__aeabi_ui2d>
 810d054:	2201      	movs	r2, #1
 810d056:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 810d05a:	3e01      	subs	r6, #1
 810d05c:	9214      	str	r2, [sp, #80]	@ 0x50
 810d05e:	e777      	b.n	810cf50 <_dtoa_r+0x100>
 810d060:	2301      	movs	r3, #1
 810d062:	e7b8      	b.n	810cfd6 <_dtoa_r+0x186>
 810d064:	9012      	str	r0, [sp, #72]	@ 0x48
 810d066:	e7b7      	b.n	810cfd8 <_dtoa_r+0x188>
 810d068:	427b      	negs	r3, r7
 810d06a:	930a      	str	r3, [sp, #40]	@ 0x28
 810d06c:	2300      	movs	r3, #0
 810d06e:	eba8 0807 	sub.w	r8, r8, r7
 810d072:	930f      	str	r3, [sp, #60]	@ 0x3c
 810d074:	e7c4      	b.n	810d000 <_dtoa_r+0x1b0>
 810d076:	2300      	movs	r3, #0
 810d078:	930b      	str	r3, [sp, #44]	@ 0x2c
 810d07a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d07c:	2b00      	cmp	r3, #0
 810d07e:	dc35      	bgt.n	810d0ec <_dtoa_r+0x29c>
 810d080:	2301      	movs	r3, #1
 810d082:	9300      	str	r3, [sp, #0]
 810d084:	9307      	str	r3, [sp, #28]
 810d086:	461a      	mov	r2, r3
 810d088:	920e      	str	r2, [sp, #56]	@ 0x38
 810d08a:	e00b      	b.n	810d0a4 <_dtoa_r+0x254>
 810d08c:	2301      	movs	r3, #1
 810d08e:	e7f3      	b.n	810d078 <_dtoa_r+0x228>
 810d090:	2300      	movs	r3, #0
 810d092:	930b      	str	r3, [sp, #44]	@ 0x2c
 810d094:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d096:	18fb      	adds	r3, r7, r3
 810d098:	9300      	str	r3, [sp, #0]
 810d09a:	3301      	adds	r3, #1
 810d09c:	2b01      	cmp	r3, #1
 810d09e:	9307      	str	r3, [sp, #28]
 810d0a0:	bfb8      	it	lt
 810d0a2:	2301      	movlt	r3, #1
 810d0a4:	f8db 001c 	ldr.w	r0, [fp, #28]
 810d0a8:	2100      	movs	r1, #0
 810d0aa:	2204      	movs	r2, #4
 810d0ac:	f102 0514 	add.w	r5, r2, #20
 810d0b0:	429d      	cmp	r5, r3
 810d0b2:	d91f      	bls.n	810d0f4 <_dtoa_r+0x2a4>
 810d0b4:	6041      	str	r1, [r0, #4]
 810d0b6:	4658      	mov	r0, fp
 810d0b8:	f000 fd8e 	bl	810dbd8 <_Balloc>
 810d0bc:	4682      	mov	sl, r0
 810d0be:	2800      	cmp	r0, #0
 810d0c0:	d13c      	bne.n	810d13c <_dtoa_r+0x2ec>
 810d0c2:	4b1b      	ldr	r3, [pc, #108]	@ (810d130 <_dtoa_r+0x2e0>)
 810d0c4:	4602      	mov	r2, r0
 810d0c6:	f240 11af 	movw	r1, #431	@ 0x1af
 810d0ca:	e6d8      	b.n	810ce7e <_dtoa_r+0x2e>
 810d0cc:	2301      	movs	r3, #1
 810d0ce:	e7e0      	b.n	810d092 <_dtoa_r+0x242>
 810d0d0:	2401      	movs	r4, #1
 810d0d2:	2300      	movs	r3, #0
 810d0d4:	9309      	str	r3, [sp, #36]	@ 0x24
 810d0d6:	940b      	str	r4, [sp, #44]	@ 0x2c
 810d0d8:	f04f 33ff 	mov.w	r3, #4294967295
 810d0dc:	9300      	str	r3, [sp, #0]
 810d0de:	9307      	str	r3, [sp, #28]
 810d0e0:	2200      	movs	r2, #0
 810d0e2:	2312      	movs	r3, #18
 810d0e4:	e7d0      	b.n	810d088 <_dtoa_r+0x238>
 810d0e6:	2301      	movs	r3, #1
 810d0e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 810d0ea:	e7f5      	b.n	810d0d8 <_dtoa_r+0x288>
 810d0ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d0ee:	9300      	str	r3, [sp, #0]
 810d0f0:	9307      	str	r3, [sp, #28]
 810d0f2:	e7d7      	b.n	810d0a4 <_dtoa_r+0x254>
 810d0f4:	3101      	adds	r1, #1
 810d0f6:	0052      	lsls	r2, r2, #1
 810d0f8:	e7d8      	b.n	810d0ac <_dtoa_r+0x25c>
 810d0fa:	bf00      	nop
 810d0fc:	f3af 8000 	nop.w
 810d100:	636f4361 	.word	0x636f4361
 810d104:	3fd287a7 	.word	0x3fd287a7
 810d108:	8b60c8b3 	.word	0x8b60c8b3
 810d10c:	3fc68a28 	.word	0x3fc68a28
 810d110:	509f79fb 	.word	0x509f79fb
 810d114:	3fd34413 	.word	0x3fd34413
 810d118:	0810ff2a 	.word	0x0810ff2a
 810d11c:	0810ff41 	.word	0x0810ff41
 810d120:	7ff00000 	.word	0x7ff00000
 810d124:	0810fefa 	.word	0x0810fefa
 810d128:	3ff80000 	.word	0x3ff80000
 810d12c:	08110038 	.word	0x08110038
 810d130:	0810ff99 	.word	0x0810ff99
 810d134:	0810ff26 	.word	0x0810ff26
 810d138:	0810fef9 	.word	0x0810fef9
 810d13c:	f8db 301c 	ldr.w	r3, [fp, #28]
 810d140:	6018      	str	r0, [r3, #0]
 810d142:	9b07      	ldr	r3, [sp, #28]
 810d144:	2b0e      	cmp	r3, #14
 810d146:	f200 80a4 	bhi.w	810d292 <_dtoa_r+0x442>
 810d14a:	2c00      	cmp	r4, #0
 810d14c:	f000 80a1 	beq.w	810d292 <_dtoa_r+0x442>
 810d150:	2f00      	cmp	r7, #0
 810d152:	dd33      	ble.n	810d1bc <_dtoa_r+0x36c>
 810d154:	4bad      	ldr	r3, [pc, #692]	@ (810d40c <_dtoa_r+0x5bc>)
 810d156:	f007 020f 	and.w	r2, r7, #15
 810d15a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810d15e:	ed93 7b00 	vldr	d7, [r3]
 810d162:	05f8      	lsls	r0, r7, #23
 810d164:	ed8d 7b04 	vstr	d7, [sp, #16]
 810d168:	ea4f 1427 	mov.w	r4, r7, asr #4
 810d16c:	d516      	bpl.n	810d19c <_dtoa_r+0x34c>
 810d16e:	4ba8      	ldr	r3, [pc, #672]	@ (810d410 <_dtoa_r+0x5c0>)
 810d170:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d174:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810d178:	f7f3 fc00 	bl	810097c <__aeabi_ddiv>
 810d17c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810d180:	f004 040f 	and.w	r4, r4, #15
 810d184:	2603      	movs	r6, #3
 810d186:	4da2      	ldr	r5, [pc, #648]	@ (810d410 <_dtoa_r+0x5c0>)
 810d188:	b954      	cbnz	r4, 810d1a0 <_dtoa_r+0x350>
 810d18a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810d18e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d192:	f7f3 fbf3 	bl	810097c <__aeabi_ddiv>
 810d196:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810d19a:	e028      	b.n	810d1ee <_dtoa_r+0x39e>
 810d19c:	2602      	movs	r6, #2
 810d19e:	e7f2      	b.n	810d186 <_dtoa_r+0x336>
 810d1a0:	07e1      	lsls	r1, r4, #31
 810d1a2:	d508      	bpl.n	810d1b6 <_dtoa_r+0x366>
 810d1a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810d1a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 810d1ac:	f7f3 fabc 	bl	8100728 <__aeabi_dmul>
 810d1b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810d1b4:	3601      	adds	r6, #1
 810d1b6:	1064      	asrs	r4, r4, #1
 810d1b8:	3508      	adds	r5, #8
 810d1ba:	e7e5      	b.n	810d188 <_dtoa_r+0x338>
 810d1bc:	f000 80d2 	beq.w	810d364 <_dtoa_r+0x514>
 810d1c0:	427c      	negs	r4, r7
 810d1c2:	4b92      	ldr	r3, [pc, #584]	@ (810d40c <_dtoa_r+0x5bc>)
 810d1c4:	4d92      	ldr	r5, [pc, #584]	@ (810d410 <_dtoa_r+0x5c0>)
 810d1c6:	f004 020f 	and.w	r2, r4, #15
 810d1ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810d1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d1d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d1d6:	f7f3 faa7 	bl	8100728 <__aeabi_dmul>
 810d1da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810d1de:	1124      	asrs	r4, r4, #4
 810d1e0:	2300      	movs	r3, #0
 810d1e2:	2602      	movs	r6, #2
 810d1e4:	2c00      	cmp	r4, #0
 810d1e6:	f040 80b2 	bne.w	810d34e <_dtoa_r+0x4fe>
 810d1ea:	2b00      	cmp	r3, #0
 810d1ec:	d1d3      	bne.n	810d196 <_dtoa_r+0x346>
 810d1ee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810d1f0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810d1f4:	2b00      	cmp	r3, #0
 810d1f6:	f000 80b7 	beq.w	810d368 <_dtoa_r+0x518>
 810d1fa:	4b86      	ldr	r3, [pc, #536]	@ (810d414 <_dtoa_r+0x5c4>)
 810d1fc:	2200      	movs	r2, #0
 810d1fe:	4620      	mov	r0, r4
 810d200:	4629      	mov	r1, r5
 810d202:	f7f3 fd03 	bl	8100c0c <__aeabi_dcmplt>
 810d206:	2800      	cmp	r0, #0
 810d208:	f000 80ae 	beq.w	810d368 <_dtoa_r+0x518>
 810d20c:	9b07      	ldr	r3, [sp, #28]
 810d20e:	2b00      	cmp	r3, #0
 810d210:	f000 80aa 	beq.w	810d368 <_dtoa_r+0x518>
 810d214:	9b00      	ldr	r3, [sp, #0]
 810d216:	2b00      	cmp	r3, #0
 810d218:	dd37      	ble.n	810d28a <_dtoa_r+0x43a>
 810d21a:	1e7b      	subs	r3, r7, #1
 810d21c:	9304      	str	r3, [sp, #16]
 810d21e:	4620      	mov	r0, r4
 810d220:	4b7d      	ldr	r3, [pc, #500]	@ (810d418 <_dtoa_r+0x5c8>)
 810d222:	2200      	movs	r2, #0
 810d224:	4629      	mov	r1, r5
 810d226:	f7f3 fa7f 	bl	8100728 <__aeabi_dmul>
 810d22a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810d22e:	9c00      	ldr	r4, [sp, #0]
 810d230:	3601      	adds	r6, #1
 810d232:	4630      	mov	r0, r6
 810d234:	f7f3 fa0e 	bl	8100654 <__aeabi_i2d>
 810d238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810d23c:	f7f3 fa74 	bl	8100728 <__aeabi_dmul>
 810d240:	4b76      	ldr	r3, [pc, #472]	@ (810d41c <_dtoa_r+0x5cc>)
 810d242:	2200      	movs	r2, #0
 810d244:	f7f3 f8ba 	bl	81003bc <__adddf3>
 810d248:	4605      	mov	r5, r0
 810d24a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 810d24e:	2c00      	cmp	r4, #0
 810d250:	f040 808d 	bne.w	810d36e <_dtoa_r+0x51e>
 810d254:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d258:	4b71      	ldr	r3, [pc, #452]	@ (810d420 <_dtoa_r+0x5d0>)
 810d25a:	2200      	movs	r2, #0
 810d25c:	f7f3 f8ac 	bl	81003b8 <__aeabi_dsub>
 810d260:	4602      	mov	r2, r0
 810d262:	460b      	mov	r3, r1
 810d264:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810d268:	462a      	mov	r2, r5
 810d26a:	4633      	mov	r3, r6
 810d26c:	f7f3 fcec 	bl	8100c48 <__aeabi_dcmpgt>
 810d270:	2800      	cmp	r0, #0
 810d272:	f040 828b 	bne.w	810d78c <_dtoa_r+0x93c>
 810d276:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d27a:	462a      	mov	r2, r5
 810d27c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 810d280:	f7f3 fcc4 	bl	8100c0c <__aeabi_dcmplt>
 810d284:	2800      	cmp	r0, #0
 810d286:	f040 8128 	bne.w	810d4da <_dtoa_r+0x68a>
 810d28a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 810d28e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 810d292:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810d294:	2b00      	cmp	r3, #0
 810d296:	f2c0 815a 	blt.w	810d54e <_dtoa_r+0x6fe>
 810d29a:	2f0e      	cmp	r7, #14
 810d29c:	f300 8157 	bgt.w	810d54e <_dtoa_r+0x6fe>
 810d2a0:	4b5a      	ldr	r3, [pc, #360]	@ (810d40c <_dtoa_r+0x5bc>)
 810d2a2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810d2a6:	ed93 7b00 	vldr	d7, [r3]
 810d2aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d2ac:	2b00      	cmp	r3, #0
 810d2ae:	ed8d 7b00 	vstr	d7, [sp]
 810d2b2:	da03      	bge.n	810d2bc <_dtoa_r+0x46c>
 810d2b4:	9b07      	ldr	r3, [sp, #28]
 810d2b6:	2b00      	cmp	r3, #0
 810d2b8:	f340 8101 	ble.w	810d4be <_dtoa_r+0x66e>
 810d2bc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810d2c0:	4656      	mov	r6, sl
 810d2c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 810d2c6:	4620      	mov	r0, r4
 810d2c8:	4629      	mov	r1, r5
 810d2ca:	f7f3 fb57 	bl	810097c <__aeabi_ddiv>
 810d2ce:	f7f3 fcdb 	bl	8100c88 <__aeabi_d2iz>
 810d2d2:	4680      	mov	r8, r0
 810d2d4:	f7f3 f9be 	bl	8100654 <__aeabi_i2d>
 810d2d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 810d2dc:	f7f3 fa24 	bl	8100728 <__aeabi_dmul>
 810d2e0:	4602      	mov	r2, r0
 810d2e2:	460b      	mov	r3, r1
 810d2e4:	4620      	mov	r0, r4
 810d2e6:	4629      	mov	r1, r5
 810d2e8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 810d2ec:	f7f3 f864 	bl	81003b8 <__aeabi_dsub>
 810d2f0:	f806 4b01 	strb.w	r4, [r6], #1
 810d2f4:	9d07      	ldr	r5, [sp, #28]
 810d2f6:	eba6 040a 	sub.w	r4, r6, sl
 810d2fa:	42a5      	cmp	r5, r4
 810d2fc:	4602      	mov	r2, r0
 810d2fe:	460b      	mov	r3, r1
 810d300:	f040 8117 	bne.w	810d532 <_dtoa_r+0x6e2>
 810d304:	f7f3 f85a 	bl	81003bc <__adddf3>
 810d308:	e9dd 2300 	ldrd	r2, r3, [sp]
 810d30c:	4604      	mov	r4, r0
 810d30e:	460d      	mov	r5, r1
 810d310:	f7f3 fc9a 	bl	8100c48 <__aeabi_dcmpgt>
 810d314:	2800      	cmp	r0, #0
 810d316:	f040 80f9 	bne.w	810d50c <_dtoa_r+0x6bc>
 810d31a:	e9dd 2300 	ldrd	r2, r3, [sp]
 810d31e:	4620      	mov	r0, r4
 810d320:	4629      	mov	r1, r5
 810d322:	f7f3 fc69 	bl	8100bf8 <__aeabi_dcmpeq>
 810d326:	b118      	cbz	r0, 810d330 <_dtoa_r+0x4e0>
 810d328:	f018 0f01 	tst.w	r8, #1
 810d32c:	f040 80ee 	bne.w	810d50c <_dtoa_r+0x6bc>
 810d330:	4649      	mov	r1, r9
 810d332:	4658      	mov	r0, fp
 810d334:	f000 fc90 	bl	810dc58 <_Bfree>
 810d338:	2300      	movs	r3, #0
 810d33a:	7033      	strb	r3, [r6, #0]
 810d33c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810d33e:	3701      	adds	r7, #1
 810d340:	601f      	str	r7, [r3, #0]
 810d342:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810d344:	2b00      	cmp	r3, #0
 810d346:	f000 831d 	beq.w	810d984 <_dtoa_r+0xb34>
 810d34a:	601e      	str	r6, [r3, #0]
 810d34c:	e31a      	b.n	810d984 <_dtoa_r+0xb34>
 810d34e:	07e2      	lsls	r2, r4, #31
 810d350:	d505      	bpl.n	810d35e <_dtoa_r+0x50e>
 810d352:	e9d5 2300 	ldrd	r2, r3, [r5]
 810d356:	f7f3 f9e7 	bl	8100728 <__aeabi_dmul>
 810d35a:	3601      	adds	r6, #1
 810d35c:	2301      	movs	r3, #1
 810d35e:	1064      	asrs	r4, r4, #1
 810d360:	3508      	adds	r5, #8
 810d362:	e73f      	b.n	810d1e4 <_dtoa_r+0x394>
 810d364:	2602      	movs	r6, #2
 810d366:	e742      	b.n	810d1ee <_dtoa_r+0x39e>
 810d368:	9c07      	ldr	r4, [sp, #28]
 810d36a:	9704      	str	r7, [sp, #16]
 810d36c:	e761      	b.n	810d232 <_dtoa_r+0x3e2>
 810d36e:	4b27      	ldr	r3, [pc, #156]	@ (810d40c <_dtoa_r+0x5bc>)
 810d370:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810d372:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810d376:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810d37a:	4454      	add	r4, sl
 810d37c:	2900      	cmp	r1, #0
 810d37e:	d053      	beq.n	810d428 <_dtoa_r+0x5d8>
 810d380:	4928      	ldr	r1, [pc, #160]	@ (810d424 <_dtoa_r+0x5d4>)
 810d382:	2000      	movs	r0, #0
 810d384:	f7f3 fafa 	bl	810097c <__aeabi_ddiv>
 810d388:	4633      	mov	r3, r6
 810d38a:	462a      	mov	r2, r5
 810d38c:	f7f3 f814 	bl	81003b8 <__aeabi_dsub>
 810d390:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810d394:	4656      	mov	r6, sl
 810d396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d39a:	f7f3 fc75 	bl	8100c88 <__aeabi_d2iz>
 810d39e:	4605      	mov	r5, r0
 810d3a0:	f7f3 f958 	bl	8100654 <__aeabi_i2d>
 810d3a4:	4602      	mov	r2, r0
 810d3a6:	460b      	mov	r3, r1
 810d3a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d3ac:	f7f3 f804 	bl	81003b8 <__aeabi_dsub>
 810d3b0:	3530      	adds	r5, #48	@ 0x30
 810d3b2:	4602      	mov	r2, r0
 810d3b4:	460b      	mov	r3, r1
 810d3b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810d3ba:	f806 5b01 	strb.w	r5, [r6], #1
 810d3be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810d3c2:	f7f3 fc23 	bl	8100c0c <__aeabi_dcmplt>
 810d3c6:	2800      	cmp	r0, #0
 810d3c8:	d171      	bne.n	810d4ae <_dtoa_r+0x65e>
 810d3ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810d3ce:	4911      	ldr	r1, [pc, #68]	@ (810d414 <_dtoa_r+0x5c4>)
 810d3d0:	2000      	movs	r0, #0
 810d3d2:	f7f2 fff1 	bl	81003b8 <__aeabi_dsub>
 810d3d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810d3da:	f7f3 fc17 	bl	8100c0c <__aeabi_dcmplt>
 810d3de:	2800      	cmp	r0, #0
 810d3e0:	f040 8095 	bne.w	810d50e <_dtoa_r+0x6be>
 810d3e4:	42a6      	cmp	r6, r4
 810d3e6:	f43f af50 	beq.w	810d28a <_dtoa_r+0x43a>
 810d3ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810d3ee:	4b0a      	ldr	r3, [pc, #40]	@ (810d418 <_dtoa_r+0x5c8>)
 810d3f0:	2200      	movs	r2, #0
 810d3f2:	f7f3 f999 	bl	8100728 <__aeabi_dmul>
 810d3f6:	4b08      	ldr	r3, [pc, #32]	@ (810d418 <_dtoa_r+0x5c8>)
 810d3f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810d3fc:	2200      	movs	r2, #0
 810d3fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d402:	f7f3 f991 	bl	8100728 <__aeabi_dmul>
 810d406:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810d40a:	e7c4      	b.n	810d396 <_dtoa_r+0x546>
 810d40c:	08110038 	.word	0x08110038
 810d410:	08110010 	.word	0x08110010
 810d414:	3ff00000 	.word	0x3ff00000
 810d418:	40240000 	.word	0x40240000
 810d41c:	401c0000 	.word	0x401c0000
 810d420:	40140000 	.word	0x40140000
 810d424:	3fe00000 	.word	0x3fe00000
 810d428:	4631      	mov	r1, r6
 810d42a:	4628      	mov	r0, r5
 810d42c:	f7f3 f97c 	bl	8100728 <__aeabi_dmul>
 810d430:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810d434:	9415      	str	r4, [sp, #84]	@ 0x54
 810d436:	4656      	mov	r6, sl
 810d438:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d43c:	f7f3 fc24 	bl	8100c88 <__aeabi_d2iz>
 810d440:	4605      	mov	r5, r0
 810d442:	f7f3 f907 	bl	8100654 <__aeabi_i2d>
 810d446:	4602      	mov	r2, r0
 810d448:	460b      	mov	r3, r1
 810d44a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d44e:	f7f2 ffb3 	bl	81003b8 <__aeabi_dsub>
 810d452:	3530      	adds	r5, #48	@ 0x30
 810d454:	f806 5b01 	strb.w	r5, [r6], #1
 810d458:	4602      	mov	r2, r0
 810d45a:	460b      	mov	r3, r1
 810d45c:	42a6      	cmp	r6, r4
 810d45e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810d462:	f04f 0200 	mov.w	r2, #0
 810d466:	d124      	bne.n	810d4b2 <_dtoa_r+0x662>
 810d468:	4bac      	ldr	r3, [pc, #688]	@ (810d71c <_dtoa_r+0x8cc>)
 810d46a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810d46e:	f7f2 ffa5 	bl	81003bc <__adddf3>
 810d472:	4602      	mov	r2, r0
 810d474:	460b      	mov	r3, r1
 810d476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d47a:	f7f3 fbe5 	bl	8100c48 <__aeabi_dcmpgt>
 810d47e:	2800      	cmp	r0, #0
 810d480:	d145      	bne.n	810d50e <_dtoa_r+0x6be>
 810d482:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810d486:	49a5      	ldr	r1, [pc, #660]	@ (810d71c <_dtoa_r+0x8cc>)
 810d488:	2000      	movs	r0, #0
 810d48a:	f7f2 ff95 	bl	81003b8 <__aeabi_dsub>
 810d48e:	4602      	mov	r2, r0
 810d490:	460b      	mov	r3, r1
 810d492:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d496:	f7f3 fbb9 	bl	8100c0c <__aeabi_dcmplt>
 810d49a:	2800      	cmp	r0, #0
 810d49c:	f43f aef5 	beq.w	810d28a <_dtoa_r+0x43a>
 810d4a0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 810d4a2:	1e73      	subs	r3, r6, #1
 810d4a4:	9315      	str	r3, [sp, #84]	@ 0x54
 810d4a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810d4aa:	2b30      	cmp	r3, #48	@ 0x30
 810d4ac:	d0f8      	beq.n	810d4a0 <_dtoa_r+0x650>
 810d4ae:	9f04      	ldr	r7, [sp, #16]
 810d4b0:	e73e      	b.n	810d330 <_dtoa_r+0x4e0>
 810d4b2:	4b9b      	ldr	r3, [pc, #620]	@ (810d720 <_dtoa_r+0x8d0>)
 810d4b4:	f7f3 f938 	bl	8100728 <__aeabi_dmul>
 810d4b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810d4bc:	e7bc      	b.n	810d438 <_dtoa_r+0x5e8>
 810d4be:	d10c      	bne.n	810d4da <_dtoa_r+0x68a>
 810d4c0:	4b98      	ldr	r3, [pc, #608]	@ (810d724 <_dtoa_r+0x8d4>)
 810d4c2:	2200      	movs	r2, #0
 810d4c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 810d4c8:	f7f3 f92e 	bl	8100728 <__aeabi_dmul>
 810d4cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810d4d0:	f7f3 fbb0 	bl	8100c34 <__aeabi_dcmpge>
 810d4d4:	2800      	cmp	r0, #0
 810d4d6:	f000 8157 	beq.w	810d788 <_dtoa_r+0x938>
 810d4da:	2400      	movs	r4, #0
 810d4dc:	4625      	mov	r5, r4
 810d4de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d4e0:	43db      	mvns	r3, r3
 810d4e2:	9304      	str	r3, [sp, #16]
 810d4e4:	4656      	mov	r6, sl
 810d4e6:	2700      	movs	r7, #0
 810d4e8:	4621      	mov	r1, r4
 810d4ea:	4658      	mov	r0, fp
 810d4ec:	f000 fbb4 	bl	810dc58 <_Bfree>
 810d4f0:	2d00      	cmp	r5, #0
 810d4f2:	d0dc      	beq.n	810d4ae <_dtoa_r+0x65e>
 810d4f4:	b12f      	cbz	r7, 810d502 <_dtoa_r+0x6b2>
 810d4f6:	42af      	cmp	r7, r5
 810d4f8:	d003      	beq.n	810d502 <_dtoa_r+0x6b2>
 810d4fa:	4639      	mov	r1, r7
 810d4fc:	4658      	mov	r0, fp
 810d4fe:	f000 fbab 	bl	810dc58 <_Bfree>
 810d502:	4629      	mov	r1, r5
 810d504:	4658      	mov	r0, fp
 810d506:	f000 fba7 	bl	810dc58 <_Bfree>
 810d50a:	e7d0      	b.n	810d4ae <_dtoa_r+0x65e>
 810d50c:	9704      	str	r7, [sp, #16]
 810d50e:	4633      	mov	r3, r6
 810d510:	461e      	mov	r6, r3
 810d512:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810d516:	2a39      	cmp	r2, #57	@ 0x39
 810d518:	d107      	bne.n	810d52a <_dtoa_r+0x6da>
 810d51a:	459a      	cmp	sl, r3
 810d51c:	d1f8      	bne.n	810d510 <_dtoa_r+0x6c0>
 810d51e:	9a04      	ldr	r2, [sp, #16]
 810d520:	3201      	adds	r2, #1
 810d522:	9204      	str	r2, [sp, #16]
 810d524:	2230      	movs	r2, #48	@ 0x30
 810d526:	f88a 2000 	strb.w	r2, [sl]
 810d52a:	781a      	ldrb	r2, [r3, #0]
 810d52c:	3201      	adds	r2, #1
 810d52e:	701a      	strb	r2, [r3, #0]
 810d530:	e7bd      	b.n	810d4ae <_dtoa_r+0x65e>
 810d532:	4b7b      	ldr	r3, [pc, #492]	@ (810d720 <_dtoa_r+0x8d0>)
 810d534:	2200      	movs	r2, #0
 810d536:	f7f3 f8f7 	bl	8100728 <__aeabi_dmul>
 810d53a:	2200      	movs	r2, #0
 810d53c:	2300      	movs	r3, #0
 810d53e:	4604      	mov	r4, r0
 810d540:	460d      	mov	r5, r1
 810d542:	f7f3 fb59 	bl	8100bf8 <__aeabi_dcmpeq>
 810d546:	2800      	cmp	r0, #0
 810d548:	f43f aebb 	beq.w	810d2c2 <_dtoa_r+0x472>
 810d54c:	e6f0      	b.n	810d330 <_dtoa_r+0x4e0>
 810d54e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 810d550:	2a00      	cmp	r2, #0
 810d552:	f000 80db 	beq.w	810d70c <_dtoa_r+0x8bc>
 810d556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810d558:	2a01      	cmp	r2, #1
 810d55a:	f300 80bf 	bgt.w	810d6dc <_dtoa_r+0x88c>
 810d55e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 810d560:	2a00      	cmp	r2, #0
 810d562:	f000 80b7 	beq.w	810d6d4 <_dtoa_r+0x884>
 810d566:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 810d56a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810d56c:	4646      	mov	r6, r8
 810d56e:	9a08      	ldr	r2, [sp, #32]
 810d570:	2101      	movs	r1, #1
 810d572:	441a      	add	r2, r3
 810d574:	4658      	mov	r0, fp
 810d576:	4498      	add	r8, r3
 810d578:	9208      	str	r2, [sp, #32]
 810d57a:	f000 fc21 	bl	810ddc0 <__i2b>
 810d57e:	4605      	mov	r5, r0
 810d580:	b15e      	cbz	r6, 810d59a <_dtoa_r+0x74a>
 810d582:	9b08      	ldr	r3, [sp, #32]
 810d584:	2b00      	cmp	r3, #0
 810d586:	dd08      	ble.n	810d59a <_dtoa_r+0x74a>
 810d588:	42b3      	cmp	r3, r6
 810d58a:	9a08      	ldr	r2, [sp, #32]
 810d58c:	bfa8      	it	ge
 810d58e:	4633      	movge	r3, r6
 810d590:	eba8 0803 	sub.w	r8, r8, r3
 810d594:	1af6      	subs	r6, r6, r3
 810d596:	1ad3      	subs	r3, r2, r3
 810d598:	9308      	str	r3, [sp, #32]
 810d59a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d59c:	b1f3      	cbz	r3, 810d5dc <_dtoa_r+0x78c>
 810d59e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810d5a0:	2b00      	cmp	r3, #0
 810d5a2:	f000 80b7 	beq.w	810d714 <_dtoa_r+0x8c4>
 810d5a6:	b18c      	cbz	r4, 810d5cc <_dtoa_r+0x77c>
 810d5a8:	4629      	mov	r1, r5
 810d5aa:	4622      	mov	r2, r4
 810d5ac:	4658      	mov	r0, fp
 810d5ae:	f000 fcc7 	bl	810df40 <__pow5mult>
 810d5b2:	464a      	mov	r2, r9
 810d5b4:	4601      	mov	r1, r0
 810d5b6:	4605      	mov	r5, r0
 810d5b8:	4658      	mov	r0, fp
 810d5ba:	f000 fc17 	bl	810ddec <__multiply>
 810d5be:	4649      	mov	r1, r9
 810d5c0:	9004      	str	r0, [sp, #16]
 810d5c2:	4658      	mov	r0, fp
 810d5c4:	f000 fb48 	bl	810dc58 <_Bfree>
 810d5c8:	9b04      	ldr	r3, [sp, #16]
 810d5ca:	4699      	mov	r9, r3
 810d5cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d5ce:	1b1a      	subs	r2, r3, r4
 810d5d0:	d004      	beq.n	810d5dc <_dtoa_r+0x78c>
 810d5d2:	4649      	mov	r1, r9
 810d5d4:	4658      	mov	r0, fp
 810d5d6:	f000 fcb3 	bl	810df40 <__pow5mult>
 810d5da:	4681      	mov	r9, r0
 810d5dc:	2101      	movs	r1, #1
 810d5de:	4658      	mov	r0, fp
 810d5e0:	f000 fbee 	bl	810ddc0 <__i2b>
 810d5e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d5e6:	4604      	mov	r4, r0
 810d5e8:	2b00      	cmp	r3, #0
 810d5ea:	f000 81cf 	beq.w	810d98c <_dtoa_r+0xb3c>
 810d5ee:	461a      	mov	r2, r3
 810d5f0:	4601      	mov	r1, r0
 810d5f2:	4658      	mov	r0, fp
 810d5f4:	f000 fca4 	bl	810df40 <__pow5mult>
 810d5f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d5fa:	2b01      	cmp	r3, #1
 810d5fc:	4604      	mov	r4, r0
 810d5fe:	f300 8095 	bgt.w	810d72c <_dtoa_r+0x8dc>
 810d602:	9b02      	ldr	r3, [sp, #8]
 810d604:	2b00      	cmp	r3, #0
 810d606:	f040 8087 	bne.w	810d718 <_dtoa_r+0x8c8>
 810d60a:	9b03      	ldr	r3, [sp, #12]
 810d60c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810d610:	2b00      	cmp	r3, #0
 810d612:	f040 8089 	bne.w	810d728 <_dtoa_r+0x8d8>
 810d616:	9b03      	ldr	r3, [sp, #12]
 810d618:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810d61c:	0d1b      	lsrs	r3, r3, #20
 810d61e:	051b      	lsls	r3, r3, #20
 810d620:	b12b      	cbz	r3, 810d62e <_dtoa_r+0x7de>
 810d622:	9b08      	ldr	r3, [sp, #32]
 810d624:	3301      	adds	r3, #1
 810d626:	9308      	str	r3, [sp, #32]
 810d628:	f108 0801 	add.w	r8, r8, #1
 810d62c:	2301      	movs	r3, #1
 810d62e:	930a      	str	r3, [sp, #40]	@ 0x28
 810d630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d632:	2b00      	cmp	r3, #0
 810d634:	f000 81b0 	beq.w	810d998 <_dtoa_r+0xb48>
 810d638:	6923      	ldr	r3, [r4, #16]
 810d63a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810d63e:	6918      	ldr	r0, [r3, #16]
 810d640:	f000 fb72 	bl	810dd28 <__hi0bits>
 810d644:	f1c0 0020 	rsb	r0, r0, #32
 810d648:	9b08      	ldr	r3, [sp, #32]
 810d64a:	4418      	add	r0, r3
 810d64c:	f010 001f 	ands.w	r0, r0, #31
 810d650:	d077      	beq.n	810d742 <_dtoa_r+0x8f2>
 810d652:	f1c0 0320 	rsb	r3, r0, #32
 810d656:	2b04      	cmp	r3, #4
 810d658:	dd6b      	ble.n	810d732 <_dtoa_r+0x8e2>
 810d65a:	9b08      	ldr	r3, [sp, #32]
 810d65c:	f1c0 001c 	rsb	r0, r0, #28
 810d660:	4403      	add	r3, r0
 810d662:	4480      	add	r8, r0
 810d664:	4406      	add	r6, r0
 810d666:	9308      	str	r3, [sp, #32]
 810d668:	f1b8 0f00 	cmp.w	r8, #0
 810d66c:	dd05      	ble.n	810d67a <_dtoa_r+0x82a>
 810d66e:	4649      	mov	r1, r9
 810d670:	4642      	mov	r2, r8
 810d672:	4658      	mov	r0, fp
 810d674:	f000 fcbe 	bl	810dff4 <__lshift>
 810d678:	4681      	mov	r9, r0
 810d67a:	9b08      	ldr	r3, [sp, #32]
 810d67c:	2b00      	cmp	r3, #0
 810d67e:	dd05      	ble.n	810d68c <_dtoa_r+0x83c>
 810d680:	4621      	mov	r1, r4
 810d682:	461a      	mov	r2, r3
 810d684:	4658      	mov	r0, fp
 810d686:	f000 fcb5 	bl	810dff4 <__lshift>
 810d68a:	4604      	mov	r4, r0
 810d68c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810d68e:	2b00      	cmp	r3, #0
 810d690:	d059      	beq.n	810d746 <_dtoa_r+0x8f6>
 810d692:	4621      	mov	r1, r4
 810d694:	4648      	mov	r0, r9
 810d696:	f000 fd19 	bl	810e0cc <__mcmp>
 810d69a:	2800      	cmp	r0, #0
 810d69c:	da53      	bge.n	810d746 <_dtoa_r+0x8f6>
 810d69e:	1e7b      	subs	r3, r7, #1
 810d6a0:	9304      	str	r3, [sp, #16]
 810d6a2:	4649      	mov	r1, r9
 810d6a4:	2300      	movs	r3, #0
 810d6a6:	220a      	movs	r2, #10
 810d6a8:	4658      	mov	r0, fp
 810d6aa:	f000 faf7 	bl	810dc9c <__multadd>
 810d6ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810d6b0:	4681      	mov	r9, r0
 810d6b2:	2b00      	cmp	r3, #0
 810d6b4:	f000 8172 	beq.w	810d99c <_dtoa_r+0xb4c>
 810d6b8:	2300      	movs	r3, #0
 810d6ba:	4629      	mov	r1, r5
 810d6bc:	220a      	movs	r2, #10
 810d6be:	4658      	mov	r0, fp
 810d6c0:	f000 faec 	bl	810dc9c <__multadd>
 810d6c4:	9b00      	ldr	r3, [sp, #0]
 810d6c6:	2b00      	cmp	r3, #0
 810d6c8:	4605      	mov	r5, r0
 810d6ca:	dc67      	bgt.n	810d79c <_dtoa_r+0x94c>
 810d6cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d6ce:	2b02      	cmp	r3, #2
 810d6d0:	dc41      	bgt.n	810d756 <_dtoa_r+0x906>
 810d6d2:	e063      	b.n	810d79c <_dtoa_r+0x94c>
 810d6d4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810d6d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 810d6da:	e746      	b.n	810d56a <_dtoa_r+0x71a>
 810d6dc:	9b07      	ldr	r3, [sp, #28]
 810d6de:	1e5c      	subs	r4, r3, #1
 810d6e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d6e2:	42a3      	cmp	r3, r4
 810d6e4:	bfbf      	itttt	lt
 810d6e6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 810d6e8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 810d6ea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 810d6ec:	1ae3      	sublt	r3, r4, r3
 810d6ee:	bfb4      	ite	lt
 810d6f0:	18d2      	addlt	r2, r2, r3
 810d6f2:	1b1c      	subge	r4, r3, r4
 810d6f4:	9b07      	ldr	r3, [sp, #28]
 810d6f6:	bfbc      	itt	lt
 810d6f8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 810d6fa:	2400      	movlt	r4, #0
 810d6fc:	2b00      	cmp	r3, #0
 810d6fe:	bfb5      	itete	lt
 810d700:	eba8 0603 	sublt.w	r6, r8, r3
 810d704:	9b07      	ldrge	r3, [sp, #28]
 810d706:	2300      	movlt	r3, #0
 810d708:	4646      	movge	r6, r8
 810d70a:	e730      	b.n	810d56e <_dtoa_r+0x71e>
 810d70c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810d70e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 810d710:	4646      	mov	r6, r8
 810d712:	e735      	b.n	810d580 <_dtoa_r+0x730>
 810d714:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810d716:	e75c      	b.n	810d5d2 <_dtoa_r+0x782>
 810d718:	2300      	movs	r3, #0
 810d71a:	e788      	b.n	810d62e <_dtoa_r+0x7de>
 810d71c:	3fe00000 	.word	0x3fe00000
 810d720:	40240000 	.word	0x40240000
 810d724:	40140000 	.word	0x40140000
 810d728:	9b02      	ldr	r3, [sp, #8]
 810d72a:	e780      	b.n	810d62e <_dtoa_r+0x7de>
 810d72c:	2300      	movs	r3, #0
 810d72e:	930a      	str	r3, [sp, #40]	@ 0x28
 810d730:	e782      	b.n	810d638 <_dtoa_r+0x7e8>
 810d732:	d099      	beq.n	810d668 <_dtoa_r+0x818>
 810d734:	9a08      	ldr	r2, [sp, #32]
 810d736:	331c      	adds	r3, #28
 810d738:	441a      	add	r2, r3
 810d73a:	4498      	add	r8, r3
 810d73c:	441e      	add	r6, r3
 810d73e:	9208      	str	r2, [sp, #32]
 810d740:	e792      	b.n	810d668 <_dtoa_r+0x818>
 810d742:	4603      	mov	r3, r0
 810d744:	e7f6      	b.n	810d734 <_dtoa_r+0x8e4>
 810d746:	9b07      	ldr	r3, [sp, #28]
 810d748:	9704      	str	r7, [sp, #16]
 810d74a:	2b00      	cmp	r3, #0
 810d74c:	dc20      	bgt.n	810d790 <_dtoa_r+0x940>
 810d74e:	9300      	str	r3, [sp, #0]
 810d750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d752:	2b02      	cmp	r3, #2
 810d754:	dd1e      	ble.n	810d794 <_dtoa_r+0x944>
 810d756:	9b00      	ldr	r3, [sp, #0]
 810d758:	2b00      	cmp	r3, #0
 810d75a:	f47f aec0 	bne.w	810d4de <_dtoa_r+0x68e>
 810d75e:	4621      	mov	r1, r4
 810d760:	2205      	movs	r2, #5
 810d762:	4658      	mov	r0, fp
 810d764:	f000 fa9a 	bl	810dc9c <__multadd>
 810d768:	4601      	mov	r1, r0
 810d76a:	4604      	mov	r4, r0
 810d76c:	4648      	mov	r0, r9
 810d76e:	f000 fcad 	bl	810e0cc <__mcmp>
 810d772:	2800      	cmp	r0, #0
 810d774:	f77f aeb3 	ble.w	810d4de <_dtoa_r+0x68e>
 810d778:	4656      	mov	r6, sl
 810d77a:	2331      	movs	r3, #49	@ 0x31
 810d77c:	f806 3b01 	strb.w	r3, [r6], #1
 810d780:	9b04      	ldr	r3, [sp, #16]
 810d782:	3301      	adds	r3, #1
 810d784:	9304      	str	r3, [sp, #16]
 810d786:	e6ae      	b.n	810d4e6 <_dtoa_r+0x696>
 810d788:	9c07      	ldr	r4, [sp, #28]
 810d78a:	9704      	str	r7, [sp, #16]
 810d78c:	4625      	mov	r5, r4
 810d78e:	e7f3      	b.n	810d778 <_dtoa_r+0x928>
 810d790:	9b07      	ldr	r3, [sp, #28]
 810d792:	9300      	str	r3, [sp, #0]
 810d794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810d796:	2b00      	cmp	r3, #0
 810d798:	f000 8104 	beq.w	810d9a4 <_dtoa_r+0xb54>
 810d79c:	2e00      	cmp	r6, #0
 810d79e:	dd05      	ble.n	810d7ac <_dtoa_r+0x95c>
 810d7a0:	4629      	mov	r1, r5
 810d7a2:	4632      	mov	r2, r6
 810d7a4:	4658      	mov	r0, fp
 810d7a6:	f000 fc25 	bl	810dff4 <__lshift>
 810d7aa:	4605      	mov	r5, r0
 810d7ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d7ae:	2b00      	cmp	r3, #0
 810d7b0:	d05a      	beq.n	810d868 <_dtoa_r+0xa18>
 810d7b2:	6869      	ldr	r1, [r5, #4]
 810d7b4:	4658      	mov	r0, fp
 810d7b6:	f000 fa0f 	bl	810dbd8 <_Balloc>
 810d7ba:	4606      	mov	r6, r0
 810d7bc:	b928      	cbnz	r0, 810d7ca <_dtoa_r+0x97a>
 810d7be:	4b84      	ldr	r3, [pc, #528]	@ (810d9d0 <_dtoa_r+0xb80>)
 810d7c0:	4602      	mov	r2, r0
 810d7c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 810d7c6:	f7ff bb5a 	b.w	810ce7e <_dtoa_r+0x2e>
 810d7ca:	692a      	ldr	r2, [r5, #16]
 810d7cc:	3202      	adds	r2, #2
 810d7ce:	0092      	lsls	r2, r2, #2
 810d7d0:	f105 010c 	add.w	r1, r5, #12
 810d7d4:	300c      	adds	r0, #12
 810d7d6:	f001 f975 	bl	810eac4 <memcpy>
 810d7da:	2201      	movs	r2, #1
 810d7dc:	4631      	mov	r1, r6
 810d7de:	4658      	mov	r0, fp
 810d7e0:	f000 fc08 	bl	810dff4 <__lshift>
 810d7e4:	f10a 0301 	add.w	r3, sl, #1
 810d7e8:	9307      	str	r3, [sp, #28]
 810d7ea:	9b00      	ldr	r3, [sp, #0]
 810d7ec:	4453      	add	r3, sl
 810d7ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 810d7f0:	9b02      	ldr	r3, [sp, #8]
 810d7f2:	f003 0301 	and.w	r3, r3, #1
 810d7f6:	462f      	mov	r7, r5
 810d7f8:	930a      	str	r3, [sp, #40]	@ 0x28
 810d7fa:	4605      	mov	r5, r0
 810d7fc:	9b07      	ldr	r3, [sp, #28]
 810d7fe:	4621      	mov	r1, r4
 810d800:	3b01      	subs	r3, #1
 810d802:	4648      	mov	r0, r9
 810d804:	9300      	str	r3, [sp, #0]
 810d806:	f7ff fa9a 	bl	810cd3e <quorem>
 810d80a:	4639      	mov	r1, r7
 810d80c:	9002      	str	r0, [sp, #8]
 810d80e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810d812:	4648      	mov	r0, r9
 810d814:	f000 fc5a 	bl	810e0cc <__mcmp>
 810d818:	462a      	mov	r2, r5
 810d81a:	9008      	str	r0, [sp, #32]
 810d81c:	4621      	mov	r1, r4
 810d81e:	4658      	mov	r0, fp
 810d820:	f000 fc70 	bl	810e104 <__mdiff>
 810d824:	68c2      	ldr	r2, [r0, #12]
 810d826:	4606      	mov	r6, r0
 810d828:	bb02      	cbnz	r2, 810d86c <_dtoa_r+0xa1c>
 810d82a:	4601      	mov	r1, r0
 810d82c:	4648      	mov	r0, r9
 810d82e:	f000 fc4d 	bl	810e0cc <__mcmp>
 810d832:	4602      	mov	r2, r0
 810d834:	4631      	mov	r1, r6
 810d836:	4658      	mov	r0, fp
 810d838:	920e      	str	r2, [sp, #56]	@ 0x38
 810d83a:	f000 fa0d 	bl	810dc58 <_Bfree>
 810d83e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d840:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d842:	9e07      	ldr	r6, [sp, #28]
 810d844:	ea43 0102 	orr.w	r1, r3, r2
 810d848:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d84a:	4319      	orrs	r1, r3
 810d84c:	d110      	bne.n	810d870 <_dtoa_r+0xa20>
 810d84e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810d852:	d029      	beq.n	810d8a8 <_dtoa_r+0xa58>
 810d854:	9b08      	ldr	r3, [sp, #32]
 810d856:	2b00      	cmp	r3, #0
 810d858:	dd02      	ble.n	810d860 <_dtoa_r+0xa10>
 810d85a:	9b02      	ldr	r3, [sp, #8]
 810d85c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 810d860:	9b00      	ldr	r3, [sp, #0]
 810d862:	f883 8000 	strb.w	r8, [r3]
 810d866:	e63f      	b.n	810d4e8 <_dtoa_r+0x698>
 810d868:	4628      	mov	r0, r5
 810d86a:	e7bb      	b.n	810d7e4 <_dtoa_r+0x994>
 810d86c:	2201      	movs	r2, #1
 810d86e:	e7e1      	b.n	810d834 <_dtoa_r+0x9e4>
 810d870:	9b08      	ldr	r3, [sp, #32]
 810d872:	2b00      	cmp	r3, #0
 810d874:	db04      	blt.n	810d880 <_dtoa_r+0xa30>
 810d876:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810d878:	430b      	orrs	r3, r1
 810d87a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810d87c:	430b      	orrs	r3, r1
 810d87e:	d120      	bne.n	810d8c2 <_dtoa_r+0xa72>
 810d880:	2a00      	cmp	r2, #0
 810d882:	dded      	ble.n	810d860 <_dtoa_r+0xa10>
 810d884:	4649      	mov	r1, r9
 810d886:	2201      	movs	r2, #1
 810d888:	4658      	mov	r0, fp
 810d88a:	f000 fbb3 	bl	810dff4 <__lshift>
 810d88e:	4621      	mov	r1, r4
 810d890:	4681      	mov	r9, r0
 810d892:	f000 fc1b 	bl	810e0cc <__mcmp>
 810d896:	2800      	cmp	r0, #0
 810d898:	dc03      	bgt.n	810d8a2 <_dtoa_r+0xa52>
 810d89a:	d1e1      	bne.n	810d860 <_dtoa_r+0xa10>
 810d89c:	f018 0f01 	tst.w	r8, #1
 810d8a0:	d0de      	beq.n	810d860 <_dtoa_r+0xa10>
 810d8a2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810d8a6:	d1d8      	bne.n	810d85a <_dtoa_r+0xa0a>
 810d8a8:	9a00      	ldr	r2, [sp, #0]
 810d8aa:	2339      	movs	r3, #57	@ 0x39
 810d8ac:	7013      	strb	r3, [r2, #0]
 810d8ae:	4633      	mov	r3, r6
 810d8b0:	461e      	mov	r6, r3
 810d8b2:	3b01      	subs	r3, #1
 810d8b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 810d8b8:	2a39      	cmp	r2, #57	@ 0x39
 810d8ba:	d052      	beq.n	810d962 <_dtoa_r+0xb12>
 810d8bc:	3201      	adds	r2, #1
 810d8be:	701a      	strb	r2, [r3, #0]
 810d8c0:	e612      	b.n	810d4e8 <_dtoa_r+0x698>
 810d8c2:	2a00      	cmp	r2, #0
 810d8c4:	dd07      	ble.n	810d8d6 <_dtoa_r+0xa86>
 810d8c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810d8ca:	d0ed      	beq.n	810d8a8 <_dtoa_r+0xa58>
 810d8cc:	9a00      	ldr	r2, [sp, #0]
 810d8ce:	f108 0301 	add.w	r3, r8, #1
 810d8d2:	7013      	strb	r3, [r2, #0]
 810d8d4:	e608      	b.n	810d4e8 <_dtoa_r+0x698>
 810d8d6:	9b07      	ldr	r3, [sp, #28]
 810d8d8:	9a07      	ldr	r2, [sp, #28]
 810d8da:	f803 8c01 	strb.w	r8, [r3, #-1]
 810d8de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810d8e0:	4293      	cmp	r3, r2
 810d8e2:	d028      	beq.n	810d936 <_dtoa_r+0xae6>
 810d8e4:	4649      	mov	r1, r9
 810d8e6:	2300      	movs	r3, #0
 810d8e8:	220a      	movs	r2, #10
 810d8ea:	4658      	mov	r0, fp
 810d8ec:	f000 f9d6 	bl	810dc9c <__multadd>
 810d8f0:	42af      	cmp	r7, r5
 810d8f2:	4681      	mov	r9, r0
 810d8f4:	f04f 0300 	mov.w	r3, #0
 810d8f8:	f04f 020a 	mov.w	r2, #10
 810d8fc:	4639      	mov	r1, r7
 810d8fe:	4658      	mov	r0, fp
 810d900:	d107      	bne.n	810d912 <_dtoa_r+0xac2>
 810d902:	f000 f9cb 	bl	810dc9c <__multadd>
 810d906:	4607      	mov	r7, r0
 810d908:	4605      	mov	r5, r0
 810d90a:	9b07      	ldr	r3, [sp, #28]
 810d90c:	3301      	adds	r3, #1
 810d90e:	9307      	str	r3, [sp, #28]
 810d910:	e774      	b.n	810d7fc <_dtoa_r+0x9ac>
 810d912:	f000 f9c3 	bl	810dc9c <__multadd>
 810d916:	4629      	mov	r1, r5
 810d918:	4607      	mov	r7, r0
 810d91a:	2300      	movs	r3, #0
 810d91c:	220a      	movs	r2, #10
 810d91e:	4658      	mov	r0, fp
 810d920:	f000 f9bc 	bl	810dc9c <__multadd>
 810d924:	4605      	mov	r5, r0
 810d926:	e7f0      	b.n	810d90a <_dtoa_r+0xaba>
 810d928:	9b00      	ldr	r3, [sp, #0]
 810d92a:	2b00      	cmp	r3, #0
 810d92c:	bfcc      	ite	gt
 810d92e:	461e      	movgt	r6, r3
 810d930:	2601      	movle	r6, #1
 810d932:	4456      	add	r6, sl
 810d934:	2700      	movs	r7, #0
 810d936:	4649      	mov	r1, r9
 810d938:	2201      	movs	r2, #1
 810d93a:	4658      	mov	r0, fp
 810d93c:	f000 fb5a 	bl	810dff4 <__lshift>
 810d940:	4621      	mov	r1, r4
 810d942:	4681      	mov	r9, r0
 810d944:	f000 fbc2 	bl	810e0cc <__mcmp>
 810d948:	2800      	cmp	r0, #0
 810d94a:	dcb0      	bgt.n	810d8ae <_dtoa_r+0xa5e>
 810d94c:	d102      	bne.n	810d954 <_dtoa_r+0xb04>
 810d94e:	f018 0f01 	tst.w	r8, #1
 810d952:	d1ac      	bne.n	810d8ae <_dtoa_r+0xa5e>
 810d954:	4633      	mov	r3, r6
 810d956:	461e      	mov	r6, r3
 810d958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810d95c:	2a30      	cmp	r2, #48	@ 0x30
 810d95e:	d0fa      	beq.n	810d956 <_dtoa_r+0xb06>
 810d960:	e5c2      	b.n	810d4e8 <_dtoa_r+0x698>
 810d962:	459a      	cmp	sl, r3
 810d964:	d1a4      	bne.n	810d8b0 <_dtoa_r+0xa60>
 810d966:	9b04      	ldr	r3, [sp, #16]
 810d968:	3301      	adds	r3, #1
 810d96a:	9304      	str	r3, [sp, #16]
 810d96c:	2331      	movs	r3, #49	@ 0x31
 810d96e:	f88a 3000 	strb.w	r3, [sl]
 810d972:	e5b9      	b.n	810d4e8 <_dtoa_r+0x698>
 810d974:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810d976:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 810d9d4 <_dtoa_r+0xb84>
 810d97a:	b11b      	cbz	r3, 810d984 <_dtoa_r+0xb34>
 810d97c:	f10a 0308 	add.w	r3, sl, #8
 810d980:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810d982:	6013      	str	r3, [r2, #0]
 810d984:	4650      	mov	r0, sl
 810d986:	b019      	add	sp, #100	@ 0x64
 810d988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d98c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d98e:	2b01      	cmp	r3, #1
 810d990:	f77f ae37 	ble.w	810d602 <_dtoa_r+0x7b2>
 810d994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d996:	930a      	str	r3, [sp, #40]	@ 0x28
 810d998:	2001      	movs	r0, #1
 810d99a:	e655      	b.n	810d648 <_dtoa_r+0x7f8>
 810d99c:	9b00      	ldr	r3, [sp, #0]
 810d99e:	2b00      	cmp	r3, #0
 810d9a0:	f77f aed6 	ble.w	810d750 <_dtoa_r+0x900>
 810d9a4:	4656      	mov	r6, sl
 810d9a6:	4621      	mov	r1, r4
 810d9a8:	4648      	mov	r0, r9
 810d9aa:	f7ff f9c8 	bl	810cd3e <quorem>
 810d9ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810d9b2:	f806 8b01 	strb.w	r8, [r6], #1
 810d9b6:	9b00      	ldr	r3, [sp, #0]
 810d9b8:	eba6 020a 	sub.w	r2, r6, sl
 810d9bc:	4293      	cmp	r3, r2
 810d9be:	ddb3      	ble.n	810d928 <_dtoa_r+0xad8>
 810d9c0:	4649      	mov	r1, r9
 810d9c2:	2300      	movs	r3, #0
 810d9c4:	220a      	movs	r2, #10
 810d9c6:	4658      	mov	r0, fp
 810d9c8:	f000 f968 	bl	810dc9c <__multadd>
 810d9cc:	4681      	mov	r9, r0
 810d9ce:	e7ea      	b.n	810d9a6 <_dtoa_r+0xb56>
 810d9d0:	0810ff99 	.word	0x0810ff99
 810d9d4:	0810ff1d 	.word	0x0810ff1d

0810d9d8 <_free_r>:
 810d9d8:	b538      	push	{r3, r4, r5, lr}
 810d9da:	4605      	mov	r5, r0
 810d9dc:	2900      	cmp	r1, #0
 810d9de:	d041      	beq.n	810da64 <_free_r+0x8c>
 810d9e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810d9e4:	1f0c      	subs	r4, r1, #4
 810d9e6:	2b00      	cmp	r3, #0
 810d9e8:	bfb8      	it	lt
 810d9ea:	18e4      	addlt	r4, r4, r3
 810d9ec:	f000 f8e8 	bl	810dbc0 <__malloc_lock>
 810d9f0:	4a1d      	ldr	r2, [pc, #116]	@ (810da68 <_free_r+0x90>)
 810d9f2:	6813      	ldr	r3, [r2, #0]
 810d9f4:	b933      	cbnz	r3, 810da04 <_free_r+0x2c>
 810d9f6:	6063      	str	r3, [r4, #4]
 810d9f8:	6014      	str	r4, [r2, #0]
 810d9fa:	4628      	mov	r0, r5
 810d9fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810da00:	f000 b8e4 	b.w	810dbcc <__malloc_unlock>
 810da04:	42a3      	cmp	r3, r4
 810da06:	d908      	bls.n	810da1a <_free_r+0x42>
 810da08:	6820      	ldr	r0, [r4, #0]
 810da0a:	1821      	adds	r1, r4, r0
 810da0c:	428b      	cmp	r3, r1
 810da0e:	bf01      	itttt	eq
 810da10:	6819      	ldreq	r1, [r3, #0]
 810da12:	685b      	ldreq	r3, [r3, #4]
 810da14:	1809      	addeq	r1, r1, r0
 810da16:	6021      	streq	r1, [r4, #0]
 810da18:	e7ed      	b.n	810d9f6 <_free_r+0x1e>
 810da1a:	461a      	mov	r2, r3
 810da1c:	685b      	ldr	r3, [r3, #4]
 810da1e:	b10b      	cbz	r3, 810da24 <_free_r+0x4c>
 810da20:	42a3      	cmp	r3, r4
 810da22:	d9fa      	bls.n	810da1a <_free_r+0x42>
 810da24:	6811      	ldr	r1, [r2, #0]
 810da26:	1850      	adds	r0, r2, r1
 810da28:	42a0      	cmp	r0, r4
 810da2a:	d10b      	bne.n	810da44 <_free_r+0x6c>
 810da2c:	6820      	ldr	r0, [r4, #0]
 810da2e:	4401      	add	r1, r0
 810da30:	1850      	adds	r0, r2, r1
 810da32:	4283      	cmp	r3, r0
 810da34:	6011      	str	r1, [r2, #0]
 810da36:	d1e0      	bne.n	810d9fa <_free_r+0x22>
 810da38:	6818      	ldr	r0, [r3, #0]
 810da3a:	685b      	ldr	r3, [r3, #4]
 810da3c:	6053      	str	r3, [r2, #4]
 810da3e:	4408      	add	r0, r1
 810da40:	6010      	str	r0, [r2, #0]
 810da42:	e7da      	b.n	810d9fa <_free_r+0x22>
 810da44:	d902      	bls.n	810da4c <_free_r+0x74>
 810da46:	230c      	movs	r3, #12
 810da48:	602b      	str	r3, [r5, #0]
 810da4a:	e7d6      	b.n	810d9fa <_free_r+0x22>
 810da4c:	6820      	ldr	r0, [r4, #0]
 810da4e:	1821      	adds	r1, r4, r0
 810da50:	428b      	cmp	r3, r1
 810da52:	bf04      	itt	eq
 810da54:	6819      	ldreq	r1, [r3, #0]
 810da56:	685b      	ldreq	r3, [r3, #4]
 810da58:	6063      	str	r3, [r4, #4]
 810da5a:	bf04      	itt	eq
 810da5c:	1809      	addeq	r1, r1, r0
 810da5e:	6021      	streq	r1, [r4, #0]
 810da60:	6054      	str	r4, [r2, #4]
 810da62:	e7ca      	b.n	810d9fa <_free_r+0x22>
 810da64:	bd38      	pop	{r3, r4, r5, pc}
 810da66:	bf00      	nop
 810da68:	10000950 	.word	0x10000950

0810da6c <malloc>:
 810da6c:	4b02      	ldr	r3, [pc, #8]	@ (810da78 <malloc+0xc>)
 810da6e:	4601      	mov	r1, r0
 810da70:	6818      	ldr	r0, [r3, #0]
 810da72:	f000 b825 	b.w	810dac0 <_malloc_r>
 810da76:	bf00      	nop
 810da78:	10000084 	.word	0x10000084

0810da7c <sbrk_aligned>:
 810da7c:	b570      	push	{r4, r5, r6, lr}
 810da7e:	4e0f      	ldr	r6, [pc, #60]	@ (810dabc <sbrk_aligned+0x40>)
 810da80:	460c      	mov	r4, r1
 810da82:	6831      	ldr	r1, [r6, #0]
 810da84:	4605      	mov	r5, r0
 810da86:	b911      	cbnz	r1, 810da8e <sbrk_aligned+0x12>
 810da88:	f001 f80c 	bl	810eaa4 <_sbrk_r>
 810da8c:	6030      	str	r0, [r6, #0]
 810da8e:	4621      	mov	r1, r4
 810da90:	4628      	mov	r0, r5
 810da92:	f001 f807 	bl	810eaa4 <_sbrk_r>
 810da96:	1c43      	adds	r3, r0, #1
 810da98:	d103      	bne.n	810daa2 <sbrk_aligned+0x26>
 810da9a:	f04f 34ff 	mov.w	r4, #4294967295
 810da9e:	4620      	mov	r0, r4
 810daa0:	bd70      	pop	{r4, r5, r6, pc}
 810daa2:	1cc4      	adds	r4, r0, #3
 810daa4:	f024 0403 	bic.w	r4, r4, #3
 810daa8:	42a0      	cmp	r0, r4
 810daaa:	d0f8      	beq.n	810da9e <sbrk_aligned+0x22>
 810daac:	1a21      	subs	r1, r4, r0
 810daae:	4628      	mov	r0, r5
 810dab0:	f000 fff8 	bl	810eaa4 <_sbrk_r>
 810dab4:	3001      	adds	r0, #1
 810dab6:	d1f2      	bne.n	810da9e <sbrk_aligned+0x22>
 810dab8:	e7ef      	b.n	810da9a <sbrk_aligned+0x1e>
 810daba:	bf00      	nop
 810dabc:	1000094c 	.word	0x1000094c

0810dac0 <_malloc_r>:
 810dac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810dac4:	1ccd      	adds	r5, r1, #3
 810dac6:	f025 0503 	bic.w	r5, r5, #3
 810daca:	3508      	adds	r5, #8
 810dacc:	2d0c      	cmp	r5, #12
 810dace:	bf38      	it	cc
 810dad0:	250c      	movcc	r5, #12
 810dad2:	2d00      	cmp	r5, #0
 810dad4:	4606      	mov	r6, r0
 810dad6:	db01      	blt.n	810dadc <_malloc_r+0x1c>
 810dad8:	42a9      	cmp	r1, r5
 810dada:	d904      	bls.n	810dae6 <_malloc_r+0x26>
 810dadc:	230c      	movs	r3, #12
 810dade:	6033      	str	r3, [r6, #0]
 810dae0:	2000      	movs	r0, #0
 810dae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810dae6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 810dbbc <_malloc_r+0xfc>
 810daea:	f000 f869 	bl	810dbc0 <__malloc_lock>
 810daee:	f8d8 3000 	ldr.w	r3, [r8]
 810daf2:	461c      	mov	r4, r3
 810daf4:	bb44      	cbnz	r4, 810db48 <_malloc_r+0x88>
 810daf6:	4629      	mov	r1, r5
 810daf8:	4630      	mov	r0, r6
 810dafa:	f7ff ffbf 	bl	810da7c <sbrk_aligned>
 810dafe:	1c43      	adds	r3, r0, #1
 810db00:	4604      	mov	r4, r0
 810db02:	d158      	bne.n	810dbb6 <_malloc_r+0xf6>
 810db04:	f8d8 4000 	ldr.w	r4, [r8]
 810db08:	4627      	mov	r7, r4
 810db0a:	2f00      	cmp	r7, #0
 810db0c:	d143      	bne.n	810db96 <_malloc_r+0xd6>
 810db0e:	2c00      	cmp	r4, #0
 810db10:	d04b      	beq.n	810dbaa <_malloc_r+0xea>
 810db12:	6823      	ldr	r3, [r4, #0]
 810db14:	4639      	mov	r1, r7
 810db16:	4630      	mov	r0, r6
 810db18:	eb04 0903 	add.w	r9, r4, r3
 810db1c:	f000 ffc2 	bl	810eaa4 <_sbrk_r>
 810db20:	4581      	cmp	r9, r0
 810db22:	d142      	bne.n	810dbaa <_malloc_r+0xea>
 810db24:	6821      	ldr	r1, [r4, #0]
 810db26:	1a6d      	subs	r5, r5, r1
 810db28:	4629      	mov	r1, r5
 810db2a:	4630      	mov	r0, r6
 810db2c:	f7ff ffa6 	bl	810da7c <sbrk_aligned>
 810db30:	3001      	adds	r0, #1
 810db32:	d03a      	beq.n	810dbaa <_malloc_r+0xea>
 810db34:	6823      	ldr	r3, [r4, #0]
 810db36:	442b      	add	r3, r5
 810db38:	6023      	str	r3, [r4, #0]
 810db3a:	f8d8 3000 	ldr.w	r3, [r8]
 810db3e:	685a      	ldr	r2, [r3, #4]
 810db40:	bb62      	cbnz	r2, 810db9c <_malloc_r+0xdc>
 810db42:	f8c8 7000 	str.w	r7, [r8]
 810db46:	e00f      	b.n	810db68 <_malloc_r+0xa8>
 810db48:	6822      	ldr	r2, [r4, #0]
 810db4a:	1b52      	subs	r2, r2, r5
 810db4c:	d420      	bmi.n	810db90 <_malloc_r+0xd0>
 810db4e:	2a0b      	cmp	r2, #11
 810db50:	d917      	bls.n	810db82 <_malloc_r+0xc2>
 810db52:	1961      	adds	r1, r4, r5
 810db54:	42a3      	cmp	r3, r4
 810db56:	6025      	str	r5, [r4, #0]
 810db58:	bf18      	it	ne
 810db5a:	6059      	strne	r1, [r3, #4]
 810db5c:	6863      	ldr	r3, [r4, #4]
 810db5e:	bf08      	it	eq
 810db60:	f8c8 1000 	streq.w	r1, [r8]
 810db64:	5162      	str	r2, [r4, r5]
 810db66:	604b      	str	r3, [r1, #4]
 810db68:	4630      	mov	r0, r6
 810db6a:	f000 f82f 	bl	810dbcc <__malloc_unlock>
 810db6e:	f104 000b 	add.w	r0, r4, #11
 810db72:	1d23      	adds	r3, r4, #4
 810db74:	f020 0007 	bic.w	r0, r0, #7
 810db78:	1ac2      	subs	r2, r0, r3
 810db7a:	bf1c      	itt	ne
 810db7c:	1a1b      	subne	r3, r3, r0
 810db7e:	50a3      	strne	r3, [r4, r2]
 810db80:	e7af      	b.n	810dae2 <_malloc_r+0x22>
 810db82:	6862      	ldr	r2, [r4, #4]
 810db84:	42a3      	cmp	r3, r4
 810db86:	bf0c      	ite	eq
 810db88:	f8c8 2000 	streq.w	r2, [r8]
 810db8c:	605a      	strne	r2, [r3, #4]
 810db8e:	e7eb      	b.n	810db68 <_malloc_r+0xa8>
 810db90:	4623      	mov	r3, r4
 810db92:	6864      	ldr	r4, [r4, #4]
 810db94:	e7ae      	b.n	810daf4 <_malloc_r+0x34>
 810db96:	463c      	mov	r4, r7
 810db98:	687f      	ldr	r7, [r7, #4]
 810db9a:	e7b6      	b.n	810db0a <_malloc_r+0x4a>
 810db9c:	461a      	mov	r2, r3
 810db9e:	685b      	ldr	r3, [r3, #4]
 810dba0:	42a3      	cmp	r3, r4
 810dba2:	d1fb      	bne.n	810db9c <_malloc_r+0xdc>
 810dba4:	2300      	movs	r3, #0
 810dba6:	6053      	str	r3, [r2, #4]
 810dba8:	e7de      	b.n	810db68 <_malloc_r+0xa8>
 810dbaa:	230c      	movs	r3, #12
 810dbac:	6033      	str	r3, [r6, #0]
 810dbae:	4630      	mov	r0, r6
 810dbb0:	f000 f80c 	bl	810dbcc <__malloc_unlock>
 810dbb4:	e794      	b.n	810dae0 <_malloc_r+0x20>
 810dbb6:	6005      	str	r5, [r0, #0]
 810dbb8:	e7d6      	b.n	810db68 <_malloc_r+0xa8>
 810dbba:	bf00      	nop
 810dbbc:	10000950 	.word	0x10000950

0810dbc0 <__malloc_lock>:
 810dbc0:	4801      	ldr	r0, [pc, #4]	@ (810dbc8 <__malloc_lock+0x8>)
 810dbc2:	f7ff b8ba 	b.w	810cd3a <__retarget_lock_acquire_recursive>
 810dbc6:	bf00      	nop
 810dbc8:	10000948 	.word	0x10000948

0810dbcc <__malloc_unlock>:
 810dbcc:	4801      	ldr	r0, [pc, #4]	@ (810dbd4 <__malloc_unlock+0x8>)
 810dbce:	f7ff b8b5 	b.w	810cd3c <__retarget_lock_release_recursive>
 810dbd2:	bf00      	nop
 810dbd4:	10000948 	.word	0x10000948

0810dbd8 <_Balloc>:
 810dbd8:	b570      	push	{r4, r5, r6, lr}
 810dbda:	69c6      	ldr	r6, [r0, #28]
 810dbdc:	4604      	mov	r4, r0
 810dbde:	460d      	mov	r5, r1
 810dbe0:	b976      	cbnz	r6, 810dc00 <_Balloc+0x28>
 810dbe2:	2010      	movs	r0, #16
 810dbe4:	f7ff ff42 	bl	810da6c <malloc>
 810dbe8:	4602      	mov	r2, r0
 810dbea:	61e0      	str	r0, [r4, #28]
 810dbec:	b920      	cbnz	r0, 810dbf8 <_Balloc+0x20>
 810dbee:	4b18      	ldr	r3, [pc, #96]	@ (810dc50 <_Balloc+0x78>)
 810dbf0:	4818      	ldr	r0, [pc, #96]	@ (810dc54 <_Balloc+0x7c>)
 810dbf2:	216b      	movs	r1, #107	@ 0x6b
 810dbf4:	f000 ff74 	bl	810eae0 <__assert_func>
 810dbf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810dbfc:	6006      	str	r6, [r0, #0]
 810dbfe:	60c6      	str	r6, [r0, #12]
 810dc00:	69e6      	ldr	r6, [r4, #28]
 810dc02:	68f3      	ldr	r3, [r6, #12]
 810dc04:	b183      	cbz	r3, 810dc28 <_Balloc+0x50>
 810dc06:	69e3      	ldr	r3, [r4, #28]
 810dc08:	68db      	ldr	r3, [r3, #12]
 810dc0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810dc0e:	b9b8      	cbnz	r0, 810dc40 <_Balloc+0x68>
 810dc10:	2101      	movs	r1, #1
 810dc12:	fa01 f605 	lsl.w	r6, r1, r5
 810dc16:	1d72      	adds	r2, r6, #5
 810dc18:	0092      	lsls	r2, r2, #2
 810dc1a:	4620      	mov	r0, r4
 810dc1c:	f000 ff7e 	bl	810eb1c <_calloc_r>
 810dc20:	b160      	cbz	r0, 810dc3c <_Balloc+0x64>
 810dc22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810dc26:	e00e      	b.n	810dc46 <_Balloc+0x6e>
 810dc28:	2221      	movs	r2, #33	@ 0x21
 810dc2a:	2104      	movs	r1, #4
 810dc2c:	4620      	mov	r0, r4
 810dc2e:	f000 ff75 	bl	810eb1c <_calloc_r>
 810dc32:	69e3      	ldr	r3, [r4, #28]
 810dc34:	60f0      	str	r0, [r6, #12]
 810dc36:	68db      	ldr	r3, [r3, #12]
 810dc38:	2b00      	cmp	r3, #0
 810dc3a:	d1e4      	bne.n	810dc06 <_Balloc+0x2e>
 810dc3c:	2000      	movs	r0, #0
 810dc3e:	bd70      	pop	{r4, r5, r6, pc}
 810dc40:	6802      	ldr	r2, [r0, #0]
 810dc42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810dc46:	2300      	movs	r3, #0
 810dc48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810dc4c:	e7f7      	b.n	810dc3e <_Balloc+0x66>
 810dc4e:	bf00      	nop
 810dc50:	0810ff2a 	.word	0x0810ff2a
 810dc54:	0810ffaa 	.word	0x0810ffaa

0810dc58 <_Bfree>:
 810dc58:	b570      	push	{r4, r5, r6, lr}
 810dc5a:	69c6      	ldr	r6, [r0, #28]
 810dc5c:	4605      	mov	r5, r0
 810dc5e:	460c      	mov	r4, r1
 810dc60:	b976      	cbnz	r6, 810dc80 <_Bfree+0x28>
 810dc62:	2010      	movs	r0, #16
 810dc64:	f7ff ff02 	bl	810da6c <malloc>
 810dc68:	4602      	mov	r2, r0
 810dc6a:	61e8      	str	r0, [r5, #28]
 810dc6c:	b920      	cbnz	r0, 810dc78 <_Bfree+0x20>
 810dc6e:	4b09      	ldr	r3, [pc, #36]	@ (810dc94 <_Bfree+0x3c>)
 810dc70:	4809      	ldr	r0, [pc, #36]	@ (810dc98 <_Bfree+0x40>)
 810dc72:	218f      	movs	r1, #143	@ 0x8f
 810dc74:	f000 ff34 	bl	810eae0 <__assert_func>
 810dc78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810dc7c:	6006      	str	r6, [r0, #0]
 810dc7e:	60c6      	str	r6, [r0, #12]
 810dc80:	b13c      	cbz	r4, 810dc92 <_Bfree+0x3a>
 810dc82:	69eb      	ldr	r3, [r5, #28]
 810dc84:	6862      	ldr	r2, [r4, #4]
 810dc86:	68db      	ldr	r3, [r3, #12]
 810dc88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810dc8c:	6021      	str	r1, [r4, #0]
 810dc8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810dc92:	bd70      	pop	{r4, r5, r6, pc}
 810dc94:	0810ff2a 	.word	0x0810ff2a
 810dc98:	0810ffaa 	.word	0x0810ffaa

0810dc9c <__multadd>:
 810dc9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810dca0:	690d      	ldr	r5, [r1, #16]
 810dca2:	4607      	mov	r7, r0
 810dca4:	460c      	mov	r4, r1
 810dca6:	461e      	mov	r6, r3
 810dca8:	f101 0c14 	add.w	ip, r1, #20
 810dcac:	2000      	movs	r0, #0
 810dcae:	f8dc 3000 	ldr.w	r3, [ip]
 810dcb2:	b299      	uxth	r1, r3
 810dcb4:	fb02 6101 	mla	r1, r2, r1, r6
 810dcb8:	0c1e      	lsrs	r6, r3, #16
 810dcba:	0c0b      	lsrs	r3, r1, #16
 810dcbc:	fb02 3306 	mla	r3, r2, r6, r3
 810dcc0:	b289      	uxth	r1, r1
 810dcc2:	3001      	adds	r0, #1
 810dcc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810dcc8:	4285      	cmp	r5, r0
 810dcca:	f84c 1b04 	str.w	r1, [ip], #4
 810dcce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810dcd2:	dcec      	bgt.n	810dcae <__multadd+0x12>
 810dcd4:	b30e      	cbz	r6, 810dd1a <__multadd+0x7e>
 810dcd6:	68a3      	ldr	r3, [r4, #8]
 810dcd8:	42ab      	cmp	r3, r5
 810dcda:	dc19      	bgt.n	810dd10 <__multadd+0x74>
 810dcdc:	6861      	ldr	r1, [r4, #4]
 810dcde:	4638      	mov	r0, r7
 810dce0:	3101      	adds	r1, #1
 810dce2:	f7ff ff79 	bl	810dbd8 <_Balloc>
 810dce6:	4680      	mov	r8, r0
 810dce8:	b928      	cbnz	r0, 810dcf6 <__multadd+0x5a>
 810dcea:	4602      	mov	r2, r0
 810dcec:	4b0c      	ldr	r3, [pc, #48]	@ (810dd20 <__multadd+0x84>)
 810dcee:	480d      	ldr	r0, [pc, #52]	@ (810dd24 <__multadd+0x88>)
 810dcf0:	21ba      	movs	r1, #186	@ 0xba
 810dcf2:	f000 fef5 	bl	810eae0 <__assert_func>
 810dcf6:	6922      	ldr	r2, [r4, #16]
 810dcf8:	3202      	adds	r2, #2
 810dcfa:	f104 010c 	add.w	r1, r4, #12
 810dcfe:	0092      	lsls	r2, r2, #2
 810dd00:	300c      	adds	r0, #12
 810dd02:	f000 fedf 	bl	810eac4 <memcpy>
 810dd06:	4621      	mov	r1, r4
 810dd08:	4638      	mov	r0, r7
 810dd0a:	f7ff ffa5 	bl	810dc58 <_Bfree>
 810dd0e:	4644      	mov	r4, r8
 810dd10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810dd14:	3501      	adds	r5, #1
 810dd16:	615e      	str	r6, [r3, #20]
 810dd18:	6125      	str	r5, [r4, #16]
 810dd1a:	4620      	mov	r0, r4
 810dd1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810dd20:	0810ff99 	.word	0x0810ff99
 810dd24:	0810ffaa 	.word	0x0810ffaa

0810dd28 <__hi0bits>:
 810dd28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 810dd2c:	4603      	mov	r3, r0
 810dd2e:	bf36      	itet	cc
 810dd30:	0403      	lslcc	r3, r0, #16
 810dd32:	2000      	movcs	r0, #0
 810dd34:	2010      	movcc	r0, #16
 810dd36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810dd3a:	bf3c      	itt	cc
 810dd3c:	021b      	lslcc	r3, r3, #8
 810dd3e:	3008      	addcc	r0, #8
 810dd40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810dd44:	bf3c      	itt	cc
 810dd46:	011b      	lslcc	r3, r3, #4
 810dd48:	3004      	addcc	r0, #4
 810dd4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810dd4e:	bf3c      	itt	cc
 810dd50:	009b      	lslcc	r3, r3, #2
 810dd52:	3002      	addcc	r0, #2
 810dd54:	2b00      	cmp	r3, #0
 810dd56:	db05      	blt.n	810dd64 <__hi0bits+0x3c>
 810dd58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 810dd5c:	f100 0001 	add.w	r0, r0, #1
 810dd60:	bf08      	it	eq
 810dd62:	2020      	moveq	r0, #32
 810dd64:	4770      	bx	lr

0810dd66 <__lo0bits>:
 810dd66:	6803      	ldr	r3, [r0, #0]
 810dd68:	4602      	mov	r2, r0
 810dd6a:	f013 0007 	ands.w	r0, r3, #7
 810dd6e:	d00b      	beq.n	810dd88 <__lo0bits+0x22>
 810dd70:	07d9      	lsls	r1, r3, #31
 810dd72:	d421      	bmi.n	810ddb8 <__lo0bits+0x52>
 810dd74:	0798      	lsls	r0, r3, #30
 810dd76:	bf49      	itett	mi
 810dd78:	085b      	lsrmi	r3, r3, #1
 810dd7a:	089b      	lsrpl	r3, r3, #2
 810dd7c:	2001      	movmi	r0, #1
 810dd7e:	6013      	strmi	r3, [r2, #0]
 810dd80:	bf5c      	itt	pl
 810dd82:	6013      	strpl	r3, [r2, #0]
 810dd84:	2002      	movpl	r0, #2
 810dd86:	4770      	bx	lr
 810dd88:	b299      	uxth	r1, r3
 810dd8a:	b909      	cbnz	r1, 810dd90 <__lo0bits+0x2a>
 810dd8c:	0c1b      	lsrs	r3, r3, #16
 810dd8e:	2010      	movs	r0, #16
 810dd90:	b2d9      	uxtb	r1, r3
 810dd92:	b909      	cbnz	r1, 810dd98 <__lo0bits+0x32>
 810dd94:	3008      	adds	r0, #8
 810dd96:	0a1b      	lsrs	r3, r3, #8
 810dd98:	0719      	lsls	r1, r3, #28
 810dd9a:	bf04      	itt	eq
 810dd9c:	091b      	lsreq	r3, r3, #4
 810dd9e:	3004      	addeq	r0, #4
 810dda0:	0799      	lsls	r1, r3, #30
 810dda2:	bf04      	itt	eq
 810dda4:	089b      	lsreq	r3, r3, #2
 810dda6:	3002      	addeq	r0, #2
 810dda8:	07d9      	lsls	r1, r3, #31
 810ddaa:	d403      	bmi.n	810ddb4 <__lo0bits+0x4e>
 810ddac:	085b      	lsrs	r3, r3, #1
 810ddae:	f100 0001 	add.w	r0, r0, #1
 810ddb2:	d003      	beq.n	810ddbc <__lo0bits+0x56>
 810ddb4:	6013      	str	r3, [r2, #0]
 810ddb6:	4770      	bx	lr
 810ddb8:	2000      	movs	r0, #0
 810ddba:	4770      	bx	lr
 810ddbc:	2020      	movs	r0, #32
 810ddbe:	4770      	bx	lr

0810ddc0 <__i2b>:
 810ddc0:	b510      	push	{r4, lr}
 810ddc2:	460c      	mov	r4, r1
 810ddc4:	2101      	movs	r1, #1
 810ddc6:	f7ff ff07 	bl	810dbd8 <_Balloc>
 810ddca:	4602      	mov	r2, r0
 810ddcc:	b928      	cbnz	r0, 810ddda <__i2b+0x1a>
 810ddce:	4b05      	ldr	r3, [pc, #20]	@ (810dde4 <__i2b+0x24>)
 810ddd0:	4805      	ldr	r0, [pc, #20]	@ (810dde8 <__i2b+0x28>)
 810ddd2:	f240 1145 	movw	r1, #325	@ 0x145
 810ddd6:	f000 fe83 	bl	810eae0 <__assert_func>
 810ddda:	2301      	movs	r3, #1
 810dddc:	6144      	str	r4, [r0, #20]
 810ddde:	6103      	str	r3, [r0, #16]
 810dde0:	bd10      	pop	{r4, pc}
 810dde2:	bf00      	nop
 810dde4:	0810ff99 	.word	0x0810ff99
 810dde8:	0810ffaa 	.word	0x0810ffaa

0810ddec <__multiply>:
 810ddec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ddf0:	4614      	mov	r4, r2
 810ddf2:	690a      	ldr	r2, [r1, #16]
 810ddf4:	6923      	ldr	r3, [r4, #16]
 810ddf6:	429a      	cmp	r2, r3
 810ddf8:	bfa8      	it	ge
 810ddfa:	4623      	movge	r3, r4
 810ddfc:	460f      	mov	r7, r1
 810ddfe:	bfa4      	itt	ge
 810de00:	460c      	movge	r4, r1
 810de02:	461f      	movge	r7, r3
 810de04:	f8d4 a010 	ldr.w	sl, [r4, #16]
 810de08:	f8d7 9010 	ldr.w	r9, [r7, #16]
 810de0c:	68a3      	ldr	r3, [r4, #8]
 810de0e:	6861      	ldr	r1, [r4, #4]
 810de10:	eb0a 0609 	add.w	r6, sl, r9
 810de14:	42b3      	cmp	r3, r6
 810de16:	b085      	sub	sp, #20
 810de18:	bfb8      	it	lt
 810de1a:	3101      	addlt	r1, #1
 810de1c:	f7ff fedc 	bl	810dbd8 <_Balloc>
 810de20:	b930      	cbnz	r0, 810de30 <__multiply+0x44>
 810de22:	4602      	mov	r2, r0
 810de24:	4b44      	ldr	r3, [pc, #272]	@ (810df38 <__multiply+0x14c>)
 810de26:	4845      	ldr	r0, [pc, #276]	@ (810df3c <__multiply+0x150>)
 810de28:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 810de2c:	f000 fe58 	bl	810eae0 <__assert_func>
 810de30:	f100 0514 	add.w	r5, r0, #20
 810de34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810de38:	462b      	mov	r3, r5
 810de3a:	2200      	movs	r2, #0
 810de3c:	4543      	cmp	r3, r8
 810de3e:	d321      	bcc.n	810de84 <__multiply+0x98>
 810de40:	f107 0114 	add.w	r1, r7, #20
 810de44:	f104 0214 	add.w	r2, r4, #20
 810de48:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 810de4c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 810de50:	9302      	str	r3, [sp, #8]
 810de52:	1b13      	subs	r3, r2, r4
 810de54:	3b15      	subs	r3, #21
 810de56:	f023 0303 	bic.w	r3, r3, #3
 810de5a:	3304      	adds	r3, #4
 810de5c:	f104 0715 	add.w	r7, r4, #21
 810de60:	42ba      	cmp	r2, r7
 810de62:	bf38      	it	cc
 810de64:	2304      	movcc	r3, #4
 810de66:	9301      	str	r3, [sp, #4]
 810de68:	9b02      	ldr	r3, [sp, #8]
 810de6a:	9103      	str	r1, [sp, #12]
 810de6c:	428b      	cmp	r3, r1
 810de6e:	d80c      	bhi.n	810de8a <__multiply+0x9e>
 810de70:	2e00      	cmp	r6, #0
 810de72:	dd03      	ble.n	810de7c <__multiply+0x90>
 810de74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810de78:	2b00      	cmp	r3, #0
 810de7a:	d05b      	beq.n	810df34 <__multiply+0x148>
 810de7c:	6106      	str	r6, [r0, #16]
 810de7e:	b005      	add	sp, #20
 810de80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810de84:	f843 2b04 	str.w	r2, [r3], #4
 810de88:	e7d8      	b.n	810de3c <__multiply+0x50>
 810de8a:	f8b1 a000 	ldrh.w	sl, [r1]
 810de8e:	f1ba 0f00 	cmp.w	sl, #0
 810de92:	d024      	beq.n	810dede <__multiply+0xf2>
 810de94:	f104 0e14 	add.w	lr, r4, #20
 810de98:	46a9      	mov	r9, r5
 810de9a:	f04f 0c00 	mov.w	ip, #0
 810de9e:	f85e 7b04 	ldr.w	r7, [lr], #4
 810dea2:	f8d9 3000 	ldr.w	r3, [r9]
 810dea6:	fa1f fb87 	uxth.w	fp, r7
 810deaa:	b29b      	uxth	r3, r3
 810deac:	fb0a 330b 	mla	r3, sl, fp, r3
 810deb0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 810deb4:	f8d9 7000 	ldr.w	r7, [r9]
 810deb8:	4463      	add	r3, ip
 810deba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810debe:	fb0a c70b 	mla	r7, sl, fp, ip
 810dec2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 810dec6:	b29b      	uxth	r3, r3
 810dec8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810decc:	4572      	cmp	r2, lr
 810dece:	f849 3b04 	str.w	r3, [r9], #4
 810ded2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810ded6:	d8e2      	bhi.n	810de9e <__multiply+0xb2>
 810ded8:	9b01      	ldr	r3, [sp, #4]
 810deda:	f845 c003 	str.w	ip, [r5, r3]
 810dede:	9b03      	ldr	r3, [sp, #12]
 810dee0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 810dee4:	3104      	adds	r1, #4
 810dee6:	f1b9 0f00 	cmp.w	r9, #0
 810deea:	d021      	beq.n	810df30 <__multiply+0x144>
 810deec:	682b      	ldr	r3, [r5, #0]
 810deee:	f104 0c14 	add.w	ip, r4, #20
 810def2:	46ae      	mov	lr, r5
 810def4:	f04f 0a00 	mov.w	sl, #0
 810def8:	f8bc b000 	ldrh.w	fp, [ip]
 810defc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 810df00:	fb09 770b 	mla	r7, r9, fp, r7
 810df04:	4457      	add	r7, sl
 810df06:	b29b      	uxth	r3, r3
 810df08:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810df0c:	f84e 3b04 	str.w	r3, [lr], #4
 810df10:	f85c 3b04 	ldr.w	r3, [ip], #4
 810df14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810df18:	f8be 3000 	ldrh.w	r3, [lr]
 810df1c:	fb09 330a 	mla	r3, r9, sl, r3
 810df20:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 810df24:	4562      	cmp	r2, ip
 810df26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810df2a:	d8e5      	bhi.n	810def8 <__multiply+0x10c>
 810df2c:	9f01      	ldr	r7, [sp, #4]
 810df2e:	51eb      	str	r3, [r5, r7]
 810df30:	3504      	adds	r5, #4
 810df32:	e799      	b.n	810de68 <__multiply+0x7c>
 810df34:	3e01      	subs	r6, #1
 810df36:	e79b      	b.n	810de70 <__multiply+0x84>
 810df38:	0810ff99 	.word	0x0810ff99
 810df3c:	0810ffaa 	.word	0x0810ffaa

0810df40 <__pow5mult>:
 810df40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810df44:	4615      	mov	r5, r2
 810df46:	f012 0203 	ands.w	r2, r2, #3
 810df4a:	4607      	mov	r7, r0
 810df4c:	460e      	mov	r6, r1
 810df4e:	d007      	beq.n	810df60 <__pow5mult+0x20>
 810df50:	4c25      	ldr	r4, [pc, #148]	@ (810dfe8 <__pow5mult+0xa8>)
 810df52:	3a01      	subs	r2, #1
 810df54:	2300      	movs	r3, #0
 810df56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810df5a:	f7ff fe9f 	bl	810dc9c <__multadd>
 810df5e:	4606      	mov	r6, r0
 810df60:	10ad      	asrs	r5, r5, #2
 810df62:	d03d      	beq.n	810dfe0 <__pow5mult+0xa0>
 810df64:	69fc      	ldr	r4, [r7, #28]
 810df66:	b97c      	cbnz	r4, 810df88 <__pow5mult+0x48>
 810df68:	2010      	movs	r0, #16
 810df6a:	f7ff fd7f 	bl	810da6c <malloc>
 810df6e:	4602      	mov	r2, r0
 810df70:	61f8      	str	r0, [r7, #28]
 810df72:	b928      	cbnz	r0, 810df80 <__pow5mult+0x40>
 810df74:	4b1d      	ldr	r3, [pc, #116]	@ (810dfec <__pow5mult+0xac>)
 810df76:	481e      	ldr	r0, [pc, #120]	@ (810dff0 <__pow5mult+0xb0>)
 810df78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 810df7c:	f000 fdb0 	bl	810eae0 <__assert_func>
 810df80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810df84:	6004      	str	r4, [r0, #0]
 810df86:	60c4      	str	r4, [r0, #12]
 810df88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 810df8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810df90:	b94c      	cbnz	r4, 810dfa6 <__pow5mult+0x66>
 810df92:	f240 2171 	movw	r1, #625	@ 0x271
 810df96:	4638      	mov	r0, r7
 810df98:	f7ff ff12 	bl	810ddc0 <__i2b>
 810df9c:	2300      	movs	r3, #0
 810df9e:	f8c8 0008 	str.w	r0, [r8, #8]
 810dfa2:	4604      	mov	r4, r0
 810dfa4:	6003      	str	r3, [r0, #0]
 810dfa6:	f04f 0900 	mov.w	r9, #0
 810dfaa:	07eb      	lsls	r3, r5, #31
 810dfac:	d50a      	bpl.n	810dfc4 <__pow5mult+0x84>
 810dfae:	4631      	mov	r1, r6
 810dfb0:	4622      	mov	r2, r4
 810dfb2:	4638      	mov	r0, r7
 810dfb4:	f7ff ff1a 	bl	810ddec <__multiply>
 810dfb8:	4631      	mov	r1, r6
 810dfba:	4680      	mov	r8, r0
 810dfbc:	4638      	mov	r0, r7
 810dfbe:	f7ff fe4b 	bl	810dc58 <_Bfree>
 810dfc2:	4646      	mov	r6, r8
 810dfc4:	106d      	asrs	r5, r5, #1
 810dfc6:	d00b      	beq.n	810dfe0 <__pow5mult+0xa0>
 810dfc8:	6820      	ldr	r0, [r4, #0]
 810dfca:	b938      	cbnz	r0, 810dfdc <__pow5mult+0x9c>
 810dfcc:	4622      	mov	r2, r4
 810dfce:	4621      	mov	r1, r4
 810dfd0:	4638      	mov	r0, r7
 810dfd2:	f7ff ff0b 	bl	810ddec <__multiply>
 810dfd6:	6020      	str	r0, [r4, #0]
 810dfd8:	f8c0 9000 	str.w	r9, [r0]
 810dfdc:	4604      	mov	r4, r0
 810dfde:	e7e4      	b.n	810dfaa <__pow5mult+0x6a>
 810dfe0:	4630      	mov	r0, r6
 810dfe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810dfe6:	bf00      	nop
 810dfe8:	08110004 	.word	0x08110004
 810dfec:	0810ff2a 	.word	0x0810ff2a
 810dff0:	0810ffaa 	.word	0x0810ffaa

0810dff4 <__lshift>:
 810dff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810dff8:	460c      	mov	r4, r1
 810dffa:	6849      	ldr	r1, [r1, #4]
 810dffc:	6923      	ldr	r3, [r4, #16]
 810dffe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810e002:	68a3      	ldr	r3, [r4, #8]
 810e004:	4607      	mov	r7, r0
 810e006:	4691      	mov	r9, r2
 810e008:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810e00c:	f108 0601 	add.w	r6, r8, #1
 810e010:	42b3      	cmp	r3, r6
 810e012:	db0b      	blt.n	810e02c <__lshift+0x38>
 810e014:	4638      	mov	r0, r7
 810e016:	f7ff fddf 	bl	810dbd8 <_Balloc>
 810e01a:	4605      	mov	r5, r0
 810e01c:	b948      	cbnz	r0, 810e032 <__lshift+0x3e>
 810e01e:	4602      	mov	r2, r0
 810e020:	4b28      	ldr	r3, [pc, #160]	@ (810e0c4 <__lshift+0xd0>)
 810e022:	4829      	ldr	r0, [pc, #164]	@ (810e0c8 <__lshift+0xd4>)
 810e024:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 810e028:	f000 fd5a 	bl	810eae0 <__assert_func>
 810e02c:	3101      	adds	r1, #1
 810e02e:	005b      	lsls	r3, r3, #1
 810e030:	e7ee      	b.n	810e010 <__lshift+0x1c>
 810e032:	2300      	movs	r3, #0
 810e034:	f100 0114 	add.w	r1, r0, #20
 810e038:	f100 0210 	add.w	r2, r0, #16
 810e03c:	4618      	mov	r0, r3
 810e03e:	4553      	cmp	r3, sl
 810e040:	db33      	blt.n	810e0aa <__lshift+0xb6>
 810e042:	6920      	ldr	r0, [r4, #16]
 810e044:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810e048:	f104 0314 	add.w	r3, r4, #20
 810e04c:	f019 091f 	ands.w	r9, r9, #31
 810e050:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810e054:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810e058:	d02b      	beq.n	810e0b2 <__lshift+0xbe>
 810e05a:	f1c9 0e20 	rsb	lr, r9, #32
 810e05e:	468a      	mov	sl, r1
 810e060:	2200      	movs	r2, #0
 810e062:	6818      	ldr	r0, [r3, #0]
 810e064:	fa00 f009 	lsl.w	r0, r0, r9
 810e068:	4310      	orrs	r0, r2
 810e06a:	f84a 0b04 	str.w	r0, [sl], #4
 810e06e:	f853 2b04 	ldr.w	r2, [r3], #4
 810e072:	459c      	cmp	ip, r3
 810e074:	fa22 f20e 	lsr.w	r2, r2, lr
 810e078:	d8f3      	bhi.n	810e062 <__lshift+0x6e>
 810e07a:	ebac 0304 	sub.w	r3, ip, r4
 810e07e:	3b15      	subs	r3, #21
 810e080:	f023 0303 	bic.w	r3, r3, #3
 810e084:	3304      	adds	r3, #4
 810e086:	f104 0015 	add.w	r0, r4, #21
 810e08a:	4584      	cmp	ip, r0
 810e08c:	bf38      	it	cc
 810e08e:	2304      	movcc	r3, #4
 810e090:	50ca      	str	r2, [r1, r3]
 810e092:	b10a      	cbz	r2, 810e098 <__lshift+0xa4>
 810e094:	f108 0602 	add.w	r6, r8, #2
 810e098:	3e01      	subs	r6, #1
 810e09a:	4638      	mov	r0, r7
 810e09c:	612e      	str	r6, [r5, #16]
 810e09e:	4621      	mov	r1, r4
 810e0a0:	f7ff fdda 	bl	810dc58 <_Bfree>
 810e0a4:	4628      	mov	r0, r5
 810e0a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810e0aa:	f842 0f04 	str.w	r0, [r2, #4]!
 810e0ae:	3301      	adds	r3, #1
 810e0b0:	e7c5      	b.n	810e03e <__lshift+0x4a>
 810e0b2:	3904      	subs	r1, #4
 810e0b4:	f853 2b04 	ldr.w	r2, [r3], #4
 810e0b8:	f841 2f04 	str.w	r2, [r1, #4]!
 810e0bc:	459c      	cmp	ip, r3
 810e0be:	d8f9      	bhi.n	810e0b4 <__lshift+0xc0>
 810e0c0:	e7ea      	b.n	810e098 <__lshift+0xa4>
 810e0c2:	bf00      	nop
 810e0c4:	0810ff99 	.word	0x0810ff99
 810e0c8:	0810ffaa 	.word	0x0810ffaa

0810e0cc <__mcmp>:
 810e0cc:	690a      	ldr	r2, [r1, #16]
 810e0ce:	4603      	mov	r3, r0
 810e0d0:	6900      	ldr	r0, [r0, #16]
 810e0d2:	1a80      	subs	r0, r0, r2
 810e0d4:	b530      	push	{r4, r5, lr}
 810e0d6:	d10e      	bne.n	810e0f6 <__mcmp+0x2a>
 810e0d8:	3314      	adds	r3, #20
 810e0da:	3114      	adds	r1, #20
 810e0dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 810e0e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 810e0e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 810e0e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 810e0ec:	4295      	cmp	r5, r2
 810e0ee:	d003      	beq.n	810e0f8 <__mcmp+0x2c>
 810e0f0:	d205      	bcs.n	810e0fe <__mcmp+0x32>
 810e0f2:	f04f 30ff 	mov.w	r0, #4294967295
 810e0f6:	bd30      	pop	{r4, r5, pc}
 810e0f8:	42a3      	cmp	r3, r4
 810e0fa:	d3f3      	bcc.n	810e0e4 <__mcmp+0x18>
 810e0fc:	e7fb      	b.n	810e0f6 <__mcmp+0x2a>
 810e0fe:	2001      	movs	r0, #1
 810e100:	e7f9      	b.n	810e0f6 <__mcmp+0x2a>
	...

0810e104 <__mdiff>:
 810e104:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e108:	4689      	mov	r9, r1
 810e10a:	4606      	mov	r6, r0
 810e10c:	4611      	mov	r1, r2
 810e10e:	4648      	mov	r0, r9
 810e110:	4614      	mov	r4, r2
 810e112:	f7ff ffdb 	bl	810e0cc <__mcmp>
 810e116:	1e05      	subs	r5, r0, #0
 810e118:	d112      	bne.n	810e140 <__mdiff+0x3c>
 810e11a:	4629      	mov	r1, r5
 810e11c:	4630      	mov	r0, r6
 810e11e:	f7ff fd5b 	bl	810dbd8 <_Balloc>
 810e122:	4602      	mov	r2, r0
 810e124:	b928      	cbnz	r0, 810e132 <__mdiff+0x2e>
 810e126:	4b3f      	ldr	r3, [pc, #252]	@ (810e224 <__mdiff+0x120>)
 810e128:	f240 2137 	movw	r1, #567	@ 0x237
 810e12c:	483e      	ldr	r0, [pc, #248]	@ (810e228 <__mdiff+0x124>)
 810e12e:	f000 fcd7 	bl	810eae0 <__assert_func>
 810e132:	2301      	movs	r3, #1
 810e134:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810e138:	4610      	mov	r0, r2
 810e13a:	b003      	add	sp, #12
 810e13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e140:	bfbc      	itt	lt
 810e142:	464b      	movlt	r3, r9
 810e144:	46a1      	movlt	r9, r4
 810e146:	4630      	mov	r0, r6
 810e148:	f8d9 1004 	ldr.w	r1, [r9, #4]
 810e14c:	bfba      	itte	lt
 810e14e:	461c      	movlt	r4, r3
 810e150:	2501      	movlt	r5, #1
 810e152:	2500      	movge	r5, #0
 810e154:	f7ff fd40 	bl	810dbd8 <_Balloc>
 810e158:	4602      	mov	r2, r0
 810e15a:	b918      	cbnz	r0, 810e164 <__mdiff+0x60>
 810e15c:	4b31      	ldr	r3, [pc, #196]	@ (810e224 <__mdiff+0x120>)
 810e15e:	f240 2145 	movw	r1, #581	@ 0x245
 810e162:	e7e3      	b.n	810e12c <__mdiff+0x28>
 810e164:	f8d9 7010 	ldr.w	r7, [r9, #16]
 810e168:	6926      	ldr	r6, [r4, #16]
 810e16a:	60c5      	str	r5, [r0, #12]
 810e16c:	f109 0310 	add.w	r3, r9, #16
 810e170:	f109 0514 	add.w	r5, r9, #20
 810e174:	f104 0e14 	add.w	lr, r4, #20
 810e178:	f100 0b14 	add.w	fp, r0, #20
 810e17c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 810e180:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 810e184:	9301      	str	r3, [sp, #4]
 810e186:	46d9      	mov	r9, fp
 810e188:	f04f 0c00 	mov.w	ip, #0
 810e18c:	9b01      	ldr	r3, [sp, #4]
 810e18e:	f85e 0b04 	ldr.w	r0, [lr], #4
 810e192:	f853 af04 	ldr.w	sl, [r3, #4]!
 810e196:	9301      	str	r3, [sp, #4]
 810e198:	fa1f f38a 	uxth.w	r3, sl
 810e19c:	4619      	mov	r1, r3
 810e19e:	b283      	uxth	r3, r0
 810e1a0:	1acb      	subs	r3, r1, r3
 810e1a2:	0c00      	lsrs	r0, r0, #16
 810e1a4:	4463      	add	r3, ip
 810e1a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 810e1aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 810e1ae:	b29b      	uxth	r3, r3
 810e1b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 810e1b4:	4576      	cmp	r6, lr
 810e1b6:	f849 3b04 	str.w	r3, [r9], #4
 810e1ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810e1be:	d8e5      	bhi.n	810e18c <__mdiff+0x88>
 810e1c0:	1b33      	subs	r3, r6, r4
 810e1c2:	3b15      	subs	r3, #21
 810e1c4:	f023 0303 	bic.w	r3, r3, #3
 810e1c8:	3415      	adds	r4, #21
 810e1ca:	3304      	adds	r3, #4
 810e1cc:	42a6      	cmp	r6, r4
 810e1ce:	bf38      	it	cc
 810e1d0:	2304      	movcc	r3, #4
 810e1d2:	441d      	add	r5, r3
 810e1d4:	445b      	add	r3, fp
 810e1d6:	461e      	mov	r6, r3
 810e1d8:	462c      	mov	r4, r5
 810e1da:	4544      	cmp	r4, r8
 810e1dc:	d30e      	bcc.n	810e1fc <__mdiff+0xf8>
 810e1de:	f108 0103 	add.w	r1, r8, #3
 810e1e2:	1b49      	subs	r1, r1, r5
 810e1e4:	f021 0103 	bic.w	r1, r1, #3
 810e1e8:	3d03      	subs	r5, #3
 810e1ea:	45a8      	cmp	r8, r5
 810e1ec:	bf38      	it	cc
 810e1ee:	2100      	movcc	r1, #0
 810e1f0:	440b      	add	r3, r1
 810e1f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810e1f6:	b191      	cbz	r1, 810e21e <__mdiff+0x11a>
 810e1f8:	6117      	str	r7, [r2, #16]
 810e1fa:	e79d      	b.n	810e138 <__mdiff+0x34>
 810e1fc:	f854 1b04 	ldr.w	r1, [r4], #4
 810e200:	46e6      	mov	lr, ip
 810e202:	0c08      	lsrs	r0, r1, #16
 810e204:	fa1c fc81 	uxtah	ip, ip, r1
 810e208:	4471      	add	r1, lr
 810e20a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 810e20e:	b289      	uxth	r1, r1
 810e210:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 810e214:	f846 1b04 	str.w	r1, [r6], #4
 810e218:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810e21c:	e7dd      	b.n	810e1da <__mdiff+0xd6>
 810e21e:	3f01      	subs	r7, #1
 810e220:	e7e7      	b.n	810e1f2 <__mdiff+0xee>
 810e222:	bf00      	nop
 810e224:	0810ff99 	.word	0x0810ff99
 810e228:	0810ffaa 	.word	0x0810ffaa

0810e22c <__d2b>:
 810e22c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810e230:	460f      	mov	r7, r1
 810e232:	2101      	movs	r1, #1
 810e234:	ec59 8b10 	vmov	r8, r9, d0
 810e238:	4616      	mov	r6, r2
 810e23a:	f7ff fccd 	bl	810dbd8 <_Balloc>
 810e23e:	4604      	mov	r4, r0
 810e240:	b930      	cbnz	r0, 810e250 <__d2b+0x24>
 810e242:	4602      	mov	r2, r0
 810e244:	4b23      	ldr	r3, [pc, #140]	@ (810e2d4 <__d2b+0xa8>)
 810e246:	4824      	ldr	r0, [pc, #144]	@ (810e2d8 <__d2b+0xac>)
 810e248:	f240 310f 	movw	r1, #783	@ 0x30f
 810e24c:	f000 fc48 	bl	810eae0 <__assert_func>
 810e250:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810e254:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810e258:	b10d      	cbz	r5, 810e25e <__d2b+0x32>
 810e25a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810e25e:	9301      	str	r3, [sp, #4]
 810e260:	f1b8 0300 	subs.w	r3, r8, #0
 810e264:	d023      	beq.n	810e2ae <__d2b+0x82>
 810e266:	4668      	mov	r0, sp
 810e268:	9300      	str	r3, [sp, #0]
 810e26a:	f7ff fd7c 	bl	810dd66 <__lo0bits>
 810e26e:	e9dd 1200 	ldrd	r1, r2, [sp]
 810e272:	b1d0      	cbz	r0, 810e2aa <__d2b+0x7e>
 810e274:	f1c0 0320 	rsb	r3, r0, #32
 810e278:	fa02 f303 	lsl.w	r3, r2, r3
 810e27c:	430b      	orrs	r3, r1
 810e27e:	40c2      	lsrs	r2, r0
 810e280:	6163      	str	r3, [r4, #20]
 810e282:	9201      	str	r2, [sp, #4]
 810e284:	9b01      	ldr	r3, [sp, #4]
 810e286:	61a3      	str	r3, [r4, #24]
 810e288:	2b00      	cmp	r3, #0
 810e28a:	bf0c      	ite	eq
 810e28c:	2201      	moveq	r2, #1
 810e28e:	2202      	movne	r2, #2
 810e290:	6122      	str	r2, [r4, #16]
 810e292:	b1a5      	cbz	r5, 810e2be <__d2b+0x92>
 810e294:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 810e298:	4405      	add	r5, r0
 810e29a:	603d      	str	r5, [r7, #0]
 810e29c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 810e2a0:	6030      	str	r0, [r6, #0]
 810e2a2:	4620      	mov	r0, r4
 810e2a4:	b003      	add	sp, #12
 810e2a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810e2aa:	6161      	str	r1, [r4, #20]
 810e2ac:	e7ea      	b.n	810e284 <__d2b+0x58>
 810e2ae:	a801      	add	r0, sp, #4
 810e2b0:	f7ff fd59 	bl	810dd66 <__lo0bits>
 810e2b4:	9b01      	ldr	r3, [sp, #4]
 810e2b6:	6163      	str	r3, [r4, #20]
 810e2b8:	3020      	adds	r0, #32
 810e2ba:	2201      	movs	r2, #1
 810e2bc:	e7e8      	b.n	810e290 <__d2b+0x64>
 810e2be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810e2c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 810e2c6:	6038      	str	r0, [r7, #0]
 810e2c8:	6918      	ldr	r0, [r3, #16]
 810e2ca:	f7ff fd2d 	bl	810dd28 <__hi0bits>
 810e2ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810e2d2:	e7e5      	b.n	810e2a0 <__d2b+0x74>
 810e2d4:	0810ff99 	.word	0x0810ff99
 810e2d8:	0810ffaa 	.word	0x0810ffaa

0810e2dc <__ssputs_r>:
 810e2dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810e2e0:	688e      	ldr	r6, [r1, #8]
 810e2e2:	461f      	mov	r7, r3
 810e2e4:	42be      	cmp	r6, r7
 810e2e6:	680b      	ldr	r3, [r1, #0]
 810e2e8:	4682      	mov	sl, r0
 810e2ea:	460c      	mov	r4, r1
 810e2ec:	4690      	mov	r8, r2
 810e2ee:	d82d      	bhi.n	810e34c <__ssputs_r+0x70>
 810e2f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810e2f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 810e2f8:	d026      	beq.n	810e348 <__ssputs_r+0x6c>
 810e2fa:	6965      	ldr	r5, [r4, #20]
 810e2fc:	6909      	ldr	r1, [r1, #16]
 810e2fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810e302:	eba3 0901 	sub.w	r9, r3, r1
 810e306:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810e30a:	1c7b      	adds	r3, r7, #1
 810e30c:	444b      	add	r3, r9
 810e30e:	106d      	asrs	r5, r5, #1
 810e310:	429d      	cmp	r5, r3
 810e312:	bf38      	it	cc
 810e314:	461d      	movcc	r5, r3
 810e316:	0553      	lsls	r3, r2, #21
 810e318:	d527      	bpl.n	810e36a <__ssputs_r+0x8e>
 810e31a:	4629      	mov	r1, r5
 810e31c:	f7ff fbd0 	bl	810dac0 <_malloc_r>
 810e320:	4606      	mov	r6, r0
 810e322:	b360      	cbz	r0, 810e37e <__ssputs_r+0xa2>
 810e324:	6921      	ldr	r1, [r4, #16]
 810e326:	464a      	mov	r2, r9
 810e328:	f000 fbcc 	bl	810eac4 <memcpy>
 810e32c:	89a3      	ldrh	r3, [r4, #12]
 810e32e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 810e332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810e336:	81a3      	strh	r3, [r4, #12]
 810e338:	6126      	str	r6, [r4, #16]
 810e33a:	6165      	str	r5, [r4, #20]
 810e33c:	444e      	add	r6, r9
 810e33e:	eba5 0509 	sub.w	r5, r5, r9
 810e342:	6026      	str	r6, [r4, #0]
 810e344:	60a5      	str	r5, [r4, #8]
 810e346:	463e      	mov	r6, r7
 810e348:	42be      	cmp	r6, r7
 810e34a:	d900      	bls.n	810e34e <__ssputs_r+0x72>
 810e34c:	463e      	mov	r6, r7
 810e34e:	6820      	ldr	r0, [r4, #0]
 810e350:	4632      	mov	r2, r6
 810e352:	4641      	mov	r1, r8
 810e354:	f000 fb6a 	bl	810ea2c <memmove>
 810e358:	68a3      	ldr	r3, [r4, #8]
 810e35a:	1b9b      	subs	r3, r3, r6
 810e35c:	60a3      	str	r3, [r4, #8]
 810e35e:	6823      	ldr	r3, [r4, #0]
 810e360:	4433      	add	r3, r6
 810e362:	6023      	str	r3, [r4, #0]
 810e364:	2000      	movs	r0, #0
 810e366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810e36a:	462a      	mov	r2, r5
 810e36c:	f000 fbfc 	bl	810eb68 <_realloc_r>
 810e370:	4606      	mov	r6, r0
 810e372:	2800      	cmp	r0, #0
 810e374:	d1e0      	bne.n	810e338 <__ssputs_r+0x5c>
 810e376:	6921      	ldr	r1, [r4, #16]
 810e378:	4650      	mov	r0, sl
 810e37a:	f7ff fb2d 	bl	810d9d8 <_free_r>
 810e37e:	230c      	movs	r3, #12
 810e380:	f8ca 3000 	str.w	r3, [sl]
 810e384:	89a3      	ldrh	r3, [r4, #12]
 810e386:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810e38a:	81a3      	strh	r3, [r4, #12]
 810e38c:	f04f 30ff 	mov.w	r0, #4294967295
 810e390:	e7e9      	b.n	810e366 <__ssputs_r+0x8a>
	...

0810e394 <_svfiprintf_r>:
 810e394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e398:	4698      	mov	r8, r3
 810e39a:	898b      	ldrh	r3, [r1, #12]
 810e39c:	061b      	lsls	r3, r3, #24
 810e39e:	b09d      	sub	sp, #116	@ 0x74
 810e3a0:	4607      	mov	r7, r0
 810e3a2:	460d      	mov	r5, r1
 810e3a4:	4614      	mov	r4, r2
 810e3a6:	d510      	bpl.n	810e3ca <_svfiprintf_r+0x36>
 810e3a8:	690b      	ldr	r3, [r1, #16]
 810e3aa:	b973      	cbnz	r3, 810e3ca <_svfiprintf_r+0x36>
 810e3ac:	2140      	movs	r1, #64	@ 0x40
 810e3ae:	f7ff fb87 	bl	810dac0 <_malloc_r>
 810e3b2:	6028      	str	r0, [r5, #0]
 810e3b4:	6128      	str	r0, [r5, #16]
 810e3b6:	b930      	cbnz	r0, 810e3c6 <_svfiprintf_r+0x32>
 810e3b8:	230c      	movs	r3, #12
 810e3ba:	603b      	str	r3, [r7, #0]
 810e3bc:	f04f 30ff 	mov.w	r0, #4294967295
 810e3c0:	b01d      	add	sp, #116	@ 0x74
 810e3c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e3c6:	2340      	movs	r3, #64	@ 0x40
 810e3c8:	616b      	str	r3, [r5, #20]
 810e3ca:	2300      	movs	r3, #0
 810e3cc:	9309      	str	r3, [sp, #36]	@ 0x24
 810e3ce:	2320      	movs	r3, #32
 810e3d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810e3d4:	f8cd 800c 	str.w	r8, [sp, #12]
 810e3d8:	2330      	movs	r3, #48	@ 0x30
 810e3da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 810e578 <_svfiprintf_r+0x1e4>
 810e3de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810e3e2:	f04f 0901 	mov.w	r9, #1
 810e3e6:	4623      	mov	r3, r4
 810e3e8:	469a      	mov	sl, r3
 810e3ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 810e3ee:	b10a      	cbz	r2, 810e3f4 <_svfiprintf_r+0x60>
 810e3f0:	2a25      	cmp	r2, #37	@ 0x25
 810e3f2:	d1f9      	bne.n	810e3e8 <_svfiprintf_r+0x54>
 810e3f4:	ebba 0b04 	subs.w	fp, sl, r4
 810e3f8:	d00b      	beq.n	810e412 <_svfiprintf_r+0x7e>
 810e3fa:	465b      	mov	r3, fp
 810e3fc:	4622      	mov	r2, r4
 810e3fe:	4629      	mov	r1, r5
 810e400:	4638      	mov	r0, r7
 810e402:	f7ff ff6b 	bl	810e2dc <__ssputs_r>
 810e406:	3001      	adds	r0, #1
 810e408:	f000 80a7 	beq.w	810e55a <_svfiprintf_r+0x1c6>
 810e40c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810e40e:	445a      	add	r2, fp
 810e410:	9209      	str	r2, [sp, #36]	@ 0x24
 810e412:	f89a 3000 	ldrb.w	r3, [sl]
 810e416:	2b00      	cmp	r3, #0
 810e418:	f000 809f 	beq.w	810e55a <_svfiprintf_r+0x1c6>
 810e41c:	2300      	movs	r3, #0
 810e41e:	f04f 32ff 	mov.w	r2, #4294967295
 810e422:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810e426:	f10a 0a01 	add.w	sl, sl, #1
 810e42a:	9304      	str	r3, [sp, #16]
 810e42c:	9307      	str	r3, [sp, #28]
 810e42e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810e432:	931a      	str	r3, [sp, #104]	@ 0x68
 810e434:	4654      	mov	r4, sl
 810e436:	2205      	movs	r2, #5
 810e438:	f814 1b01 	ldrb.w	r1, [r4], #1
 810e43c:	484e      	ldr	r0, [pc, #312]	@ (810e578 <_svfiprintf_r+0x1e4>)
 810e43e:	f7f1 ff5f 	bl	8100300 <memchr>
 810e442:	9a04      	ldr	r2, [sp, #16]
 810e444:	b9d8      	cbnz	r0, 810e47e <_svfiprintf_r+0xea>
 810e446:	06d0      	lsls	r0, r2, #27
 810e448:	bf44      	itt	mi
 810e44a:	2320      	movmi	r3, #32
 810e44c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810e450:	0711      	lsls	r1, r2, #28
 810e452:	bf44      	itt	mi
 810e454:	232b      	movmi	r3, #43	@ 0x2b
 810e456:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810e45a:	f89a 3000 	ldrb.w	r3, [sl]
 810e45e:	2b2a      	cmp	r3, #42	@ 0x2a
 810e460:	d015      	beq.n	810e48e <_svfiprintf_r+0xfa>
 810e462:	9a07      	ldr	r2, [sp, #28]
 810e464:	4654      	mov	r4, sl
 810e466:	2000      	movs	r0, #0
 810e468:	f04f 0c0a 	mov.w	ip, #10
 810e46c:	4621      	mov	r1, r4
 810e46e:	f811 3b01 	ldrb.w	r3, [r1], #1
 810e472:	3b30      	subs	r3, #48	@ 0x30
 810e474:	2b09      	cmp	r3, #9
 810e476:	d94b      	bls.n	810e510 <_svfiprintf_r+0x17c>
 810e478:	b1b0      	cbz	r0, 810e4a8 <_svfiprintf_r+0x114>
 810e47a:	9207      	str	r2, [sp, #28]
 810e47c:	e014      	b.n	810e4a8 <_svfiprintf_r+0x114>
 810e47e:	eba0 0308 	sub.w	r3, r0, r8
 810e482:	fa09 f303 	lsl.w	r3, r9, r3
 810e486:	4313      	orrs	r3, r2
 810e488:	9304      	str	r3, [sp, #16]
 810e48a:	46a2      	mov	sl, r4
 810e48c:	e7d2      	b.n	810e434 <_svfiprintf_r+0xa0>
 810e48e:	9b03      	ldr	r3, [sp, #12]
 810e490:	1d19      	adds	r1, r3, #4
 810e492:	681b      	ldr	r3, [r3, #0]
 810e494:	9103      	str	r1, [sp, #12]
 810e496:	2b00      	cmp	r3, #0
 810e498:	bfbb      	ittet	lt
 810e49a:	425b      	neglt	r3, r3
 810e49c:	f042 0202 	orrlt.w	r2, r2, #2
 810e4a0:	9307      	strge	r3, [sp, #28]
 810e4a2:	9307      	strlt	r3, [sp, #28]
 810e4a4:	bfb8      	it	lt
 810e4a6:	9204      	strlt	r2, [sp, #16]
 810e4a8:	7823      	ldrb	r3, [r4, #0]
 810e4aa:	2b2e      	cmp	r3, #46	@ 0x2e
 810e4ac:	d10a      	bne.n	810e4c4 <_svfiprintf_r+0x130>
 810e4ae:	7863      	ldrb	r3, [r4, #1]
 810e4b0:	2b2a      	cmp	r3, #42	@ 0x2a
 810e4b2:	d132      	bne.n	810e51a <_svfiprintf_r+0x186>
 810e4b4:	9b03      	ldr	r3, [sp, #12]
 810e4b6:	1d1a      	adds	r2, r3, #4
 810e4b8:	681b      	ldr	r3, [r3, #0]
 810e4ba:	9203      	str	r2, [sp, #12]
 810e4bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810e4c0:	3402      	adds	r4, #2
 810e4c2:	9305      	str	r3, [sp, #20]
 810e4c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 810e588 <_svfiprintf_r+0x1f4>
 810e4c8:	7821      	ldrb	r1, [r4, #0]
 810e4ca:	2203      	movs	r2, #3
 810e4cc:	4650      	mov	r0, sl
 810e4ce:	f7f1 ff17 	bl	8100300 <memchr>
 810e4d2:	b138      	cbz	r0, 810e4e4 <_svfiprintf_r+0x150>
 810e4d4:	9b04      	ldr	r3, [sp, #16]
 810e4d6:	eba0 000a 	sub.w	r0, r0, sl
 810e4da:	2240      	movs	r2, #64	@ 0x40
 810e4dc:	4082      	lsls	r2, r0
 810e4de:	4313      	orrs	r3, r2
 810e4e0:	3401      	adds	r4, #1
 810e4e2:	9304      	str	r3, [sp, #16]
 810e4e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 810e4e8:	4824      	ldr	r0, [pc, #144]	@ (810e57c <_svfiprintf_r+0x1e8>)
 810e4ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810e4ee:	2206      	movs	r2, #6
 810e4f0:	f7f1 ff06 	bl	8100300 <memchr>
 810e4f4:	2800      	cmp	r0, #0
 810e4f6:	d036      	beq.n	810e566 <_svfiprintf_r+0x1d2>
 810e4f8:	4b21      	ldr	r3, [pc, #132]	@ (810e580 <_svfiprintf_r+0x1ec>)
 810e4fa:	bb1b      	cbnz	r3, 810e544 <_svfiprintf_r+0x1b0>
 810e4fc:	9b03      	ldr	r3, [sp, #12]
 810e4fe:	3307      	adds	r3, #7
 810e500:	f023 0307 	bic.w	r3, r3, #7
 810e504:	3308      	adds	r3, #8
 810e506:	9303      	str	r3, [sp, #12]
 810e508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e50a:	4433      	add	r3, r6
 810e50c:	9309      	str	r3, [sp, #36]	@ 0x24
 810e50e:	e76a      	b.n	810e3e6 <_svfiprintf_r+0x52>
 810e510:	fb0c 3202 	mla	r2, ip, r2, r3
 810e514:	460c      	mov	r4, r1
 810e516:	2001      	movs	r0, #1
 810e518:	e7a8      	b.n	810e46c <_svfiprintf_r+0xd8>
 810e51a:	2300      	movs	r3, #0
 810e51c:	3401      	adds	r4, #1
 810e51e:	9305      	str	r3, [sp, #20]
 810e520:	4619      	mov	r1, r3
 810e522:	f04f 0c0a 	mov.w	ip, #10
 810e526:	4620      	mov	r0, r4
 810e528:	f810 2b01 	ldrb.w	r2, [r0], #1
 810e52c:	3a30      	subs	r2, #48	@ 0x30
 810e52e:	2a09      	cmp	r2, #9
 810e530:	d903      	bls.n	810e53a <_svfiprintf_r+0x1a6>
 810e532:	2b00      	cmp	r3, #0
 810e534:	d0c6      	beq.n	810e4c4 <_svfiprintf_r+0x130>
 810e536:	9105      	str	r1, [sp, #20]
 810e538:	e7c4      	b.n	810e4c4 <_svfiprintf_r+0x130>
 810e53a:	fb0c 2101 	mla	r1, ip, r1, r2
 810e53e:	4604      	mov	r4, r0
 810e540:	2301      	movs	r3, #1
 810e542:	e7f0      	b.n	810e526 <_svfiprintf_r+0x192>
 810e544:	ab03      	add	r3, sp, #12
 810e546:	9300      	str	r3, [sp, #0]
 810e548:	462a      	mov	r2, r5
 810e54a:	4b0e      	ldr	r3, [pc, #56]	@ (810e584 <_svfiprintf_r+0x1f0>)
 810e54c:	a904      	add	r1, sp, #16
 810e54e:	4638      	mov	r0, r7
 810e550:	f7fd fd94 	bl	810c07c <_printf_float>
 810e554:	1c42      	adds	r2, r0, #1
 810e556:	4606      	mov	r6, r0
 810e558:	d1d6      	bne.n	810e508 <_svfiprintf_r+0x174>
 810e55a:	89ab      	ldrh	r3, [r5, #12]
 810e55c:	065b      	lsls	r3, r3, #25
 810e55e:	f53f af2d 	bmi.w	810e3bc <_svfiprintf_r+0x28>
 810e562:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810e564:	e72c      	b.n	810e3c0 <_svfiprintf_r+0x2c>
 810e566:	ab03      	add	r3, sp, #12
 810e568:	9300      	str	r3, [sp, #0]
 810e56a:	462a      	mov	r2, r5
 810e56c:	4b05      	ldr	r3, [pc, #20]	@ (810e584 <_svfiprintf_r+0x1f0>)
 810e56e:	a904      	add	r1, sp, #16
 810e570:	4638      	mov	r0, r7
 810e572:	f7fe f81b 	bl	810c5ac <_printf_i>
 810e576:	e7ed      	b.n	810e554 <_svfiprintf_r+0x1c0>
 810e578:	08110100 	.word	0x08110100
 810e57c:	0811010a 	.word	0x0811010a
 810e580:	0810c07d 	.word	0x0810c07d
 810e584:	0810e2dd 	.word	0x0810e2dd
 810e588:	08110106 	.word	0x08110106

0810e58c <__sfputc_r>:
 810e58c:	6893      	ldr	r3, [r2, #8]
 810e58e:	3b01      	subs	r3, #1
 810e590:	2b00      	cmp	r3, #0
 810e592:	b410      	push	{r4}
 810e594:	6093      	str	r3, [r2, #8]
 810e596:	da08      	bge.n	810e5aa <__sfputc_r+0x1e>
 810e598:	6994      	ldr	r4, [r2, #24]
 810e59a:	42a3      	cmp	r3, r4
 810e59c:	db01      	blt.n	810e5a2 <__sfputc_r+0x16>
 810e59e:	290a      	cmp	r1, #10
 810e5a0:	d103      	bne.n	810e5aa <__sfputc_r+0x1e>
 810e5a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 810e5a6:	f7fe bab6 	b.w	810cb16 <__swbuf_r>
 810e5aa:	6813      	ldr	r3, [r2, #0]
 810e5ac:	1c58      	adds	r0, r3, #1
 810e5ae:	6010      	str	r0, [r2, #0]
 810e5b0:	7019      	strb	r1, [r3, #0]
 810e5b2:	4608      	mov	r0, r1
 810e5b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 810e5b8:	4770      	bx	lr

0810e5ba <__sfputs_r>:
 810e5ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810e5bc:	4606      	mov	r6, r0
 810e5be:	460f      	mov	r7, r1
 810e5c0:	4614      	mov	r4, r2
 810e5c2:	18d5      	adds	r5, r2, r3
 810e5c4:	42ac      	cmp	r4, r5
 810e5c6:	d101      	bne.n	810e5cc <__sfputs_r+0x12>
 810e5c8:	2000      	movs	r0, #0
 810e5ca:	e007      	b.n	810e5dc <__sfputs_r+0x22>
 810e5cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 810e5d0:	463a      	mov	r2, r7
 810e5d2:	4630      	mov	r0, r6
 810e5d4:	f7ff ffda 	bl	810e58c <__sfputc_r>
 810e5d8:	1c43      	adds	r3, r0, #1
 810e5da:	d1f3      	bne.n	810e5c4 <__sfputs_r+0xa>
 810e5dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810e5e0 <_vfiprintf_r>:
 810e5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e5e4:	460d      	mov	r5, r1
 810e5e6:	b09d      	sub	sp, #116	@ 0x74
 810e5e8:	4614      	mov	r4, r2
 810e5ea:	4698      	mov	r8, r3
 810e5ec:	4606      	mov	r6, r0
 810e5ee:	b118      	cbz	r0, 810e5f8 <_vfiprintf_r+0x18>
 810e5f0:	6a03      	ldr	r3, [r0, #32]
 810e5f2:	b90b      	cbnz	r3, 810e5f8 <_vfiprintf_r+0x18>
 810e5f4:	f7fe f986 	bl	810c904 <__sinit>
 810e5f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810e5fa:	07d9      	lsls	r1, r3, #31
 810e5fc:	d405      	bmi.n	810e60a <_vfiprintf_r+0x2a>
 810e5fe:	89ab      	ldrh	r3, [r5, #12]
 810e600:	059a      	lsls	r2, r3, #22
 810e602:	d402      	bmi.n	810e60a <_vfiprintf_r+0x2a>
 810e604:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810e606:	f7fe fb98 	bl	810cd3a <__retarget_lock_acquire_recursive>
 810e60a:	89ab      	ldrh	r3, [r5, #12]
 810e60c:	071b      	lsls	r3, r3, #28
 810e60e:	d501      	bpl.n	810e614 <_vfiprintf_r+0x34>
 810e610:	692b      	ldr	r3, [r5, #16]
 810e612:	b99b      	cbnz	r3, 810e63c <_vfiprintf_r+0x5c>
 810e614:	4629      	mov	r1, r5
 810e616:	4630      	mov	r0, r6
 810e618:	f7fe fabc 	bl	810cb94 <__swsetup_r>
 810e61c:	b170      	cbz	r0, 810e63c <_vfiprintf_r+0x5c>
 810e61e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810e620:	07dc      	lsls	r4, r3, #31
 810e622:	d504      	bpl.n	810e62e <_vfiprintf_r+0x4e>
 810e624:	f04f 30ff 	mov.w	r0, #4294967295
 810e628:	b01d      	add	sp, #116	@ 0x74
 810e62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e62e:	89ab      	ldrh	r3, [r5, #12]
 810e630:	0598      	lsls	r0, r3, #22
 810e632:	d4f7      	bmi.n	810e624 <_vfiprintf_r+0x44>
 810e634:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810e636:	f7fe fb81 	bl	810cd3c <__retarget_lock_release_recursive>
 810e63a:	e7f3      	b.n	810e624 <_vfiprintf_r+0x44>
 810e63c:	2300      	movs	r3, #0
 810e63e:	9309      	str	r3, [sp, #36]	@ 0x24
 810e640:	2320      	movs	r3, #32
 810e642:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810e646:	f8cd 800c 	str.w	r8, [sp, #12]
 810e64a:	2330      	movs	r3, #48	@ 0x30
 810e64c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 810e7fc <_vfiprintf_r+0x21c>
 810e650:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810e654:	f04f 0901 	mov.w	r9, #1
 810e658:	4623      	mov	r3, r4
 810e65a:	469a      	mov	sl, r3
 810e65c:	f813 2b01 	ldrb.w	r2, [r3], #1
 810e660:	b10a      	cbz	r2, 810e666 <_vfiprintf_r+0x86>
 810e662:	2a25      	cmp	r2, #37	@ 0x25
 810e664:	d1f9      	bne.n	810e65a <_vfiprintf_r+0x7a>
 810e666:	ebba 0b04 	subs.w	fp, sl, r4
 810e66a:	d00b      	beq.n	810e684 <_vfiprintf_r+0xa4>
 810e66c:	465b      	mov	r3, fp
 810e66e:	4622      	mov	r2, r4
 810e670:	4629      	mov	r1, r5
 810e672:	4630      	mov	r0, r6
 810e674:	f7ff ffa1 	bl	810e5ba <__sfputs_r>
 810e678:	3001      	adds	r0, #1
 810e67a:	f000 80a7 	beq.w	810e7cc <_vfiprintf_r+0x1ec>
 810e67e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810e680:	445a      	add	r2, fp
 810e682:	9209      	str	r2, [sp, #36]	@ 0x24
 810e684:	f89a 3000 	ldrb.w	r3, [sl]
 810e688:	2b00      	cmp	r3, #0
 810e68a:	f000 809f 	beq.w	810e7cc <_vfiprintf_r+0x1ec>
 810e68e:	2300      	movs	r3, #0
 810e690:	f04f 32ff 	mov.w	r2, #4294967295
 810e694:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810e698:	f10a 0a01 	add.w	sl, sl, #1
 810e69c:	9304      	str	r3, [sp, #16]
 810e69e:	9307      	str	r3, [sp, #28]
 810e6a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810e6a4:	931a      	str	r3, [sp, #104]	@ 0x68
 810e6a6:	4654      	mov	r4, sl
 810e6a8:	2205      	movs	r2, #5
 810e6aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 810e6ae:	4853      	ldr	r0, [pc, #332]	@ (810e7fc <_vfiprintf_r+0x21c>)
 810e6b0:	f7f1 fe26 	bl	8100300 <memchr>
 810e6b4:	9a04      	ldr	r2, [sp, #16]
 810e6b6:	b9d8      	cbnz	r0, 810e6f0 <_vfiprintf_r+0x110>
 810e6b8:	06d1      	lsls	r1, r2, #27
 810e6ba:	bf44      	itt	mi
 810e6bc:	2320      	movmi	r3, #32
 810e6be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810e6c2:	0713      	lsls	r3, r2, #28
 810e6c4:	bf44      	itt	mi
 810e6c6:	232b      	movmi	r3, #43	@ 0x2b
 810e6c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810e6cc:	f89a 3000 	ldrb.w	r3, [sl]
 810e6d0:	2b2a      	cmp	r3, #42	@ 0x2a
 810e6d2:	d015      	beq.n	810e700 <_vfiprintf_r+0x120>
 810e6d4:	9a07      	ldr	r2, [sp, #28]
 810e6d6:	4654      	mov	r4, sl
 810e6d8:	2000      	movs	r0, #0
 810e6da:	f04f 0c0a 	mov.w	ip, #10
 810e6de:	4621      	mov	r1, r4
 810e6e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 810e6e4:	3b30      	subs	r3, #48	@ 0x30
 810e6e6:	2b09      	cmp	r3, #9
 810e6e8:	d94b      	bls.n	810e782 <_vfiprintf_r+0x1a2>
 810e6ea:	b1b0      	cbz	r0, 810e71a <_vfiprintf_r+0x13a>
 810e6ec:	9207      	str	r2, [sp, #28]
 810e6ee:	e014      	b.n	810e71a <_vfiprintf_r+0x13a>
 810e6f0:	eba0 0308 	sub.w	r3, r0, r8
 810e6f4:	fa09 f303 	lsl.w	r3, r9, r3
 810e6f8:	4313      	orrs	r3, r2
 810e6fa:	9304      	str	r3, [sp, #16]
 810e6fc:	46a2      	mov	sl, r4
 810e6fe:	e7d2      	b.n	810e6a6 <_vfiprintf_r+0xc6>
 810e700:	9b03      	ldr	r3, [sp, #12]
 810e702:	1d19      	adds	r1, r3, #4
 810e704:	681b      	ldr	r3, [r3, #0]
 810e706:	9103      	str	r1, [sp, #12]
 810e708:	2b00      	cmp	r3, #0
 810e70a:	bfbb      	ittet	lt
 810e70c:	425b      	neglt	r3, r3
 810e70e:	f042 0202 	orrlt.w	r2, r2, #2
 810e712:	9307      	strge	r3, [sp, #28]
 810e714:	9307      	strlt	r3, [sp, #28]
 810e716:	bfb8      	it	lt
 810e718:	9204      	strlt	r2, [sp, #16]
 810e71a:	7823      	ldrb	r3, [r4, #0]
 810e71c:	2b2e      	cmp	r3, #46	@ 0x2e
 810e71e:	d10a      	bne.n	810e736 <_vfiprintf_r+0x156>
 810e720:	7863      	ldrb	r3, [r4, #1]
 810e722:	2b2a      	cmp	r3, #42	@ 0x2a
 810e724:	d132      	bne.n	810e78c <_vfiprintf_r+0x1ac>
 810e726:	9b03      	ldr	r3, [sp, #12]
 810e728:	1d1a      	adds	r2, r3, #4
 810e72a:	681b      	ldr	r3, [r3, #0]
 810e72c:	9203      	str	r2, [sp, #12]
 810e72e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810e732:	3402      	adds	r4, #2
 810e734:	9305      	str	r3, [sp, #20]
 810e736:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 810e80c <_vfiprintf_r+0x22c>
 810e73a:	7821      	ldrb	r1, [r4, #0]
 810e73c:	2203      	movs	r2, #3
 810e73e:	4650      	mov	r0, sl
 810e740:	f7f1 fdde 	bl	8100300 <memchr>
 810e744:	b138      	cbz	r0, 810e756 <_vfiprintf_r+0x176>
 810e746:	9b04      	ldr	r3, [sp, #16]
 810e748:	eba0 000a 	sub.w	r0, r0, sl
 810e74c:	2240      	movs	r2, #64	@ 0x40
 810e74e:	4082      	lsls	r2, r0
 810e750:	4313      	orrs	r3, r2
 810e752:	3401      	adds	r4, #1
 810e754:	9304      	str	r3, [sp, #16]
 810e756:	f814 1b01 	ldrb.w	r1, [r4], #1
 810e75a:	4829      	ldr	r0, [pc, #164]	@ (810e800 <_vfiprintf_r+0x220>)
 810e75c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810e760:	2206      	movs	r2, #6
 810e762:	f7f1 fdcd 	bl	8100300 <memchr>
 810e766:	2800      	cmp	r0, #0
 810e768:	d03f      	beq.n	810e7ea <_vfiprintf_r+0x20a>
 810e76a:	4b26      	ldr	r3, [pc, #152]	@ (810e804 <_vfiprintf_r+0x224>)
 810e76c:	bb1b      	cbnz	r3, 810e7b6 <_vfiprintf_r+0x1d6>
 810e76e:	9b03      	ldr	r3, [sp, #12]
 810e770:	3307      	adds	r3, #7
 810e772:	f023 0307 	bic.w	r3, r3, #7
 810e776:	3308      	adds	r3, #8
 810e778:	9303      	str	r3, [sp, #12]
 810e77a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810e77c:	443b      	add	r3, r7
 810e77e:	9309      	str	r3, [sp, #36]	@ 0x24
 810e780:	e76a      	b.n	810e658 <_vfiprintf_r+0x78>
 810e782:	fb0c 3202 	mla	r2, ip, r2, r3
 810e786:	460c      	mov	r4, r1
 810e788:	2001      	movs	r0, #1
 810e78a:	e7a8      	b.n	810e6de <_vfiprintf_r+0xfe>
 810e78c:	2300      	movs	r3, #0
 810e78e:	3401      	adds	r4, #1
 810e790:	9305      	str	r3, [sp, #20]
 810e792:	4619      	mov	r1, r3
 810e794:	f04f 0c0a 	mov.w	ip, #10
 810e798:	4620      	mov	r0, r4
 810e79a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810e79e:	3a30      	subs	r2, #48	@ 0x30
 810e7a0:	2a09      	cmp	r2, #9
 810e7a2:	d903      	bls.n	810e7ac <_vfiprintf_r+0x1cc>
 810e7a4:	2b00      	cmp	r3, #0
 810e7a6:	d0c6      	beq.n	810e736 <_vfiprintf_r+0x156>
 810e7a8:	9105      	str	r1, [sp, #20]
 810e7aa:	e7c4      	b.n	810e736 <_vfiprintf_r+0x156>
 810e7ac:	fb0c 2101 	mla	r1, ip, r1, r2
 810e7b0:	4604      	mov	r4, r0
 810e7b2:	2301      	movs	r3, #1
 810e7b4:	e7f0      	b.n	810e798 <_vfiprintf_r+0x1b8>
 810e7b6:	ab03      	add	r3, sp, #12
 810e7b8:	9300      	str	r3, [sp, #0]
 810e7ba:	462a      	mov	r2, r5
 810e7bc:	4b12      	ldr	r3, [pc, #72]	@ (810e808 <_vfiprintf_r+0x228>)
 810e7be:	a904      	add	r1, sp, #16
 810e7c0:	4630      	mov	r0, r6
 810e7c2:	f7fd fc5b 	bl	810c07c <_printf_float>
 810e7c6:	4607      	mov	r7, r0
 810e7c8:	1c78      	adds	r0, r7, #1
 810e7ca:	d1d6      	bne.n	810e77a <_vfiprintf_r+0x19a>
 810e7cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810e7ce:	07d9      	lsls	r1, r3, #31
 810e7d0:	d405      	bmi.n	810e7de <_vfiprintf_r+0x1fe>
 810e7d2:	89ab      	ldrh	r3, [r5, #12]
 810e7d4:	059a      	lsls	r2, r3, #22
 810e7d6:	d402      	bmi.n	810e7de <_vfiprintf_r+0x1fe>
 810e7d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810e7da:	f7fe faaf 	bl	810cd3c <__retarget_lock_release_recursive>
 810e7de:	89ab      	ldrh	r3, [r5, #12]
 810e7e0:	065b      	lsls	r3, r3, #25
 810e7e2:	f53f af1f 	bmi.w	810e624 <_vfiprintf_r+0x44>
 810e7e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810e7e8:	e71e      	b.n	810e628 <_vfiprintf_r+0x48>
 810e7ea:	ab03      	add	r3, sp, #12
 810e7ec:	9300      	str	r3, [sp, #0]
 810e7ee:	462a      	mov	r2, r5
 810e7f0:	4b05      	ldr	r3, [pc, #20]	@ (810e808 <_vfiprintf_r+0x228>)
 810e7f2:	a904      	add	r1, sp, #16
 810e7f4:	4630      	mov	r0, r6
 810e7f6:	f7fd fed9 	bl	810c5ac <_printf_i>
 810e7fa:	e7e4      	b.n	810e7c6 <_vfiprintf_r+0x1e6>
 810e7fc:	08110100 	.word	0x08110100
 810e800:	0811010a 	.word	0x0811010a
 810e804:	0810c07d 	.word	0x0810c07d
 810e808:	0810e5bb 	.word	0x0810e5bb
 810e80c:	08110106 	.word	0x08110106

0810e810 <__sflush_r>:
 810e810:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810e814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810e818:	0716      	lsls	r6, r2, #28
 810e81a:	4605      	mov	r5, r0
 810e81c:	460c      	mov	r4, r1
 810e81e:	d454      	bmi.n	810e8ca <__sflush_r+0xba>
 810e820:	684b      	ldr	r3, [r1, #4]
 810e822:	2b00      	cmp	r3, #0
 810e824:	dc02      	bgt.n	810e82c <__sflush_r+0x1c>
 810e826:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 810e828:	2b00      	cmp	r3, #0
 810e82a:	dd48      	ble.n	810e8be <__sflush_r+0xae>
 810e82c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810e82e:	2e00      	cmp	r6, #0
 810e830:	d045      	beq.n	810e8be <__sflush_r+0xae>
 810e832:	2300      	movs	r3, #0
 810e834:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 810e838:	682f      	ldr	r7, [r5, #0]
 810e83a:	6a21      	ldr	r1, [r4, #32]
 810e83c:	602b      	str	r3, [r5, #0]
 810e83e:	d030      	beq.n	810e8a2 <__sflush_r+0x92>
 810e840:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810e842:	89a3      	ldrh	r3, [r4, #12]
 810e844:	0759      	lsls	r1, r3, #29
 810e846:	d505      	bpl.n	810e854 <__sflush_r+0x44>
 810e848:	6863      	ldr	r3, [r4, #4]
 810e84a:	1ad2      	subs	r2, r2, r3
 810e84c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 810e84e:	b10b      	cbz	r3, 810e854 <__sflush_r+0x44>
 810e850:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810e852:	1ad2      	subs	r2, r2, r3
 810e854:	2300      	movs	r3, #0
 810e856:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810e858:	6a21      	ldr	r1, [r4, #32]
 810e85a:	4628      	mov	r0, r5
 810e85c:	47b0      	blx	r6
 810e85e:	1c43      	adds	r3, r0, #1
 810e860:	89a3      	ldrh	r3, [r4, #12]
 810e862:	d106      	bne.n	810e872 <__sflush_r+0x62>
 810e864:	6829      	ldr	r1, [r5, #0]
 810e866:	291d      	cmp	r1, #29
 810e868:	d82b      	bhi.n	810e8c2 <__sflush_r+0xb2>
 810e86a:	4a2a      	ldr	r2, [pc, #168]	@ (810e914 <__sflush_r+0x104>)
 810e86c:	410a      	asrs	r2, r1
 810e86e:	07d6      	lsls	r6, r2, #31
 810e870:	d427      	bmi.n	810e8c2 <__sflush_r+0xb2>
 810e872:	2200      	movs	r2, #0
 810e874:	6062      	str	r2, [r4, #4]
 810e876:	04d9      	lsls	r1, r3, #19
 810e878:	6922      	ldr	r2, [r4, #16]
 810e87a:	6022      	str	r2, [r4, #0]
 810e87c:	d504      	bpl.n	810e888 <__sflush_r+0x78>
 810e87e:	1c42      	adds	r2, r0, #1
 810e880:	d101      	bne.n	810e886 <__sflush_r+0x76>
 810e882:	682b      	ldr	r3, [r5, #0]
 810e884:	b903      	cbnz	r3, 810e888 <__sflush_r+0x78>
 810e886:	6560      	str	r0, [r4, #84]	@ 0x54
 810e888:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810e88a:	602f      	str	r7, [r5, #0]
 810e88c:	b1b9      	cbz	r1, 810e8be <__sflush_r+0xae>
 810e88e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810e892:	4299      	cmp	r1, r3
 810e894:	d002      	beq.n	810e89c <__sflush_r+0x8c>
 810e896:	4628      	mov	r0, r5
 810e898:	f7ff f89e 	bl	810d9d8 <_free_r>
 810e89c:	2300      	movs	r3, #0
 810e89e:	6363      	str	r3, [r4, #52]	@ 0x34
 810e8a0:	e00d      	b.n	810e8be <__sflush_r+0xae>
 810e8a2:	2301      	movs	r3, #1
 810e8a4:	4628      	mov	r0, r5
 810e8a6:	47b0      	blx	r6
 810e8a8:	4602      	mov	r2, r0
 810e8aa:	1c50      	adds	r0, r2, #1
 810e8ac:	d1c9      	bne.n	810e842 <__sflush_r+0x32>
 810e8ae:	682b      	ldr	r3, [r5, #0]
 810e8b0:	2b00      	cmp	r3, #0
 810e8b2:	d0c6      	beq.n	810e842 <__sflush_r+0x32>
 810e8b4:	2b1d      	cmp	r3, #29
 810e8b6:	d001      	beq.n	810e8bc <__sflush_r+0xac>
 810e8b8:	2b16      	cmp	r3, #22
 810e8ba:	d11e      	bne.n	810e8fa <__sflush_r+0xea>
 810e8bc:	602f      	str	r7, [r5, #0]
 810e8be:	2000      	movs	r0, #0
 810e8c0:	e022      	b.n	810e908 <__sflush_r+0xf8>
 810e8c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810e8c6:	b21b      	sxth	r3, r3
 810e8c8:	e01b      	b.n	810e902 <__sflush_r+0xf2>
 810e8ca:	690f      	ldr	r7, [r1, #16]
 810e8cc:	2f00      	cmp	r7, #0
 810e8ce:	d0f6      	beq.n	810e8be <__sflush_r+0xae>
 810e8d0:	0793      	lsls	r3, r2, #30
 810e8d2:	680e      	ldr	r6, [r1, #0]
 810e8d4:	bf08      	it	eq
 810e8d6:	694b      	ldreq	r3, [r1, #20]
 810e8d8:	600f      	str	r7, [r1, #0]
 810e8da:	bf18      	it	ne
 810e8dc:	2300      	movne	r3, #0
 810e8de:	eba6 0807 	sub.w	r8, r6, r7
 810e8e2:	608b      	str	r3, [r1, #8]
 810e8e4:	f1b8 0f00 	cmp.w	r8, #0
 810e8e8:	dde9      	ble.n	810e8be <__sflush_r+0xae>
 810e8ea:	6a21      	ldr	r1, [r4, #32]
 810e8ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 810e8ee:	4643      	mov	r3, r8
 810e8f0:	463a      	mov	r2, r7
 810e8f2:	4628      	mov	r0, r5
 810e8f4:	47b0      	blx	r6
 810e8f6:	2800      	cmp	r0, #0
 810e8f8:	dc08      	bgt.n	810e90c <__sflush_r+0xfc>
 810e8fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e8fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810e902:	81a3      	strh	r3, [r4, #12]
 810e904:	f04f 30ff 	mov.w	r0, #4294967295
 810e908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810e90c:	4407      	add	r7, r0
 810e90e:	eba8 0800 	sub.w	r8, r8, r0
 810e912:	e7e7      	b.n	810e8e4 <__sflush_r+0xd4>
 810e914:	dfbffffe 	.word	0xdfbffffe

0810e918 <_fflush_r>:
 810e918:	b538      	push	{r3, r4, r5, lr}
 810e91a:	690b      	ldr	r3, [r1, #16]
 810e91c:	4605      	mov	r5, r0
 810e91e:	460c      	mov	r4, r1
 810e920:	b913      	cbnz	r3, 810e928 <_fflush_r+0x10>
 810e922:	2500      	movs	r5, #0
 810e924:	4628      	mov	r0, r5
 810e926:	bd38      	pop	{r3, r4, r5, pc}
 810e928:	b118      	cbz	r0, 810e932 <_fflush_r+0x1a>
 810e92a:	6a03      	ldr	r3, [r0, #32]
 810e92c:	b90b      	cbnz	r3, 810e932 <_fflush_r+0x1a>
 810e92e:	f7fd ffe9 	bl	810c904 <__sinit>
 810e932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e936:	2b00      	cmp	r3, #0
 810e938:	d0f3      	beq.n	810e922 <_fflush_r+0xa>
 810e93a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 810e93c:	07d0      	lsls	r0, r2, #31
 810e93e:	d404      	bmi.n	810e94a <_fflush_r+0x32>
 810e940:	0599      	lsls	r1, r3, #22
 810e942:	d402      	bmi.n	810e94a <_fflush_r+0x32>
 810e944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810e946:	f7fe f9f8 	bl	810cd3a <__retarget_lock_acquire_recursive>
 810e94a:	4628      	mov	r0, r5
 810e94c:	4621      	mov	r1, r4
 810e94e:	f7ff ff5f 	bl	810e810 <__sflush_r>
 810e952:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810e954:	07da      	lsls	r2, r3, #31
 810e956:	4605      	mov	r5, r0
 810e958:	d4e4      	bmi.n	810e924 <_fflush_r+0xc>
 810e95a:	89a3      	ldrh	r3, [r4, #12]
 810e95c:	059b      	lsls	r3, r3, #22
 810e95e:	d4e1      	bmi.n	810e924 <_fflush_r+0xc>
 810e960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810e962:	f7fe f9eb 	bl	810cd3c <__retarget_lock_release_recursive>
 810e966:	e7dd      	b.n	810e924 <_fflush_r+0xc>

0810e968 <__swhatbuf_r>:
 810e968:	b570      	push	{r4, r5, r6, lr}
 810e96a:	460c      	mov	r4, r1
 810e96c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810e970:	2900      	cmp	r1, #0
 810e972:	b096      	sub	sp, #88	@ 0x58
 810e974:	4615      	mov	r5, r2
 810e976:	461e      	mov	r6, r3
 810e978:	da0d      	bge.n	810e996 <__swhatbuf_r+0x2e>
 810e97a:	89a3      	ldrh	r3, [r4, #12]
 810e97c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 810e980:	f04f 0100 	mov.w	r1, #0
 810e984:	bf14      	ite	ne
 810e986:	2340      	movne	r3, #64	@ 0x40
 810e988:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 810e98c:	2000      	movs	r0, #0
 810e98e:	6031      	str	r1, [r6, #0]
 810e990:	602b      	str	r3, [r5, #0]
 810e992:	b016      	add	sp, #88	@ 0x58
 810e994:	bd70      	pop	{r4, r5, r6, pc}
 810e996:	466a      	mov	r2, sp
 810e998:	f000 f862 	bl	810ea60 <_fstat_r>
 810e99c:	2800      	cmp	r0, #0
 810e99e:	dbec      	blt.n	810e97a <__swhatbuf_r+0x12>
 810e9a0:	9901      	ldr	r1, [sp, #4]
 810e9a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 810e9a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 810e9aa:	4259      	negs	r1, r3
 810e9ac:	4159      	adcs	r1, r3
 810e9ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 810e9b2:	e7eb      	b.n	810e98c <__swhatbuf_r+0x24>

0810e9b4 <__smakebuf_r>:
 810e9b4:	898b      	ldrh	r3, [r1, #12]
 810e9b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810e9b8:	079d      	lsls	r5, r3, #30
 810e9ba:	4606      	mov	r6, r0
 810e9bc:	460c      	mov	r4, r1
 810e9be:	d507      	bpl.n	810e9d0 <__smakebuf_r+0x1c>
 810e9c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 810e9c4:	6023      	str	r3, [r4, #0]
 810e9c6:	6123      	str	r3, [r4, #16]
 810e9c8:	2301      	movs	r3, #1
 810e9ca:	6163      	str	r3, [r4, #20]
 810e9cc:	b003      	add	sp, #12
 810e9ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810e9d0:	ab01      	add	r3, sp, #4
 810e9d2:	466a      	mov	r2, sp
 810e9d4:	f7ff ffc8 	bl	810e968 <__swhatbuf_r>
 810e9d8:	9f00      	ldr	r7, [sp, #0]
 810e9da:	4605      	mov	r5, r0
 810e9dc:	4639      	mov	r1, r7
 810e9de:	4630      	mov	r0, r6
 810e9e0:	f7ff f86e 	bl	810dac0 <_malloc_r>
 810e9e4:	b948      	cbnz	r0, 810e9fa <__smakebuf_r+0x46>
 810e9e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e9ea:	059a      	lsls	r2, r3, #22
 810e9ec:	d4ee      	bmi.n	810e9cc <__smakebuf_r+0x18>
 810e9ee:	f023 0303 	bic.w	r3, r3, #3
 810e9f2:	f043 0302 	orr.w	r3, r3, #2
 810e9f6:	81a3      	strh	r3, [r4, #12]
 810e9f8:	e7e2      	b.n	810e9c0 <__smakebuf_r+0xc>
 810e9fa:	89a3      	ldrh	r3, [r4, #12]
 810e9fc:	6020      	str	r0, [r4, #0]
 810e9fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810ea02:	81a3      	strh	r3, [r4, #12]
 810ea04:	9b01      	ldr	r3, [sp, #4]
 810ea06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 810ea0a:	b15b      	cbz	r3, 810ea24 <__smakebuf_r+0x70>
 810ea0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810ea10:	4630      	mov	r0, r6
 810ea12:	f000 f837 	bl	810ea84 <_isatty_r>
 810ea16:	b128      	cbz	r0, 810ea24 <__smakebuf_r+0x70>
 810ea18:	89a3      	ldrh	r3, [r4, #12]
 810ea1a:	f023 0303 	bic.w	r3, r3, #3
 810ea1e:	f043 0301 	orr.w	r3, r3, #1
 810ea22:	81a3      	strh	r3, [r4, #12]
 810ea24:	89a3      	ldrh	r3, [r4, #12]
 810ea26:	431d      	orrs	r5, r3
 810ea28:	81a5      	strh	r5, [r4, #12]
 810ea2a:	e7cf      	b.n	810e9cc <__smakebuf_r+0x18>

0810ea2c <memmove>:
 810ea2c:	4288      	cmp	r0, r1
 810ea2e:	b510      	push	{r4, lr}
 810ea30:	eb01 0402 	add.w	r4, r1, r2
 810ea34:	d902      	bls.n	810ea3c <memmove+0x10>
 810ea36:	4284      	cmp	r4, r0
 810ea38:	4623      	mov	r3, r4
 810ea3a:	d807      	bhi.n	810ea4c <memmove+0x20>
 810ea3c:	1e43      	subs	r3, r0, #1
 810ea3e:	42a1      	cmp	r1, r4
 810ea40:	d008      	beq.n	810ea54 <memmove+0x28>
 810ea42:	f811 2b01 	ldrb.w	r2, [r1], #1
 810ea46:	f803 2f01 	strb.w	r2, [r3, #1]!
 810ea4a:	e7f8      	b.n	810ea3e <memmove+0x12>
 810ea4c:	4402      	add	r2, r0
 810ea4e:	4601      	mov	r1, r0
 810ea50:	428a      	cmp	r2, r1
 810ea52:	d100      	bne.n	810ea56 <memmove+0x2a>
 810ea54:	bd10      	pop	{r4, pc}
 810ea56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810ea5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810ea5e:	e7f7      	b.n	810ea50 <memmove+0x24>

0810ea60 <_fstat_r>:
 810ea60:	b538      	push	{r3, r4, r5, lr}
 810ea62:	4d07      	ldr	r5, [pc, #28]	@ (810ea80 <_fstat_r+0x20>)
 810ea64:	2300      	movs	r3, #0
 810ea66:	4604      	mov	r4, r0
 810ea68:	4608      	mov	r0, r1
 810ea6a:	4611      	mov	r1, r2
 810ea6c:	602b      	str	r3, [r5, #0]
 810ea6e:	f7f3 fa19 	bl	8101ea4 <_fstat>
 810ea72:	1c43      	adds	r3, r0, #1
 810ea74:	d102      	bne.n	810ea7c <_fstat_r+0x1c>
 810ea76:	682b      	ldr	r3, [r5, #0]
 810ea78:	b103      	cbz	r3, 810ea7c <_fstat_r+0x1c>
 810ea7a:	6023      	str	r3, [r4, #0]
 810ea7c:	bd38      	pop	{r3, r4, r5, pc}
 810ea7e:	bf00      	nop
 810ea80:	10000944 	.word	0x10000944

0810ea84 <_isatty_r>:
 810ea84:	b538      	push	{r3, r4, r5, lr}
 810ea86:	4d06      	ldr	r5, [pc, #24]	@ (810eaa0 <_isatty_r+0x1c>)
 810ea88:	2300      	movs	r3, #0
 810ea8a:	4604      	mov	r4, r0
 810ea8c:	4608      	mov	r0, r1
 810ea8e:	602b      	str	r3, [r5, #0]
 810ea90:	f7f3 fa18 	bl	8101ec4 <_isatty>
 810ea94:	1c43      	adds	r3, r0, #1
 810ea96:	d102      	bne.n	810ea9e <_isatty_r+0x1a>
 810ea98:	682b      	ldr	r3, [r5, #0]
 810ea9a:	b103      	cbz	r3, 810ea9e <_isatty_r+0x1a>
 810ea9c:	6023      	str	r3, [r4, #0]
 810ea9e:	bd38      	pop	{r3, r4, r5, pc}
 810eaa0:	10000944 	.word	0x10000944

0810eaa4 <_sbrk_r>:
 810eaa4:	b538      	push	{r3, r4, r5, lr}
 810eaa6:	4d06      	ldr	r5, [pc, #24]	@ (810eac0 <_sbrk_r+0x1c>)
 810eaa8:	2300      	movs	r3, #0
 810eaaa:	4604      	mov	r4, r0
 810eaac:	4608      	mov	r0, r1
 810eaae:	602b      	str	r3, [r5, #0]
 810eab0:	f7f3 fa20 	bl	8101ef4 <_sbrk>
 810eab4:	1c43      	adds	r3, r0, #1
 810eab6:	d102      	bne.n	810eabe <_sbrk_r+0x1a>
 810eab8:	682b      	ldr	r3, [r5, #0]
 810eaba:	b103      	cbz	r3, 810eabe <_sbrk_r+0x1a>
 810eabc:	6023      	str	r3, [r4, #0]
 810eabe:	bd38      	pop	{r3, r4, r5, pc}
 810eac0:	10000944 	.word	0x10000944

0810eac4 <memcpy>:
 810eac4:	440a      	add	r2, r1
 810eac6:	4291      	cmp	r1, r2
 810eac8:	f100 33ff 	add.w	r3, r0, #4294967295
 810eacc:	d100      	bne.n	810ead0 <memcpy+0xc>
 810eace:	4770      	bx	lr
 810ead0:	b510      	push	{r4, lr}
 810ead2:	f811 4b01 	ldrb.w	r4, [r1], #1
 810ead6:	f803 4f01 	strb.w	r4, [r3, #1]!
 810eada:	4291      	cmp	r1, r2
 810eadc:	d1f9      	bne.n	810ead2 <memcpy+0xe>
 810eade:	bd10      	pop	{r4, pc}

0810eae0 <__assert_func>:
 810eae0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810eae2:	4614      	mov	r4, r2
 810eae4:	461a      	mov	r2, r3
 810eae6:	4b09      	ldr	r3, [pc, #36]	@ (810eb0c <__assert_func+0x2c>)
 810eae8:	681b      	ldr	r3, [r3, #0]
 810eaea:	4605      	mov	r5, r0
 810eaec:	68d8      	ldr	r0, [r3, #12]
 810eaee:	b954      	cbnz	r4, 810eb06 <__assert_func+0x26>
 810eaf0:	4b07      	ldr	r3, [pc, #28]	@ (810eb10 <__assert_func+0x30>)
 810eaf2:	461c      	mov	r4, r3
 810eaf4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810eaf8:	9100      	str	r1, [sp, #0]
 810eafa:	462b      	mov	r3, r5
 810eafc:	4905      	ldr	r1, [pc, #20]	@ (810eb14 <__assert_func+0x34>)
 810eafe:	f000 f86f 	bl	810ebe0 <fiprintf>
 810eb02:	f000 f87f 	bl	810ec04 <abort>
 810eb06:	4b04      	ldr	r3, [pc, #16]	@ (810eb18 <__assert_func+0x38>)
 810eb08:	e7f4      	b.n	810eaf4 <__assert_func+0x14>
 810eb0a:	bf00      	nop
 810eb0c:	10000084 	.word	0x10000084
 810eb10:	08110156 	.word	0x08110156
 810eb14:	08110128 	.word	0x08110128
 810eb18:	0811011b 	.word	0x0811011b

0810eb1c <_calloc_r>:
 810eb1c:	b570      	push	{r4, r5, r6, lr}
 810eb1e:	fba1 5402 	umull	r5, r4, r1, r2
 810eb22:	b93c      	cbnz	r4, 810eb34 <_calloc_r+0x18>
 810eb24:	4629      	mov	r1, r5
 810eb26:	f7fe ffcb 	bl	810dac0 <_malloc_r>
 810eb2a:	4606      	mov	r6, r0
 810eb2c:	b928      	cbnz	r0, 810eb3a <_calloc_r+0x1e>
 810eb2e:	2600      	movs	r6, #0
 810eb30:	4630      	mov	r0, r6
 810eb32:	bd70      	pop	{r4, r5, r6, pc}
 810eb34:	220c      	movs	r2, #12
 810eb36:	6002      	str	r2, [r0, #0]
 810eb38:	e7f9      	b.n	810eb2e <_calloc_r+0x12>
 810eb3a:	462a      	mov	r2, r5
 810eb3c:	4621      	mov	r1, r4
 810eb3e:	f7fe f87f 	bl	810cc40 <memset>
 810eb42:	e7f5      	b.n	810eb30 <_calloc_r+0x14>

0810eb44 <__ascii_mbtowc>:
 810eb44:	b082      	sub	sp, #8
 810eb46:	b901      	cbnz	r1, 810eb4a <__ascii_mbtowc+0x6>
 810eb48:	a901      	add	r1, sp, #4
 810eb4a:	b142      	cbz	r2, 810eb5e <__ascii_mbtowc+0x1a>
 810eb4c:	b14b      	cbz	r3, 810eb62 <__ascii_mbtowc+0x1e>
 810eb4e:	7813      	ldrb	r3, [r2, #0]
 810eb50:	600b      	str	r3, [r1, #0]
 810eb52:	7812      	ldrb	r2, [r2, #0]
 810eb54:	1e10      	subs	r0, r2, #0
 810eb56:	bf18      	it	ne
 810eb58:	2001      	movne	r0, #1
 810eb5a:	b002      	add	sp, #8
 810eb5c:	4770      	bx	lr
 810eb5e:	4610      	mov	r0, r2
 810eb60:	e7fb      	b.n	810eb5a <__ascii_mbtowc+0x16>
 810eb62:	f06f 0001 	mvn.w	r0, #1
 810eb66:	e7f8      	b.n	810eb5a <__ascii_mbtowc+0x16>

0810eb68 <_realloc_r>:
 810eb68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810eb6c:	4680      	mov	r8, r0
 810eb6e:	4615      	mov	r5, r2
 810eb70:	460c      	mov	r4, r1
 810eb72:	b921      	cbnz	r1, 810eb7e <_realloc_r+0x16>
 810eb74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810eb78:	4611      	mov	r1, r2
 810eb7a:	f7fe bfa1 	b.w	810dac0 <_malloc_r>
 810eb7e:	b92a      	cbnz	r2, 810eb8c <_realloc_r+0x24>
 810eb80:	f7fe ff2a 	bl	810d9d8 <_free_r>
 810eb84:	2400      	movs	r4, #0
 810eb86:	4620      	mov	r0, r4
 810eb88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810eb8c:	f000 f841 	bl	810ec12 <_malloc_usable_size_r>
 810eb90:	4285      	cmp	r5, r0
 810eb92:	4606      	mov	r6, r0
 810eb94:	d802      	bhi.n	810eb9c <_realloc_r+0x34>
 810eb96:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 810eb9a:	d8f4      	bhi.n	810eb86 <_realloc_r+0x1e>
 810eb9c:	4629      	mov	r1, r5
 810eb9e:	4640      	mov	r0, r8
 810eba0:	f7fe ff8e 	bl	810dac0 <_malloc_r>
 810eba4:	4607      	mov	r7, r0
 810eba6:	2800      	cmp	r0, #0
 810eba8:	d0ec      	beq.n	810eb84 <_realloc_r+0x1c>
 810ebaa:	42b5      	cmp	r5, r6
 810ebac:	462a      	mov	r2, r5
 810ebae:	4621      	mov	r1, r4
 810ebb0:	bf28      	it	cs
 810ebb2:	4632      	movcs	r2, r6
 810ebb4:	f7ff ff86 	bl	810eac4 <memcpy>
 810ebb8:	4621      	mov	r1, r4
 810ebba:	4640      	mov	r0, r8
 810ebbc:	f7fe ff0c 	bl	810d9d8 <_free_r>
 810ebc0:	463c      	mov	r4, r7
 810ebc2:	e7e0      	b.n	810eb86 <_realloc_r+0x1e>

0810ebc4 <__ascii_wctomb>:
 810ebc4:	4603      	mov	r3, r0
 810ebc6:	4608      	mov	r0, r1
 810ebc8:	b141      	cbz	r1, 810ebdc <__ascii_wctomb+0x18>
 810ebca:	2aff      	cmp	r2, #255	@ 0xff
 810ebcc:	d904      	bls.n	810ebd8 <__ascii_wctomb+0x14>
 810ebce:	228a      	movs	r2, #138	@ 0x8a
 810ebd0:	601a      	str	r2, [r3, #0]
 810ebd2:	f04f 30ff 	mov.w	r0, #4294967295
 810ebd6:	4770      	bx	lr
 810ebd8:	700a      	strb	r2, [r1, #0]
 810ebda:	2001      	movs	r0, #1
 810ebdc:	4770      	bx	lr
	...

0810ebe0 <fiprintf>:
 810ebe0:	b40e      	push	{r1, r2, r3}
 810ebe2:	b503      	push	{r0, r1, lr}
 810ebe4:	4601      	mov	r1, r0
 810ebe6:	ab03      	add	r3, sp, #12
 810ebe8:	4805      	ldr	r0, [pc, #20]	@ (810ec00 <fiprintf+0x20>)
 810ebea:	f853 2b04 	ldr.w	r2, [r3], #4
 810ebee:	6800      	ldr	r0, [r0, #0]
 810ebf0:	9301      	str	r3, [sp, #4]
 810ebf2:	f7ff fcf5 	bl	810e5e0 <_vfiprintf_r>
 810ebf6:	b002      	add	sp, #8
 810ebf8:	f85d eb04 	ldr.w	lr, [sp], #4
 810ebfc:	b003      	add	sp, #12
 810ebfe:	4770      	bx	lr
 810ec00:	10000084 	.word	0x10000084

0810ec04 <abort>:
 810ec04:	b508      	push	{r3, lr}
 810ec06:	2006      	movs	r0, #6
 810ec08:	f000 f834 	bl	810ec74 <raise>
 810ec0c:	2001      	movs	r0, #1
 810ec0e:	f7f3 f915 	bl	8101e3c <_exit>

0810ec12 <_malloc_usable_size_r>:
 810ec12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810ec16:	1f18      	subs	r0, r3, #4
 810ec18:	2b00      	cmp	r3, #0
 810ec1a:	bfbc      	itt	lt
 810ec1c:	580b      	ldrlt	r3, [r1, r0]
 810ec1e:	18c0      	addlt	r0, r0, r3
 810ec20:	4770      	bx	lr

0810ec22 <_raise_r>:
 810ec22:	291f      	cmp	r1, #31
 810ec24:	b538      	push	{r3, r4, r5, lr}
 810ec26:	4605      	mov	r5, r0
 810ec28:	460c      	mov	r4, r1
 810ec2a:	d904      	bls.n	810ec36 <_raise_r+0x14>
 810ec2c:	2316      	movs	r3, #22
 810ec2e:	6003      	str	r3, [r0, #0]
 810ec30:	f04f 30ff 	mov.w	r0, #4294967295
 810ec34:	bd38      	pop	{r3, r4, r5, pc}
 810ec36:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 810ec38:	b112      	cbz	r2, 810ec40 <_raise_r+0x1e>
 810ec3a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810ec3e:	b94b      	cbnz	r3, 810ec54 <_raise_r+0x32>
 810ec40:	4628      	mov	r0, r5
 810ec42:	f000 f831 	bl	810eca8 <_getpid_r>
 810ec46:	4622      	mov	r2, r4
 810ec48:	4601      	mov	r1, r0
 810ec4a:	4628      	mov	r0, r5
 810ec4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810ec50:	f000 b818 	b.w	810ec84 <_kill_r>
 810ec54:	2b01      	cmp	r3, #1
 810ec56:	d00a      	beq.n	810ec6e <_raise_r+0x4c>
 810ec58:	1c59      	adds	r1, r3, #1
 810ec5a:	d103      	bne.n	810ec64 <_raise_r+0x42>
 810ec5c:	2316      	movs	r3, #22
 810ec5e:	6003      	str	r3, [r0, #0]
 810ec60:	2001      	movs	r0, #1
 810ec62:	e7e7      	b.n	810ec34 <_raise_r+0x12>
 810ec64:	2100      	movs	r1, #0
 810ec66:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 810ec6a:	4620      	mov	r0, r4
 810ec6c:	4798      	blx	r3
 810ec6e:	2000      	movs	r0, #0
 810ec70:	e7e0      	b.n	810ec34 <_raise_r+0x12>
	...

0810ec74 <raise>:
 810ec74:	4b02      	ldr	r3, [pc, #8]	@ (810ec80 <raise+0xc>)
 810ec76:	4601      	mov	r1, r0
 810ec78:	6818      	ldr	r0, [r3, #0]
 810ec7a:	f7ff bfd2 	b.w	810ec22 <_raise_r>
 810ec7e:	bf00      	nop
 810ec80:	10000084 	.word	0x10000084

0810ec84 <_kill_r>:
 810ec84:	b538      	push	{r3, r4, r5, lr}
 810ec86:	4d07      	ldr	r5, [pc, #28]	@ (810eca4 <_kill_r+0x20>)
 810ec88:	2300      	movs	r3, #0
 810ec8a:	4604      	mov	r4, r0
 810ec8c:	4608      	mov	r0, r1
 810ec8e:	4611      	mov	r1, r2
 810ec90:	602b      	str	r3, [r5, #0]
 810ec92:	f7f3 f8c3 	bl	8101e1c <_kill>
 810ec96:	1c43      	adds	r3, r0, #1
 810ec98:	d102      	bne.n	810eca0 <_kill_r+0x1c>
 810ec9a:	682b      	ldr	r3, [r5, #0]
 810ec9c:	b103      	cbz	r3, 810eca0 <_kill_r+0x1c>
 810ec9e:	6023      	str	r3, [r4, #0]
 810eca0:	bd38      	pop	{r3, r4, r5, pc}
 810eca2:	bf00      	nop
 810eca4:	10000944 	.word	0x10000944

0810eca8 <_getpid_r>:
 810eca8:	f7f3 b8b0 	b.w	8101e0c <_getpid>

0810ecac <asin>:
 810ecac:	b538      	push	{r3, r4, r5, lr}
 810ecae:	ed2d 8b02 	vpush	{d8}
 810ecb2:	ec55 4b10 	vmov	r4, r5, d0
 810ecb6:	f000 f83f 	bl	810ed38 <__ieee754_asin>
 810ecba:	4622      	mov	r2, r4
 810ecbc:	462b      	mov	r3, r5
 810ecbe:	4620      	mov	r0, r4
 810ecc0:	4629      	mov	r1, r5
 810ecc2:	eeb0 8a40 	vmov.f32	s16, s0
 810ecc6:	eef0 8a60 	vmov.f32	s17, s1
 810ecca:	f7f1 ffc7 	bl	8100c5c <__aeabi_dcmpun>
 810ecce:	b9a8      	cbnz	r0, 810ecfc <asin+0x50>
 810ecd0:	ec45 4b10 	vmov	d0, r4, r5
 810ecd4:	f000 f820 	bl	810ed18 <fabs>
 810ecd8:	4b0c      	ldr	r3, [pc, #48]	@ (810ed0c <asin+0x60>)
 810ecda:	ec51 0b10 	vmov	r0, r1, d0
 810ecde:	2200      	movs	r2, #0
 810ece0:	f7f1 ffb2 	bl	8100c48 <__aeabi_dcmpgt>
 810ece4:	b150      	cbz	r0, 810ecfc <asin+0x50>
 810ece6:	f7fd fffd 	bl	810cce4 <__errno>
 810ecea:	ecbd 8b02 	vpop	{d8}
 810ecee:	2321      	movs	r3, #33	@ 0x21
 810ecf0:	6003      	str	r3, [r0, #0]
 810ecf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810ecf6:	4806      	ldr	r0, [pc, #24]	@ (810ed10 <asin+0x64>)
 810ecf8:	f000 b816 	b.w	810ed28 <nan>
 810ecfc:	eeb0 0a48 	vmov.f32	s0, s16
 810ed00:	eef0 0a68 	vmov.f32	s1, s17
 810ed04:	ecbd 8b02 	vpop	{d8}
 810ed08:	bd38      	pop	{r3, r4, r5, pc}
 810ed0a:	bf00      	nop
 810ed0c:	3ff00000 	.word	0x3ff00000
 810ed10:	08110156 	.word	0x08110156

0810ed14 <atan2>:
 810ed14:	f000 ba14 	b.w	810f140 <__ieee754_atan2>

0810ed18 <fabs>:
 810ed18:	ec51 0b10 	vmov	r0, r1, d0
 810ed1c:	4602      	mov	r2, r0
 810ed1e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 810ed22:	ec43 2b10 	vmov	d0, r2, r3
 810ed26:	4770      	bx	lr

0810ed28 <nan>:
 810ed28:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 810ed30 <nan+0x8>
 810ed2c:	4770      	bx	lr
 810ed2e:	bf00      	nop
 810ed30:	00000000 	.word	0x00000000
 810ed34:	7ff80000 	.word	0x7ff80000

0810ed38 <__ieee754_asin>:
 810ed38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ed3c:	ec55 4b10 	vmov	r4, r5, d0
 810ed40:	4bc7      	ldr	r3, [pc, #796]	@ (810f060 <__ieee754_asin+0x328>)
 810ed42:	b087      	sub	sp, #28
 810ed44:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 810ed48:	429e      	cmp	r6, r3
 810ed4a:	9501      	str	r5, [sp, #4]
 810ed4c:	d92d      	bls.n	810edaa <__ieee754_asin+0x72>
 810ed4e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 810ed52:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 810ed56:	4326      	orrs	r6, r4
 810ed58:	d116      	bne.n	810ed88 <__ieee754_asin+0x50>
 810ed5a:	a3a7      	add	r3, pc, #668	@ (adr r3, 810eff8 <__ieee754_asin+0x2c0>)
 810ed5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ed60:	4620      	mov	r0, r4
 810ed62:	4629      	mov	r1, r5
 810ed64:	f7f1 fce0 	bl	8100728 <__aeabi_dmul>
 810ed68:	a3a5      	add	r3, pc, #660	@ (adr r3, 810f000 <__ieee754_asin+0x2c8>)
 810ed6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ed6e:	4606      	mov	r6, r0
 810ed70:	460f      	mov	r7, r1
 810ed72:	4620      	mov	r0, r4
 810ed74:	4629      	mov	r1, r5
 810ed76:	f7f1 fcd7 	bl	8100728 <__aeabi_dmul>
 810ed7a:	4602      	mov	r2, r0
 810ed7c:	460b      	mov	r3, r1
 810ed7e:	4630      	mov	r0, r6
 810ed80:	4639      	mov	r1, r7
 810ed82:	f7f1 fb1b 	bl	81003bc <__adddf3>
 810ed86:	e009      	b.n	810ed9c <__ieee754_asin+0x64>
 810ed88:	4622      	mov	r2, r4
 810ed8a:	462b      	mov	r3, r5
 810ed8c:	4620      	mov	r0, r4
 810ed8e:	4629      	mov	r1, r5
 810ed90:	f7f1 fb12 	bl	81003b8 <__aeabi_dsub>
 810ed94:	4602      	mov	r2, r0
 810ed96:	460b      	mov	r3, r1
 810ed98:	f7f1 fdf0 	bl	810097c <__aeabi_ddiv>
 810ed9c:	4604      	mov	r4, r0
 810ed9e:	460d      	mov	r5, r1
 810eda0:	ec45 4b10 	vmov	d0, r4, r5
 810eda4:	b007      	add	sp, #28
 810eda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810edaa:	4bae      	ldr	r3, [pc, #696]	@ (810f064 <__ieee754_asin+0x32c>)
 810edac:	429e      	cmp	r6, r3
 810edae:	d810      	bhi.n	810edd2 <__ieee754_asin+0x9a>
 810edb0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 810edb4:	f080 80ad 	bcs.w	810ef12 <__ieee754_asin+0x1da>
 810edb8:	a393      	add	r3, pc, #588	@ (adr r3, 810f008 <__ieee754_asin+0x2d0>)
 810edba:	e9d3 2300 	ldrd	r2, r3, [r3]
 810edbe:	4620      	mov	r0, r4
 810edc0:	4629      	mov	r1, r5
 810edc2:	f7f1 fafb 	bl	81003bc <__adddf3>
 810edc6:	4ba8      	ldr	r3, [pc, #672]	@ (810f068 <__ieee754_asin+0x330>)
 810edc8:	2200      	movs	r2, #0
 810edca:	f7f1 ff3d 	bl	8100c48 <__aeabi_dcmpgt>
 810edce:	2800      	cmp	r0, #0
 810edd0:	d1e6      	bne.n	810eda0 <__ieee754_asin+0x68>
 810edd2:	ec45 4b10 	vmov	d0, r4, r5
 810edd6:	f7ff ff9f 	bl	810ed18 <fabs>
 810edda:	49a3      	ldr	r1, [pc, #652]	@ (810f068 <__ieee754_asin+0x330>)
 810eddc:	ec53 2b10 	vmov	r2, r3, d0
 810ede0:	2000      	movs	r0, #0
 810ede2:	f7f1 fae9 	bl	81003b8 <__aeabi_dsub>
 810ede6:	4ba1      	ldr	r3, [pc, #644]	@ (810f06c <__ieee754_asin+0x334>)
 810ede8:	2200      	movs	r2, #0
 810edea:	f7f1 fc9d 	bl	8100728 <__aeabi_dmul>
 810edee:	a388      	add	r3, pc, #544	@ (adr r3, 810f010 <__ieee754_asin+0x2d8>)
 810edf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810edf4:	4604      	mov	r4, r0
 810edf6:	460d      	mov	r5, r1
 810edf8:	f7f1 fc96 	bl	8100728 <__aeabi_dmul>
 810edfc:	a386      	add	r3, pc, #536	@ (adr r3, 810f018 <__ieee754_asin+0x2e0>)
 810edfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee02:	f7f1 fadb 	bl	81003bc <__adddf3>
 810ee06:	4622      	mov	r2, r4
 810ee08:	462b      	mov	r3, r5
 810ee0a:	f7f1 fc8d 	bl	8100728 <__aeabi_dmul>
 810ee0e:	a384      	add	r3, pc, #528	@ (adr r3, 810f020 <__ieee754_asin+0x2e8>)
 810ee10:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee14:	f7f1 fad0 	bl	81003b8 <__aeabi_dsub>
 810ee18:	4622      	mov	r2, r4
 810ee1a:	462b      	mov	r3, r5
 810ee1c:	f7f1 fc84 	bl	8100728 <__aeabi_dmul>
 810ee20:	a381      	add	r3, pc, #516	@ (adr r3, 810f028 <__ieee754_asin+0x2f0>)
 810ee22:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee26:	f7f1 fac9 	bl	81003bc <__adddf3>
 810ee2a:	4622      	mov	r2, r4
 810ee2c:	462b      	mov	r3, r5
 810ee2e:	f7f1 fc7b 	bl	8100728 <__aeabi_dmul>
 810ee32:	a37f      	add	r3, pc, #508	@ (adr r3, 810f030 <__ieee754_asin+0x2f8>)
 810ee34:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee38:	f7f1 fabe 	bl	81003b8 <__aeabi_dsub>
 810ee3c:	4622      	mov	r2, r4
 810ee3e:	462b      	mov	r3, r5
 810ee40:	f7f1 fc72 	bl	8100728 <__aeabi_dmul>
 810ee44:	a37c      	add	r3, pc, #496	@ (adr r3, 810f038 <__ieee754_asin+0x300>)
 810ee46:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee4a:	f7f1 fab7 	bl	81003bc <__adddf3>
 810ee4e:	4622      	mov	r2, r4
 810ee50:	462b      	mov	r3, r5
 810ee52:	f7f1 fc69 	bl	8100728 <__aeabi_dmul>
 810ee56:	a37a      	add	r3, pc, #488	@ (adr r3, 810f040 <__ieee754_asin+0x308>)
 810ee58:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810ee60:	4620      	mov	r0, r4
 810ee62:	4629      	mov	r1, r5
 810ee64:	f7f1 fc60 	bl	8100728 <__aeabi_dmul>
 810ee68:	a377      	add	r3, pc, #476	@ (adr r3, 810f048 <__ieee754_asin+0x310>)
 810ee6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee6e:	f7f1 faa3 	bl	81003b8 <__aeabi_dsub>
 810ee72:	4622      	mov	r2, r4
 810ee74:	462b      	mov	r3, r5
 810ee76:	f7f1 fc57 	bl	8100728 <__aeabi_dmul>
 810ee7a:	a375      	add	r3, pc, #468	@ (adr r3, 810f050 <__ieee754_asin+0x318>)
 810ee7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee80:	f7f1 fa9c 	bl	81003bc <__adddf3>
 810ee84:	4622      	mov	r2, r4
 810ee86:	462b      	mov	r3, r5
 810ee88:	f7f1 fc4e 	bl	8100728 <__aeabi_dmul>
 810ee8c:	a372      	add	r3, pc, #456	@ (adr r3, 810f058 <__ieee754_asin+0x320>)
 810ee8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ee92:	f7f1 fa91 	bl	81003b8 <__aeabi_dsub>
 810ee96:	4622      	mov	r2, r4
 810ee98:	462b      	mov	r3, r5
 810ee9a:	f7f1 fc45 	bl	8100728 <__aeabi_dmul>
 810ee9e:	4b72      	ldr	r3, [pc, #456]	@ (810f068 <__ieee754_asin+0x330>)
 810eea0:	2200      	movs	r2, #0
 810eea2:	f7f1 fa8b 	bl	81003bc <__adddf3>
 810eea6:	ec45 4b10 	vmov	d0, r4, r5
 810eeaa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810eeae:	f000 fba7 	bl	810f600 <__ieee754_sqrt>
 810eeb2:	4b6f      	ldr	r3, [pc, #444]	@ (810f070 <__ieee754_asin+0x338>)
 810eeb4:	429e      	cmp	r6, r3
 810eeb6:	ec5b ab10 	vmov	sl, fp, d0
 810eeba:	f240 80db 	bls.w	810f074 <__ieee754_asin+0x33c>
 810eebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810eec2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810eec6:	f7f1 fd59 	bl	810097c <__aeabi_ddiv>
 810eeca:	4652      	mov	r2, sl
 810eecc:	465b      	mov	r3, fp
 810eece:	f7f1 fc2b 	bl	8100728 <__aeabi_dmul>
 810eed2:	4652      	mov	r2, sl
 810eed4:	465b      	mov	r3, fp
 810eed6:	f7f1 fa71 	bl	81003bc <__adddf3>
 810eeda:	4602      	mov	r2, r0
 810eedc:	460b      	mov	r3, r1
 810eede:	f7f1 fa6d 	bl	81003bc <__adddf3>
 810eee2:	a347      	add	r3, pc, #284	@ (adr r3, 810f000 <__ieee754_asin+0x2c8>)
 810eee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810eee8:	f7f1 fa66 	bl	81003b8 <__aeabi_dsub>
 810eeec:	4602      	mov	r2, r0
 810eeee:	460b      	mov	r3, r1
 810eef0:	a141      	add	r1, pc, #260	@ (adr r1, 810eff8 <__ieee754_asin+0x2c0>)
 810eef2:	e9d1 0100 	ldrd	r0, r1, [r1]
 810eef6:	f7f1 fa5f 	bl	81003b8 <__aeabi_dsub>
 810eefa:	9b01      	ldr	r3, [sp, #4]
 810eefc:	2b00      	cmp	r3, #0
 810eefe:	bfdc      	itt	le
 810ef00:	4602      	movle	r2, r0
 810ef02:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 810ef06:	4604      	mov	r4, r0
 810ef08:	460d      	mov	r5, r1
 810ef0a:	bfdc      	itt	le
 810ef0c:	4614      	movle	r4, r2
 810ef0e:	461d      	movle	r5, r3
 810ef10:	e746      	b.n	810eda0 <__ieee754_asin+0x68>
 810ef12:	4622      	mov	r2, r4
 810ef14:	462b      	mov	r3, r5
 810ef16:	4620      	mov	r0, r4
 810ef18:	4629      	mov	r1, r5
 810ef1a:	f7f1 fc05 	bl	8100728 <__aeabi_dmul>
 810ef1e:	a33c      	add	r3, pc, #240	@ (adr r3, 810f010 <__ieee754_asin+0x2d8>)
 810ef20:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef24:	4606      	mov	r6, r0
 810ef26:	460f      	mov	r7, r1
 810ef28:	f7f1 fbfe 	bl	8100728 <__aeabi_dmul>
 810ef2c:	a33a      	add	r3, pc, #232	@ (adr r3, 810f018 <__ieee754_asin+0x2e0>)
 810ef2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef32:	f7f1 fa43 	bl	81003bc <__adddf3>
 810ef36:	4632      	mov	r2, r6
 810ef38:	463b      	mov	r3, r7
 810ef3a:	f7f1 fbf5 	bl	8100728 <__aeabi_dmul>
 810ef3e:	a338      	add	r3, pc, #224	@ (adr r3, 810f020 <__ieee754_asin+0x2e8>)
 810ef40:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef44:	f7f1 fa38 	bl	81003b8 <__aeabi_dsub>
 810ef48:	4632      	mov	r2, r6
 810ef4a:	463b      	mov	r3, r7
 810ef4c:	f7f1 fbec 	bl	8100728 <__aeabi_dmul>
 810ef50:	a335      	add	r3, pc, #212	@ (adr r3, 810f028 <__ieee754_asin+0x2f0>)
 810ef52:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef56:	f7f1 fa31 	bl	81003bc <__adddf3>
 810ef5a:	4632      	mov	r2, r6
 810ef5c:	463b      	mov	r3, r7
 810ef5e:	f7f1 fbe3 	bl	8100728 <__aeabi_dmul>
 810ef62:	a333      	add	r3, pc, #204	@ (adr r3, 810f030 <__ieee754_asin+0x2f8>)
 810ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef68:	f7f1 fa26 	bl	81003b8 <__aeabi_dsub>
 810ef6c:	4632      	mov	r2, r6
 810ef6e:	463b      	mov	r3, r7
 810ef70:	f7f1 fbda 	bl	8100728 <__aeabi_dmul>
 810ef74:	a330      	add	r3, pc, #192	@ (adr r3, 810f038 <__ieee754_asin+0x300>)
 810ef76:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef7a:	f7f1 fa1f 	bl	81003bc <__adddf3>
 810ef7e:	4632      	mov	r2, r6
 810ef80:	463b      	mov	r3, r7
 810ef82:	f7f1 fbd1 	bl	8100728 <__aeabi_dmul>
 810ef86:	a32e      	add	r3, pc, #184	@ (adr r3, 810f040 <__ieee754_asin+0x308>)
 810ef88:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef8c:	4680      	mov	r8, r0
 810ef8e:	4689      	mov	r9, r1
 810ef90:	4630      	mov	r0, r6
 810ef92:	4639      	mov	r1, r7
 810ef94:	f7f1 fbc8 	bl	8100728 <__aeabi_dmul>
 810ef98:	a32b      	add	r3, pc, #172	@ (adr r3, 810f048 <__ieee754_asin+0x310>)
 810ef9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ef9e:	f7f1 fa0b 	bl	81003b8 <__aeabi_dsub>
 810efa2:	4632      	mov	r2, r6
 810efa4:	463b      	mov	r3, r7
 810efa6:	f7f1 fbbf 	bl	8100728 <__aeabi_dmul>
 810efaa:	a329      	add	r3, pc, #164	@ (adr r3, 810f050 <__ieee754_asin+0x318>)
 810efac:	e9d3 2300 	ldrd	r2, r3, [r3]
 810efb0:	f7f1 fa04 	bl	81003bc <__adddf3>
 810efb4:	4632      	mov	r2, r6
 810efb6:	463b      	mov	r3, r7
 810efb8:	f7f1 fbb6 	bl	8100728 <__aeabi_dmul>
 810efbc:	a326      	add	r3, pc, #152	@ (adr r3, 810f058 <__ieee754_asin+0x320>)
 810efbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810efc2:	f7f1 f9f9 	bl	81003b8 <__aeabi_dsub>
 810efc6:	4632      	mov	r2, r6
 810efc8:	463b      	mov	r3, r7
 810efca:	f7f1 fbad 	bl	8100728 <__aeabi_dmul>
 810efce:	4b26      	ldr	r3, [pc, #152]	@ (810f068 <__ieee754_asin+0x330>)
 810efd0:	2200      	movs	r2, #0
 810efd2:	f7f1 f9f3 	bl	81003bc <__adddf3>
 810efd6:	4602      	mov	r2, r0
 810efd8:	460b      	mov	r3, r1
 810efda:	4640      	mov	r0, r8
 810efdc:	4649      	mov	r1, r9
 810efde:	f7f1 fccd 	bl	810097c <__aeabi_ddiv>
 810efe2:	4622      	mov	r2, r4
 810efe4:	462b      	mov	r3, r5
 810efe6:	f7f1 fb9f 	bl	8100728 <__aeabi_dmul>
 810efea:	4602      	mov	r2, r0
 810efec:	460b      	mov	r3, r1
 810efee:	4620      	mov	r0, r4
 810eff0:	4629      	mov	r1, r5
 810eff2:	e6c6      	b.n	810ed82 <__ieee754_asin+0x4a>
 810eff4:	f3af 8000 	nop.w
 810eff8:	54442d18 	.word	0x54442d18
 810effc:	3ff921fb 	.word	0x3ff921fb
 810f000:	33145c07 	.word	0x33145c07
 810f004:	3c91a626 	.word	0x3c91a626
 810f008:	8800759c 	.word	0x8800759c
 810f00c:	7e37e43c 	.word	0x7e37e43c
 810f010:	0dfdf709 	.word	0x0dfdf709
 810f014:	3f023de1 	.word	0x3f023de1
 810f018:	7501b288 	.word	0x7501b288
 810f01c:	3f49efe0 	.word	0x3f49efe0
 810f020:	b5688f3b 	.word	0xb5688f3b
 810f024:	3fa48228 	.word	0x3fa48228
 810f028:	0e884455 	.word	0x0e884455
 810f02c:	3fc9c155 	.word	0x3fc9c155
 810f030:	03eb6f7d 	.word	0x03eb6f7d
 810f034:	3fd4d612 	.word	0x3fd4d612
 810f038:	55555555 	.word	0x55555555
 810f03c:	3fc55555 	.word	0x3fc55555
 810f040:	b12e9282 	.word	0xb12e9282
 810f044:	3fb3b8c5 	.word	0x3fb3b8c5
 810f048:	1b8d0159 	.word	0x1b8d0159
 810f04c:	3fe6066c 	.word	0x3fe6066c
 810f050:	9c598ac8 	.word	0x9c598ac8
 810f054:	40002ae5 	.word	0x40002ae5
 810f058:	1c8a2d4b 	.word	0x1c8a2d4b
 810f05c:	40033a27 	.word	0x40033a27
 810f060:	3fefffff 	.word	0x3fefffff
 810f064:	3fdfffff 	.word	0x3fdfffff
 810f068:	3ff00000 	.word	0x3ff00000
 810f06c:	3fe00000 	.word	0x3fe00000
 810f070:	3fef3332 	.word	0x3fef3332
 810f074:	4652      	mov	r2, sl
 810f076:	465b      	mov	r3, fp
 810f078:	4650      	mov	r0, sl
 810f07a:	4659      	mov	r1, fp
 810f07c:	f7f1 f99e 	bl	81003bc <__adddf3>
 810f080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810f084:	4606      	mov	r6, r0
 810f086:	460f      	mov	r7, r1
 810f088:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810f08c:	f7f1 fc76 	bl	810097c <__aeabi_ddiv>
 810f090:	4602      	mov	r2, r0
 810f092:	460b      	mov	r3, r1
 810f094:	4630      	mov	r0, r6
 810f096:	4639      	mov	r1, r7
 810f098:	f7f1 fb46 	bl	8100728 <__aeabi_dmul>
 810f09c:	f04f 0800 	mov.w	r8, #0
 810f0a0:	4606      	mov	r6, r0
 810f0a2:	460f      	mov	r7, r1
 810f0a4:	4642      	mov	r2, r8
 810f0a6:	465b      	mov	r3, fp
 810f0a8:	4640      	mov	r0, r8
 810f0aa:	4659      	mov	r1, fp
 810f0ac:	f7f1 fb3c 	bl	8100728 <__aeabi_dmul>
 810f0b0:	4602      	mov	r2, r0
 810f0b2:	460b      	mov	r3, r1
 810f0b4:	4620      	mov	r0, r4
 810f0b6:	4629      	mov	r1, r5
 810f0b8:	f7f1 f97e 	bl	81003b8 <__aeabi_dsub>
 810f0bc:	4642      	mov	r2, r8
 810f0be:	4604      	mov	r4, r0
 810f0c0:	460d      	mov	r5, r1
 810f0c2:	465b      	mov	r3, fp
 810f0c4:	4650      	mov	r0, sl
 810f0c6:	4659      	mov	r1, fp
 810f0c8:	f7f1 f978 	bl	81003bc <__adddf3>
 810f0cc:	4602      	mov	r2, r0
 810f0ce:	460b      	mov	r3, r1
 810f0d0:	4620      	mov	r0, r4
 810f0d2:	4629      	mov	r1, r5
 810f0d4:	f7f1 fc52 	bl	810097c <__aeabi_ddiv>
 810f0d8:	4602      	mov	r2, r0
 810f0da:	460b      	mov	r3, r1
 810f0dc:	f7f1 f96e 	bl	81003bc <__adddf3>
 810f0e0:	4602      	mov	r2, r0
 810f0e2:	460b      	mov	r3, r1
 810f0e4:	a112      	add	r1, pc, #72	@ (adr r1, 810f130 <__ieee754_asin+0x3f8>)
 810f0e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f0ea:	f7f1 f965 	bl	81003b8 <__aeabi_dsub>
 810f0ee:	4602      	mov	r2, r0
 810f0f0:	460b      	mov	r3, r1
 810f0f2:	4630      	mov	r0, r6
 810f0f4:	4639      	mov	r1, r7
 810f0f6:	f7f1 f95f 	bl	81003b8 <__aeabi_dsub>
 810f0fa:	4642      	mov	r2, r8
 810f0fc:	4604      	mov	r4, r0
 810f0fe:	460d      	mov	r5, r1
 810f100:	465b      	mov	r3, fp
 810f102:	4640      	mov	r0, r8
 810f104:	4659      	mov	r1, fp
 810f106:	f7f1 f959 	bl	81003bc <__adddf3>
 810f10a:	4602      	mov	r2, r0
 810f10c:	460b      	mov	r3, r1
 810f10e:	a10a      	add	r1, pc, #40	@ (adr r1, 810f138 <__ieee754_asin+0x400>)
 810f110:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f114:	f7f1 f950 	bl	81003b8 <__aeabi_dsub>
 810f118:	4602      	mov	r2, r0
 810f11a:	460b      	mov	r3, r1
 810f11c:	4620      	mov	r0, r4
 810f11e:	4629      	mov	r1, r5
 810f120:	f7f1 f94a 	bl	81003b8 <__aeabi_dsub>
 810f124:	4602      	mov	r2, r0
 810f126:	460b      	mov	r3, r1
 810f128:	a103      	add	r1, pc, #12	@ (adr r1, 810f138 <__ieee754_asin+0x400>)
 810f12a:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f12e:	e6e2      	b.n	810eef6 <__ieee754_asin+0x1be>
 810f130:	33145c07 	.word	0x33145c07
 810f134:	3c91a626 	.word	0x3c91a626
 810f138:	54442d18 	.word	0x54442d18
 810f13c:	3fe921fb 	.word	0x3fe921fb

0810f140 <__ieee754_atan2>:
 810f140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810f144:	ec57 6b11 	vmov	r6, r7, d1
 810f148:	4273      	negs	r3, r6
 810f14a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 810f2c8 <__ieee754_atan2+0x188>
 810f14e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 810f152:	4333      	orrs	r3, r6
 810f154:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 810f158:	4543      	cmp	r3, r8
 810f15a:	ec51 0b10 	vmov	r0, r1, d0
 810f15e:	4635      	mov	r5, r6
 810f160:	d809      	bhi.n	810f176 <__ieee754_atan2+0x36>
 810f162:	4244      	negs	r4, r0
 810f164:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 810f168:	4304      	orrs	r4, r0
 810f16a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 810f16e:	4544      	cmp	r4, r8
 810f170:	468e      	mov	lr, r1
 810f172:	4681      	mov	r9, r0
 810f174:	d907      	bls.n	810f186 <__ieee754_atan2+0x46>
 810f176:	4632      	mov	r2, r6
 810f178:	463b      	mov	r3, r7
 810f17a:	f7f1 f91f 	bl	81003bc <__adddf3>
 810f17e:	ec41 0b10 	vmov	d0, r0, r1
 810f182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810f186:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 810f18a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 810f18e:	4334      	orrs	r4, r6
 810f190:	d103      	bne.n	810f19a <__ieee754_atan2+0x5a>
 810f192:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810f196:	f000 b89b 	b.w	810f2d0 <atan>
 810f19a:	17bc      	asrs	r4, r7, #30
 810f19c:	f004 0402 	and.w	r4, r4, #2
 810f1a0:	ea53 0909 	orrs.w	r9, r3, r9
 810f1a4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 810f1a8:	d107      	bne.n	810f1ba <__ieee754_atan2+0x7a>
 810f1aa:	2c02      	cmp	r4, #2
 810f1ac:	d05f      	beq.n	810f26e <__ieee754_atan2+0x12e>
 810f1ae:	2c03      	cmp	r4, #3
 810f1b0:	d1e5      	bne.n	810f17e <__ieee754_atan2+0x3e>
 810f1b2:	a141      	add	r1, pc, #260	@ (adr r1, 810f2b8 <__ieee754_atan2+0x178>)
 810f1b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f1b8:	e7e1      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f1ba:	4315      	orrs	r5, r2
 810f1bc:	d106      	bne.n	810f1cc <__ieee754_atan2+0x8c>
 810f1be:	f1be 0f00 	cmp.w	lr, #0
 810f1c2:	da5f      	bge.n	810f284 <__ieee754_atan2+0x144>
 810f1c4:	a13e      	add	r1, pc, #248	@ (adr r1, 810f2c0 <__ieee754_atan2+0x180>)
 810f1c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f1ca:	e7d8      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f1cc:	4542      	cmp	r2, r8
 810f1ce:	d10f      	bne.n	810f1f0 <__ieee754_atan2+0xb0>
 810f1d0:	4293      	cmp	r3, r2
 810f1d2:	f104 34ff 	add.w	r4, r4, #4294967295
 810f1d6:	d107      	bne.n	810f1e8 <__ieee754_atan2+0xa8>
 810f1d8:	2c02      	cmp	r4, #2
 810f1da:	d84c      	bhi.n	810f276 <__ieee754_atan2+0x136>
 810f1dc:	4b34      	ldr	r3, [pc, #208]	@ (810f2b0 <__ieee754_atan2+0x170>)
 810f1de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810f1e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 810f1e6:	e7ca      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f1e8:	2c02      	cmp	r4, #2
 810f1ea:	d848      	bhi.n	810f27e <__ieee754_atan2+0x13e>
 810f1ec:	4b31      	ldr	r3, [pc, #196]	@ (810f2b4 <__ieee754_atan2+0x174>)
 810f1ee:	e7f6      	b.n	810f1de <__ieee754_atan2+0x9e>
 810f1f0:	4543      	cmp	r3, r8
 810f1f2:	d0e4      	beq.n	810f1be <__ieee754_atan2+0x7e>
 810f1f4:	1a9b      	subs	r3, r3, r2
 810f1f6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 810f1fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 810f1fe:	da1e      	bge.n	810f23e <__ieee754_atan2+0xfe>
 810f200:	2f00      	cmp	r7, #0
 810f202:	da01      	bge.n	810f208 <__ieee754_atan2+0xc8>
 810f204:	323c      	adds	r2, #60	@ 0x3c
 810f206:	db1e      	blt.n	810f246 <__ieee754_atan2+0x106>
 810f208:	4632      	mov	r2, r6
 810f20a:	463b      	mov	r3, r7
 810f20c:	f7f1 fbb6 	bl	810097c <__aeabi_ddiv>
 810f210:	ec41 0b10 	vmov	d0, r0, r1
 810f214:	f7ff fd80 	bl	810ed18 <fabs>
 810f218:	f000 f85a 	bl	810f2d0 <atan>
 810f21c:	ec51 0b10 	vmov	r0, r1, d0
 810f220:	2c01      	cmp	r4, #1
 810f222:	d013      	beq.n	810f24c <__ieee754_atan2+0x10c>
 810f224:	2c02      	cmp	r4, #2
 810f226:	d015      	beq.n	810f254 <__ieee754_atan2+0x114>
 810f228:	2c00      	cmp	r4, #0
 810f22a:	d0a8      	beq.n	810f17e <__ieee754_atan2+0x3e>
 810f22c:	a318      	add	r3, pc, #96	@ (adr r3, 810f290 <__ieee754_atan2+0x150>)
 810f22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f232:	f7f1 f8c1 	bl	81003b8 <__aeabi_dsub>
 810f236:	a318      	add	r3, pc, #96	@ (adr r3, 810f298 <__ieee754_atan2+0x158>)
 810f238:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f23c:	e014      	b.n	810f268 <__ieee754_atan2+0x128>
 810f23e:	a118      	add	r1, pc, #96	@ (adr r1, 810f2a0 <__ieee754_atan2+0x160>)
 810f240:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f244:	e7ec      	b.n	810f220 <__ieee754_atan2+0xe0>
 810f246:	2000      	movs	r0, #0
 810f248:	2100      	movs	r1, #0
 810f24a:	e7e9      	b.n	810f220 <__ieee754_atan2+0xe0>
 810f24c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 810f250:	4619      	mov	r1, r3
 810f252:	e794      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f254:	a30e      	add	r3, pc, #56	@ (adr r3, 810f290 <__ieee754_atan2+0x150>)
 810f256:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f25a:	f7f1 f8ad 	bl	81003b8 <__aeabi_dsub>
 810f25e:	4602      	mov	r2, r0
 810f260:	460b      	mov	r3, r1
 810f262:	a10d      	add	r1, pc, #52	@ (adr r1, 810f298 <__ieee754_atan2+0x158>)
 810f264:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f268:	f7f1 f8a6 	bl	81003b8 <__aeabi_dsub>
 810f26c:	e787      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f26e:	a10a      	add	r1, pc, #40	@ (adr r1, 810f298 <__ieee754_atan2+0x158>)
 810f270:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f274:	e783      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f276:	a10c      	add	r1, pc, #48	@ (adr r1, 810f2a8 <__ieee754_atan2+0x168>)
 810f278:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f27c:	e77f      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f27e:	2000      	movs	r0, #0
 810f280:	2100      	movs	r1, #0
 810f282:	e77c      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f284:	a106      	add	r1, pc, #24	@ (adr r1, 810f2a0 <__ieee754_atan2+0x160>)
 810f286:	e9d1 0100 	ldrd	r0, r1, [r1]
 810f28a:	e778      	b.n	810f17e <__ieee754_atan2+0x3e>
 810f28c:	f3af 8000 	nop.w
 810f290:	33145c07 	.word	0x33145c07
 810f294:	3ca1a626 	.word	0x3ca1a626
 810f298:	54442d18 	.word	0x54442d18
 810f29c:	400921fb 	.word	0x400921fb
 810f2a0:	54442d18 	.word	0x54442d18
 810f2a4:	3ff921fb 	.word	0x3ff921fb
 810f2a8:	54442d18 	.word	0x54442d18
 810f2ac:	3fe921fb 	.word	0x3fe921fb
 810f2b0:	08110270 	.word	0x08110270
 810f2b4:	08110258 	.word	0x08110258
 810f2b8:	54442d18 	.word	0x54442d18
 810f2bc:	c00921fb 	.word	0xc00921fb
 810f2c0:	54442d18 	.word	0x54442d18
 810f2c4:	bff921fb 	.word	0xbff921fb
 810f2c8:	7ff00000 	.word	0x7ff00000
 810f2cc:	00000000 	.word	0x00000000

0810f2d0 <atan>:
 810f2d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810f2d4:	ec55 4b10 	vmov	r4, r5, d0
 810f2d8:	4bbf      	ldr	r3, [pc, #764]	@ (810f5d8 <atan+0x308>)
 810f2da:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 810f2de:	429e      	cmp	r6, r3
 810f2e0:	46ab      	mov	fp, r5
 810f2e2:	d918      	bls.n	810f316 <atan+0x46>
 810f2e4:	4bbd      	ldr	r3, [pc, #756]	@ (810f5dc <atan+0x30c>)
 810f2e6:	429e      	cmp	r6, r3
 810f2e8:	d801      	bhi.n	810f2ee <atan+0x1e>
 810f2ea:	d109      	bne.n	810f300 <atan+0x30>
 810f2ec:	b144      	cbz	r4, 810f300 <atan+0x30>
 810f2ee:	4622      	mov	r2, r4
 810f2f0:	462b      	mov	r3, r5
 810f2f2:	4620      	mov	r0, r4
 810f2f4:	4629      	mov	r1, r5
 810f2f6:	f7f1 f861 	bl	81003bc <__adddf3>
 810f2fa:	4604      	mov	r4, r0
 810f2fc:	460d      	mov	r5, r1
 810f2fe:	e006      	b.n	810f30e <atan+0x3e>
 810f300:	f1bb 0f00 	cmp.w	fp, #0
 810f304:	f340 812b 	ble.w	810f55e <atan+0x28e>
 810f308:	a597      	add	r5, pc, #604	@ (adr r5, 810f568 <atan+0x298>)
 810f30a:	e9d5 4500 	ldrd	r4, r5, [r5]
 810f30e:	ec45 4b10 	vmov	d0, r4, r5
 810f312:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810f316:	4bb2      	ldr	r3, [pc, #712]	@ (810f5e0 <atan+0x310>)
 810f318:	429e      	cmp	r6, r3
 810f31a:	d813      	bhi.n	810f344 <atan+0x74>
 810f31c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 810f320:	429e      	cmp	r6, r3
 810f322:	d80c      	bhi.n	810f33e <atan+0x6e>
 810f324:	a392      	add	r3, pc, #584	@ (adr r3, 810f570 <atan+0x2a0>)
 810f326:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f32a:	4620      	mov	r0, r4
 810f32c:	4629      	mov	r1, r5
 810f32e:	f7f1 f845 	bl	81003bc <__adddf3>
 810f332:	4bac      	ldr	r3, [pc, #688]	@ (810f5e4 <atan+0x314>)
 810f334:	2200      	movs	r2, #0
 810f336:	f7f1 fc87 	bl	8100c48 <__aeabi_dcmpgt>
 810f33a:	2800      	cmp	r0, #0
 810f33c:	d1e7      	bne.n	810f30e <atan+0x3e>
 810f33e:	f04f 3aff 	mov.w	sl, #4294967295
 810f342:	e029      	b.n	810f398 <atan+0xc8>
 810f344:	f7ff fce8 	bl	810ed18 <fabs>
 810f348:	4ba7      	ldr	r3, [pc, #668]	@ (810f5e8 <atan+0x318>)
 810f34a:	429e      	cmp	r6, r3
 810f34c:	ec55 4b10 	vmov	r4, r5, d0
 810f350:	f200 80bc 	bhi.w	810f4cc <atan+0x1fc>
 810f354:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 810f358:	429e      	cmp	r6, r3
 810f35a:	f200 809e 	bhi.w	810f49a <atan+0x1ca>
 810f35e:	4622      	mov	r2, r4
 810f360:	462b      	mov	r3, r5
 810f362:	4620      	mov	r0, r4
 810f364:	4629      	mov	r1, r5
 810f366:	f7f1 f829 	bl	81003bc <__adddf3>
 810f36a:	4b9e      	ldr	r3, [pc, #632]	@ (810f5e4 <atan+0x314>)
 810f36c:	2200      	movs	r2, #0
 810f36e:	f7f1 f823 	bl	81003b8 <__aeabi_dsub>
 810f372:	2200      	movs	r2, #0
 810f374:	4606      	mov	r6, r0
 810f376:	460f      	mov	r7, r1
 810f378:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 810f37c:	4620      	mov	r0, r4
 810f37e:	4629      	mov	r1, r5
 810f380:	f7f1 f81c 	bl	81003bc <__adddf3>
 810f384:	4602      	mov	r2, r0
 810f386:	460b      	mov	r3, r1
 810f388:	4630      	mov	r0, r6
 810f38a:	4639      	mov	r1, r7
 810f38c:	f7f1 faf6 	bl	810097c <__aeabi_ddiv>
 810f390:	f04f 0a00 	mov.w	sl, #0
 810f394:	4604      	mov	r4, r0
 810f396:	460d      	mov	r5, r1
 810f398:	4622      	mov	r2, r4
 810f39a:	462b      	mov	r3, r5
 810f39c:	4620      	mov	r0, r4
 810f39e:	4629      	mov	r1, r5
 810f3a0:	f7f1 f9c2 	bl	8100728 <__aeabi_dmul>
 810f3a4:	4602      	mov	r2, r0
 810f3a6:	460b      	mov	r3, r1
 810f3a8:	4680      	mov	r8, r0
 810f3aa:	4689      	mov	r9, r1
 810f3ac:	f7f1 f9bc 	bl	8100728 <__aeabi_dmul>
 810f3b0:	a371      	add	r3, pc, #452	@ (adr r3, 810f578 <atan+0x2a8>)
 810f3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f3b6:	4606      	mov	r6, r0
 810f3b8:	460f      	mov	r7, r1
 810f3ba:	f7f1 f9b5 	bl	8100728 <__aeabi_dmul>
 810f3be:	a370      	add	r3, pc, #448	@ (adr r3, 810f580 <atan+0x2b0>)
 810f3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f3c4:	f7f0 fffa 	bl	81003bc <__adddf3>
 810f3c8:	4632      	mov	r2, r6
 810f3ca:	463b      	mov	r3, r7
 810f3cc:	f7f1 f9ac 	bl	8100728 <__aeabi_dmul>
 810f3d0:	a36d      	add	r3, pc, #436	@ (adr r3, 810f588 <atan+0x2b8>)
 810f3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f3d6:	f7f0 fff1 	bl	81003bc <__adddf3>
 810f3da:	4632      	mov	r2, r6
 810f3dc:	463b      	mov	r3, r7
 810f3de:	f7f1 f9a3 	bl	8100728 <__aeabi_dmul>
 810f3e2:	a36b      	add	r3, pc, #428	@ (adr r3, 810f590 <atan+0x2c0>)
 810f3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f3e8:	f7f0 ffe8 	bl	81003bc <__adddf3>
 810f3ec:	4632      	mov	r2, r6
 810f3ee:	463b      	mov	r3, r7
 810f3f0:	f7f1 f99a 	bl	8100728 <__aeabi_dmul>
 810f3f4:	a368      	add	r3, pc, #416	@ (adr r3, 810f598 <atan+0x2c8>)
 810f3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f3fa:	f7f0 ffdf 	bl	81003bc <__adddf3>
 810f3fe:	4632      	mov	r2, r6
 810f400:	463b      	mov	r3, r7
 810f402:	f7f1 f991 	bl	8100728 <__aeabi_dmul>
 810f406:	a366      	add	r3, pc, #408	@ (adr r3, 810f5a0 <atan+0x2d0>)
 810f408:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f40c:	f7f0 ffd6 	bl	81003bc <__adddf3>
 810f410:	4642      	mov	r2, r8
 810f412:	464b      	mov	r3, r9
 810f414:	f7f1 f988 	bl	8100728 <__aeabi_dmul>
 810f418:	a363      	add	r3, pc, #396	@ (adr r3, 810f5a8 <atan+0x2d8>)
 810f41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f41e:	4680      	mov	r8, r0
 810f420:	4689      	mov	r9, r1
 810f422:	4630      	mov	r0, r6
 810f424:	4639      	mov	r1, r7
 810f426:	f7f1 f97f 	bl	8100728 <__aeabi_dmul>
 810f42a:	a361      	add	r3, pc, #388	@ (adr r3, 810f5b0 <atan+0x2e0>)
 810f42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f430:	f7f0 ffc2 	bl	81003b8 <__aeabi_dsub>
 810f434:	4632      	mov	r2, r6
 810f436:	463b      	mov	r3, r7
 810f438:	f7f1 f976 	bl	8100728 <__aeabi_dmul>
 810f43c:	a35e      	add	r3, pc, #376	@ (adr r3, 810f5b8 <atan+0x2e8>)
 810f43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f442:	f7f0 ffb9 	bl	81003b8 <__aeabi_dsub>
 810f446:	4632      	mov	r2, r6
 810f448:	463b      	mov	r3, r7
 810f44a:	f7f1 f96d 	bl	8100728 <__aeabi_dmul>
 810f44e:	a35c      	add	r3, pc, #368	@ (adr r3, 810f5c0 <atan+0x2f0>)
 810f450:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f454:	f7f0 ffb0 	bl	81003b8 <__aeabi_dsub>
 810f458:	4632      	mov	r2, r6
 810f45a:	463b      	mov	r3, r7
 810f45c:	f7f1 f964 	bl	8100728 <__aeabi_dmul>
 810f460:	a359      	add	r3, pc, #356	@ (adr r3, 810f5c8 <atan+0x2f8>)
 810f462:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f466:	f7f0 ffa7 	bl	81003b8 <__aeabi_dsub>
 810f46a:	4632      	mov	r2, r6
 810f46c:	463b      	mov	r3, r7
 810f46e:	f7f1 f95b 	bl	8100728 <__aeabi_dmul>
 810f472:	4602      	mov	r2, r0
 810f474:	460b      	mov	r3, r1
 810f476:	4640      	mov	r0, r8
 810f478:	4649      	mov	r1, r9
 810f47a:	f7f0 ff9f 	bl	81003bc <__adddf3>
 810f47e:	4622      	mov	r2, r4
 810f480:	462b      	mov	r3, r5
 810f482:	f7f1 f951 	bl	8100728 <__aeabi_dmul>
 810f486:	f1ba 3fff 	cmp.w	sl, #4294967295
 810f48a:	4602      	mov	r2, r0
 810f48c:	460b      	mov	r3, r1
 810f48e:	d148      	bne.n	810f522 <atan+0x252>
 810f490:	4620      	mov	r0, r4
 810f492:	4629      	mov	r1, r5
 810f494:	f7f0 ff90 	bl	81003b8 <__aeabi_dsub>
 810f498:	e72f      	b.n	810f2fa <atan+0x2a>
 810f49a:	4b52      	ldr	r3, [pc, #328]	@ (810f5e4 <atan+0x314>)
 810f49c:	2200      	movs	r2, #0
 810f49e:	4620      	mov	r0, r4
 810f4a0:	4629      	mov	r1, r5
 810f4a2:	f7f0 ff89 	bl	81003b8 <__aeabi_dsub>
 810f4a6:	4b4f      	ldr	r3, [pc, #316]	@ (810f5e4 <atan+0x314>)
 810f4a8:	4606      	mov	r6, r0
 810f4aa:	460f      	mov	r7, r1
 810f4ac:	2200      	movs	r2, #0
 810f4ae:	4620      	mov	r0, r4
 810f4b0:	4629      	mov	r1, r5
 810f4b2:	f7f0 ff83 	bl	81003bc <__adddf3>
 810f4b6:	4602      	mov	r2, r0
 810f4b8:	460b      	mov	r3, r1
 810f4ba:	4630      	mov	r0, r6
 810f4bc:	4639      	mov	r1, r7
 810f4be:	f7f1 fa5d 	bl	810097c <__aeabi_ddiv>
 810f4c2:	f04f 0a01 	mov.w	sl, #1
 810f4c6:	4604      	mov	r4, r0
 810f4c8:	460d      	mov	r5, r1
 810f4ca:	e765      	b.n	810f398 <atan+0xc8>
 810f4cc:	4b47      	ldr	r3, [pc, #284]	@ (810f5ec <atan+0x31c>)
 810f4ce:	429e      	cmp	r6, r3
 810f4d0:	d21c      	bcs.n	810f50c <atan+0x23c>
 810f4d2:	4b47      	ldr	r3, [pc, #284]	@ (810f5f0 <atan+0x320>)
 810f4d4:	2200      	movs	r2, #0
 810f4d6:	4620      	mov	r0, r4
 810f4d8:	4629      	mov	r1, r5
 810f4da:	f7f0 ff6d 	bl	81003b8 <__aeabi_dsub>
 810f4de:	4b44      	ldr	r3, [pc, #272]	@ (810f5f0 <atan+0x320>)
 810f4e0:	4606      	mov	r6, r0
 810f4e2:	460f      	mov	r7, r1
 810f4e4:	2200      	movs	r2, #0
 810f4e6:	4620      	mov	r0, r4
 810f4e8:	4629      	mov	r1, r5
 810f4ea:	f7f1 f91d 	bl	8100728 <__aeabi_dmul>
 810f4ee:	4b3d      	ldr	r3, [pc, #244]	@ (810f5e4 <atan+0x314>)
 810f4f0:	2200      	movs	r2, #0
 810f4f2:	f7f0 ff63 	bl	81003bc <__adddf3>
 810f4f6:	4602      	mov	r2, r0
 810f4f8:	460b      	mov	r3, r1
 810f4fa:	4630      	mov	r0, r6
 810f4fc:	4639      	mov	r1, r7
 810f4fe:	f7f1 fa3d 	bl	810097c <__aeabi_ddiv>
 810f502:	f04f 0a02 	mov.w	sl, #2
 810f506:	4604      	mov	r4, r0
 810f508:	460d      	mov	r5, r1
 810f50a:	e745      	b.n	810f398 <atan+0xc8>
 810f50c:	4622      	mov	r2, r4
 810f50e:	462b      	mov	r3, r5
 810f510:	4938      	ldr	r1, [pc, #224]	@ (810f5f4 <atan+0x324>)
 810f512:	2000      	movs	r0, #0
 810f514:	f7f1 fa32 	bl	810097c <__aeabi_ddiv>
 810f518:	f04f 0a03 	mov.w	sl, #3
 810f51c:	4604      	mov	r4, r0
 810f51e:	460d      	mov	r5, r1
 810f520:	e73a      	b.n	810f398 <atan+0xc8>
 810f522:	4b35      	ldr	r3, [pc, #212]	@ (810f5f8 <atan+0x328>)
 810f524:	4e35      	ldr	r6, [pc, #212]	@ (810f5fc <atan+0x32c>)
 810f526:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 810f52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810f52e:	f7f0 ff43 	bl	81003b8 <__aeabi_dsub>
 810f532:	4622      	mov	r2, r4
 810f534:	462b      	mov	r3, r5
 810f536:	f7f0 ff3f 	bl	81003b8 <__aeabi_dsub>
 810f53a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 810f53e:	4602      	mov	r2, r0
 810f540:	460b      	mov	r3, r1
 810f542:	e9d6 0100 	ldrd	r0, r1, [r6]
 810f546:	f7f0 ff37 	bl	81003b8 <__aeabi_dsub>
 810f54a:	f1bb 0f00 	cmp.w	fp, #0
 810f54e:	4604      	mov	r4, r0
 810f550:	460d      	mov	r5, r1
 810f552:	f6bf aedc 	bge.w	810f30e <atan+0x3e>
 810f556:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 810f55a:	461d      	mov	r5, r3
 810f55c:	e6d7      	b.n	810f30e <atan+0x3e>
 810f55e:	a51c      	add	r5, pc, #112	@ (adr r5, 810f5d0 <atan+0x300>)
 810f560:	e9d5 4500 	ldrd	r4, r5, [r5]
 810f564:	e6d3      	b.n	810f30e <atan+0x3e>
 810f566:	bf00      	nop
 810f568:	54442d18 	.word	0x54442d18
 810f56c:	3ff921fb 	.word	0x3ff921fb
 810f570:	8800759c 	.word	0x8800759c
 810f574:	7e37e43c 	.word	0x7e37e43c
 810f578:	e322da11 	.word	0xe322da11
 810f57c:	3f90ad3a 	.word	0x3f90ad3a
 810f580:	24760deb 	.word	0x24760deb
 810f584:	3fa97b4b 	.word	0x3fa97b4b
 810f588:	a0d03d51 	.word	0xa0d03d51
 810f58c:	3fb10d66 	.word	0x3fb10d66
 810f590:	c54c206e 	.word	0xc54c206e
 810f594:	3fb745cd 	.word	0x3fb745cd
 810f598:	920083ff 	.word	0x920083ff
 810f59c:	3fc24924 	.word	0x3fc24924
 810f5a0:	5555550d 	.word	0x5555550d
 810f5a4:	3fd55555 	.word	0x3fd55555
 810f5a8:	2c6a6c2f 	.word	0x2c6a6c2f
 810f5ac:	bfa2b444 	.word	0xbfa2b444
 810f5b0:	52defd9a 	.word	0x52defd9a
 810f5b4:	3fadde2d 	.word	0x3fadde2d
 810f5b8:	af749a6d 	.word	0xaf749a6d
 810f5bc:	3fb3b0f2 	.word	0x3fb3b0f2
 810f5c0:	fe231671 	.word	0xfe231671
 810f5c4:	3fbc71c6 	.word	0x3fbc71c6
 810f5c8:	9998ebc4 	.word	0x9998ebc4
 810f5cc:	3fc99999 	.word	0x3fc99999
 810f5d0:	54442d18 	.word	0x54442d18
 810f5d4:	bff921fb 	.word	0xbff921fb
 810f5d8:	440fffff 	.word	0x440fffff
 810f5dc:	7ff00000 	.word	0x7ff00000
 810f5e0:	3fdbffff 	.word	0x3fdbffff
 810f5e4:	3ff00000 	.word	0x3ff00000
 810f5e8:	3ff2ffff 	.word	0x3ff2ffff
 810f5ec:	40038000 	.word	0x40038000
 810f5f0:	3ff80000 	.word	0x3ff80000
 810f5f4:	bff00000 	.word	0xbff00000
 810f5f8:	08110288 	.word	0x08110288
 810f5fc:	081102a8 	.word	0x081102a8

0810f600 <__ieee754_sqrt>:
 810f600:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810f604:	4a68      	ldr	r2, [pc, #416]	@ (810f7a8 <__ieee754_sqrt+0x1a8>)
 810f606:	ec55 4b10 	vmov	r4, r5, d0
 810f60a:	43aa      	bics	r2, r5
 810f60c:	462b      	mov	r3, r5
 810f60e:	4621      	mov	r1, r4
 810f610:	d110      	bne.n	810f634 <__ieee754_sqrt+0x34>
 810f612:	4622      	mov	r2, r4
 810f614:	4620      	mov	r0, r4
 810f616:	4629      	mov	r1, r5
 810f618:	f7f1 f886 	bl	8100728 <__aeabi_dmul>
 810f61c:	4602      	mov	r2, r0
 810f61e:	460b      	mov	r3, r1
 810f620:	4620      	mov	r0, r4
 810f622:	4629      	mov	r1, r5
 810f624:	f7f0 feca 	bl	81003bc <__adddf3>
 810f628:	4604      	mov	r4, r0
 810f62a:	460d      	mov	r5, r1
 810f62c:	ec45 4b10 	vmov	d0, r4, r5
 810f630:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810f634:	2d00      	cmp	r5, #0
 810f636:	dc0e      	bgt.n	810f656 <__ieee754_sqrt+0x56>
 810f638:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 810f63c:	4322      	orrs	r2, r4
 810f63e:	d0f5      	beq.n	810f62c <__ieee754_sqrt+0x2c>
 810f640:	b19d      	cbz	r5, 810f66a <__ieee754_sqrt+0x6a>
 810f642:	4622      	mov	r2, r4
 810f644:	4620      	mov	r0, r4
 810f646:	4629      	mov	r1, r5
 810f648:	f7f0 feb6 	bl	81003b8 <__aeabi_dsub>
 810f64c:	4602      	mov	r2, r0
 810f64e:	460b      	mov	r3, r1
 810f650:	f7f1 f994 	bl	810097c <__aeabi_ddiv>
 810f654:	e7e8      	b.n	810f628 <__ieee754_sqrt+0x28>
 810f656:	152a      	asrs	r2, r5, #20
 810f658:	d115      	bne.n	810f686 <__ieee754_sqrt+0x86>
 810f65a:	2000      	movs	r0, #0
 810f65c:	e009      	b.n	810f672 <__ieee754_sqrt+0x72>
 810f65e:	0acb      	lsrs	r3, r1, #11
 810f660:	3a15      	subs	r2, #21
 810f662:	0549      	lsls	r1, r1, #21
 810f664:	2b00      	cmp	r3, #0
 810f666:	d0fa      	beq.n	810f65e <__ieee754_sqrt+0x5e>
 810f668:	e7f7      	b.n	810f65a <__ieee754_sqrt+0x5a>
 810f66a:	462a      	mov	r2, r5
 810f66c:	e7fa      	b.n	810f664 <__ieee754_sqrt+0x64>
 810f66e:	005b      	lsls	r3, r3, #1
 810f670:	3001      	adds	r0, #1
 810f672:	02dc      	lsls	r4, r3, #11
 810f674:	d5fb      	bpl.n	810f66e <__ieee754_sqrt+0x6e>
 810f676:	1e44      	subs	r4, r0, #1
 810f678:	1b12      	subs	r2, r2, r4
 810f67a:	f1c0 0420 	rsb	r4, r0, #32
 810f67e:	fa21 f404 	lsr.w	r4, r1, r4
 810f682:	4323      	orrs	r3, r4
 810f684:	4081      	lsls	r1, r0
 810f686:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810f68a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 810f68e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810f692:	07d2      	lsls	r2, r2, #31
 810f694:	bf5c      	itt	pl
 810f696:	005b      	lslpl	r3, r3, #1
 810f698:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 810f69c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810f6a0:	bf58      	it	pl
 810f6a2:	0049      	lslpl	r1, r1, #1
 810f6a4:	2600      	movs	r6, #0
 810f6a6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 810f6aa:	106d      	asrs	r5, r5, #1
 810f6ac:	0049      	lsls	r1, r1, #1
 810f6ae:	2016      	movs	r0, #22
 810f6b0:	4632      	mov	r2, r6
 810f6b2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 810f6b6:	1917      	adds	r7, r2, r4
 810f6b8:	429f      	cmp	r7, r3
 810f6ba:	bfde      	ittt	le
 810f6bc:	193a      	addle	r2, r7, r4
 810f6be:	1bdb      	suble	r3, r3, r7
 810f6c0:	1936      	addle	r6, r6, r4
 810f6c2:	0fcf      	lsrs	r7, r1, #31
 810f6c4:	3801      	subs	r0, #1
 810f6c6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 810f6ca:	ea4f 0141 	mov.w	r1, r1, lsl #1
 810f6ce:	ea4f 0454 	mov.w	r4, r4, lsr #1
 810f6d2:	d1f0      	bne.n	810f6b6 <__ieee754_sqrt+0xb6>
 810f6d4:	4604      	mov	r4, r0
 810f6d6:	2720      	movs	r7, #32
 810f6d8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 810f6dc:	429a      	cmp	r2, r3
 810f6de:	eb00 0e0c 	add.w	lr, r0, ip
 810f6e2:	db02      	blt.n	810f6ea <__ieee754_sqrt+0xea>
 810f6e4:	d113      	bne.n	810f70e <__ieee754_sqrt+0x10e>
 810f6e6:	458e      	cmp	lr, r1
 810f6e8:	d811      	bhi.n	810f70e <__ieee754_sqrt+0x10e>
 810f6ea:	f1be 0f00 	cmp.w	lr, #0
 810f6ee:	eb0e 000c 	add.w	r0, lr, ip
 810f6f2:	da42      	bge.n	810f77a <__ieee754_sqrt+0x17a>
 810f6f4:	2800      	cmp	r0, #0
 810f6f6:	db40      	blt.n	810f77a <__ieee754_sqrt+0x17a>
 810f6f8:	f102 0801 	add.w	r8, r2, #1
 810f6fc:	1a9b      	subs	r3, r3, r2
 810f6fe:	458e      	cmp	lr, r1
 810f700:	bf88      	it	hi
 810f702:	f103 33ff 	addhi.w	r3, r3, #4294967295
 810f706:	eba1 010e 	sub.w	r1, r1, lr
 810f70a:	4464      	add	r4, ip
 810f70c:	4642      	mov	r2, r8
 810f70e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 810f712:	3f01      	subs	r7, #1
 810f714:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 810f718:	ea4f 0141 	mov.w	r1, r1, lsl #1
 810f71c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 810f720:	d1dc      	bne.n	810f6dc <__ieee754_sqrt+0xdc>
 810f722:	4319      	orrs	r1, r3
 810f724:	d01b      	beq.n	810f75e <__ieee754_sqrt+0x15e>
 810f726:	f8df a084 	ldr.w	sl, [pc, #132]	@ 810f7ac <__ieee754_sqrt+0x1ac>
 810f72a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 810f7b0 <__ieee754_sqrt+0x1b0>
 810f72e:	e9da 0100 	ldrd	r0, r1, [sl]
 810f732:	e9db 2300 	ldrd	r2, r3, [fp]
 810f736:	f7f0 fe3f 	bl	81003b8 <__aeabi_dsub>
 810f73a:	e9da 8900 	ldrd	r8, r9, [sl]
 810f73e:	4602      	mov	r2, r0
 810f740:	460b      	mov	r3, r1
 810f742:	4640      	mov	r0, r8
 810f744:	4649      	mov	r1, r9
 810f746:	f7f1 fa6b 	bl	8100c20 <__aeabi_dcmple>
 810f74a:	b140      	cbz	r0, 810f75e <__ieee754_sqrt+0x15e>
 810f74c:	f1b4 3fff 	cmp.w	r4, #4294967295
 810f750:	e9da 0100 	ldrd	r0, r1, [sl]
 810f754:	e9db 2300 	ldrd	r2, r3, [fp]
 810f758:	d111      	bne.n	810f77e <__ieee754_sqrt+0x17e>
 810f75a:	3601      	adds	r6, #1
 810f75c:	463c      	mov	r4, r7
 810f75e:	1072      	asrs	r2, r6, #1
 810f760:	0863      	lsrs	r3, r4, #1
 810f762:	07f1      	lsls	r1, r6, #31
 810f764:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 810f768:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 810f76c:	bf48      	it	mi
 810f76e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 810f772:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 810f776:	4618      	mov	r0, r3
 810f778:	e756      	b.n	810f628 <__ieee754_sqrt+0x28>
 810f77a:	4690      	mov	r8, r2
 810f77c:	e7be      	b.n	810f6fc <__ieee754_sqrt+0xfc>
 810f77e:	f7f0 fe1d 	bl	81003bc <__adddf3>
 810f782:	e9da 8900 	ldrd	r8, r9, [sl]
 810f786:	4602      	mov	r2, r0
 810f788:	460b      	mov	r3, r1
 810f78a:	4640      	mov	r0, r8
 810f78c:	4649      	mov	r1, r9
 810f78e:	f7f1 fa3d 	bl	8100c0c <__aeabi_dcmplt>
 810f792:	b120      	cbz	r0, 810f79e <__ieee754_sqrt+0x19e>
 810f794:	1ca0      	adds	r0, r4, #2
 810f796:	bf08      	it	eq
 810f798:	3601      	addeq	r6, #1
 810f79a:	3402      	adds	r4, #2
 810f79c:	e7df      	b.n	810f75e <__ieee754_sqrt+0x15e>
 810f79e:	1c63      	adds	r3, r4, #1
 810f7a0:	f023 0401 	bic.w	r4, r3, #1
 810f7a4:	e7db      	b.n	810f75e <__ieee754_sqrt+0x15e>
 810f7a6:	bf00      	nop
 810f7a8:	7ff00000 	.word	0x7ff00000
 810f7ac:	10000248 	.word	0x10000248
 810f7b0:	10000240 	.word	0x10000240

0810f7b4 <_init>:
 810f7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810f7b6:	bf00      	nop
 810f7b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810f7ba:	bc08      	pop	{r3}
 810f7bc:	469e      	mov	lr, r3
 810f7be:	4770      	bx	lr

0810f7c0 <_fini>:
 810f7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810f7c2:	bf00      	nop
 810f7c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810f7c6:	bc08      	pop	{r3}
 810f7c8:	469e      	mov	lr, r3
 810f7ca:	4770      	bx	lr
