# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../Semesterprojekt/SPI_MASTER_tb.vhd" \

# Do not sort compile order
nosort
