{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720256853852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720256853853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  6 16:07:33 2024 " "Processing started: Sat Jul  6 16:07:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720256853853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720256853853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720256853853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720256854029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720256854029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720256860139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720256860139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_controller " "Elaborating entity \"sdram_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720256860153 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720256860427 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720256860427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_CKE VCC " "Pin \"pin_CKE\" is stuck at VCC" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_CS_N GND " "Pin \"pin_CS_N\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_BA\[0\] GND " "Pin \"pin_BA\[0\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_BA\[1\] GND " "Pin \"pin_BA\[1\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[3\] GND " "Pin \"pin_ADDR\[3\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[4\] GND " "Pin \"pin_ADDR\[4\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[5\] GND " "Pin \"pin_ADDR\[5\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[6\] GND " "Pin \"pin_ADDR\[6\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[7\] GND " "Pin \"pin_ADDR\[7\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[8\] GND " "Pin \"pin_ADDR\[8\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[9\] GND " "Pin \"pin_ADDR\[9\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[10\] GND " "Pin \"pin_ADDR\[10\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[11\] GND " "Pin \"pin_ADDR\[11\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_ADDR\[12\] GND " "Pin \"pin_ADDR\[12\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM_VERILOG/sdram_controller.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720256860453 "|sdram_controller|pin_ADDR[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720256860453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720256860501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720256860823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720256860823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720256860849 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720256860849 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720256860849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720256860849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720256860849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720256860861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  6 16:07:40 2024 " "Processing ended: Sat Jul  6 16:07:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720256860861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720256860861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720256860861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720256860861 ""}
