{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1407472362811 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reversi_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"reversi_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1407472362862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407472362974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407472362974 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1407472363301 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1407472363321 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407472364047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1407472364047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407472364063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6539 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407472364063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6541 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407472364063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6543 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407472364063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6545 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407472364063 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1407472364063 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1407472364067 ""}
{ "Info" "ISTA_SDC_FOUND" "reversi_FPGA.sdc " "Reading SDC File: 'reversi_FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1407472368826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1407472368840 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1407472368852 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1407472368852 "|reversi_FPGA|reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Node: reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1407472368852 "|reversi_FPGA|reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1407472368870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1407472368871 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1407472368872 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1407472368872 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1407472368872 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1407472368872 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1407472368872 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1407472368872 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407472369363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Destination node reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407472369363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " "Destination node reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407472369363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " "Destination node reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out" {  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1441 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407472369363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407472369363 ""}  } { { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 51 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 6530 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407472369363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out  " "Automatically promoted node reversi:U0\|input_rs232c:U_INPUT\|rs232c_rx:RR\|clk_div:div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407472369364 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|Selector0~2 " "Destination node reversi:U0\|input_rs232c:U_INPUT\|Selector0~2" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 45 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 5544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407472369364 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reversi:U0\|input_rs232c:U_INPUT\|dRd~0 " "Destination node reversi:U0\|input_rs232c:U_INPUT\|dRd~0" {  } { { "../reversi/input_rs232c.v" "" { Text "C:/altera/13.0/projects/reversi/input_rs232c.v" 21 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|dRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 5958 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407472369364 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407472369364 ""}  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_rx:RR|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1441 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407472369364 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out  " "Automatically promoted node reversi:U0\|input_rs232c:U_INPUT\|rs232c_tx:RT\|clk_div:div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407472369364 ""}  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|input_rs232c:U_INPUT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407472369364 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out  " "Automatically promoted node reversi:U0\|print_rs232c:U_PRINT\|rs232c_tx:RT\|clk_div:div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407472369364 ""}  } { { "../rs232c_rx/clk_div.v" "" { Text "C:/altera/13.0/projects/rs232c_rx/clk_div.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reversi:U0|print_rs232c:U_PRINT|rs232c_tx:RT|clk_div:div|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407472369364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1407472370703 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1407472370708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1407472370708 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407472370714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407472370719 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1407472370724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1407472370725 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1407472370729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1407472370921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1407472370926 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1407472370926 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407472371089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1407472378323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407472381065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1407472381118 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1407472386026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407472386026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1407472387673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1407472395918 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1407472395918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407472397888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1407472397894 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1407472397894 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1407472397894 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.51 " "Total time spent on timing analysis during the Fitter is 2.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1407472398070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407472398170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407472399659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407472399755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407472401209 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407472402636 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 52 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 53 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 78 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 51 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 56 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 79 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407472405612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1407472405612 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "reversi_FPGA.v" "" { Text "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.v" 70 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projects/reversi_FPGA/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1407472405615 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1407472405615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.fit.smsg " "Generated suppressed messages file C:/altera/13.0/projects/reversi_FPGA/reversi_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1407472406250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407472407803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 08 13:33:27 2014 " "Processing ended: Fri Aug 08 13:33:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407472407803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407472407803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407472407803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1407472407803 ""}
