clk_wiz_0_sim_netlist.v,verilog,xil_defaultlib,../../../../Lab4_5_ELEC3500.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,incdir="../../../../Lab4_5_ELEC3500.gen/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
