
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add.v
# synth_design -part xc7z020clg484-3 -top f3m_add -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_add -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65210 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.996 ; gain = 68.895 ; free physical = 252870 ; free virtual = 314223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add.v:17]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add.v:27]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add.v:27]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add.v:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.762 ; gain = 114.660 ; free physical = 252846 ; free virtual = 314216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.762 ; gain = 114.660 ; free physical = 252848 ; free virtual = 314218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.758 ; gain = 122.656 ; free physical = 252848 ; free virtual = 314218
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.773 ; gain = 139.672 ; free physical = 252646 ; free virtual = 314017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1860.367 ; gain = 428.266 ; free physical = 253712 ; free virtual = 315064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1860.371 ; gain = 428.270 ; free physical = 253586 ; free virtual = 314937
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1861.375 ; gain = 429.273 ; free physical = 253475 ; free virtual = 314826
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253467 ; free virtual = 314817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253467 ; free virtual = 314816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253518 ; free virtual = 314868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253531 ; free virtual = 314881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253564 ; free virtual = 314914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253587 ; free virtual = 314936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |  1186|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |  1186|
|2     |  \aa[0].aa    |f3_add     |     2|
|3     |  \aa[100].aa  |f3_add_0   |     2|
|4     |  \aa[101].aa  |f3_add_1   |     2|
|5     |  \aa[102].aa  |f3_add_2   |     2|
|6     |  \aa[103].aa  |f3_add_3   |     2|
|7     |  \aa[104].aa  |f3_add_4   |     2|
|8     |  \aa[105].aa  |f3_add_5   |     2|
|9     |  \aa[106].aa  |f3_add_6   |     2|
|10    |  \aa[107].aa  |f3_add_7   |     2|
|11    |  \aa[108].aa  |f3_add_8   |     2|
|12    |  \aa[109].aa  |f3_add_9   |     2|
|13    |  \aa[10].aa   |f3_add_10  |     2|
|14    |  \aa[110].aa  |f3_add_11  |     2|
|15    |  \aa[111].aa  |f3_add_12  |     2|
|16    |  \aa[112].aa  |f3_add_13  |     2|
|17    |  \aa[113].aa  |f3_add_14  |     2|
|18    |  \aa[114].aa  |f3_add_15  |     2|
|19    |  \aa[115].aa  |f3_add_16  |     2|
|20    |  \aa[116].aa  |f3_add_17  |     2|
|21    |  \aa[117].aa  |f3_add_18  |     2|
|22    |  \aa[118].aa  |f3_add_19  |     2|
|23    |  \aa[119].aa  |f3_add_20  |     2|
|24    |  \aa[11].aa   |f3_add_21  |     2|
|25    |  \aa[120].aa  |f3_add_22  |     2|
|26    |  \aa[121].aa  |f3_add_23  |     2|
|27    |  \aa[122].aa  |f3_add_24  |     2|
|28    |  \aa[123].aa  |f3_add_25  |     2|
|29    |  \aa[124].aa  |f3_add_26  |     2|
|30    |  \aa[125].aa  |f3_add_27  |     2|
|31    |  \aa[126].aa  |f3_add_28  |     2|
|32    |  \aa[127].aa  |f3_add_29  |     2|
|33    |  \aa[128].aa  |f3_add_30  |     2|
|34    |  \aa[129].aa  |f3_add_31  |     2|
|35    |  \aa[12].aa   |f3_add_32  |     2|
|36    |  \aa[130].aa  |f3_add_33  |     2|
|37    |  \aa[131].aa  |f3_add_34  |     2|
|38    |  \aa[132].aa  |f3_add_35  |     2|
|39    |  \aa[133].aa  |f3_add_36  |     2|
|40    |  \aa[134].aa  |f3_add_37  |     2|
|41    |  \aa[135].aa  |f3_add_38  |     2|
|42    |  \aa[136].aa  |f3_add_39  |     2|
|43    |  \aa[137].aa  |f3_add_40  |     2|
|44    |  \aa[138].aa  |f3_add_41  |     2|
|45    |  \aa[139].aa  |f3_add_42  |     2|
|46    |  \aa[13].aa   |f3_add_43  |     2|
|47    |  \aa[140].aa  |f3_add_44  |     2|
|48    |  \aa[141].aa  |f3_add_45  |     2|
|49    |  \aa[142].aa  |f3_add_46  |     2|
|50    |  \aa[143].aa  |f3_add_47  |     2|
|51    |  \aa[144].aa  |f3_add_48  |     2|
|52    |  \aa[145].aa  |f3_add_49  |     2|
|53    |  \aa[146].aa  |f3_add_50  |     2|
|54    |  \aa[147].aa  |f3_add_51  |     2|
|55    |  \aa[148].aa  |f3_add_52  |     2|
|56    |  \aa[149].aa  |f3_add_53  |     2|
|57    |  \aa[14].aa   |f3_add_54  |     2|
|58    |  \aa[150].aa  |f3_add_55  |     2|
|59    |  \aa[151].aa  |f3_add_56  |     2|
|60    |  \aa[152].aa  |f3_add_57  |     2|
|61    |  \aa[153].aa  |f3_add_58  |     2|
|62    |  \aa[154].aa  |f3_add_59  |     2|
|63    |  \aa[155].aa  |f3_add_60  |     2|
|64    |  \aa[156].aa  |f3_add_61  |     2|
|65    |  \aa[157].aa  |f3_add_62  |     2|
|66    |  \aa[158].aa  |f3_add_63  |     2|
|67    |  \aa[159].aa  |f3_add_64  |     2|
|68    |  \aa[15].aa   |f3_add_65  |     2|
|69    |  \aa[160].aa  |f3_add_66  |     2|
|70    |  \aa[161].aa  |f3_add_67  |     2|
|71    |  \aa[162].aa  |f3_add_68  |     2|
|72    |  \aa[163].aa  |f3_add_69  |     2|
|73    |  \aa[164].aa  |f3_add_70  |     2|
|74    |  \aa[165].aa  |f3_add_71  |     2|
|75    |  \aa[166].aa  |f3_add_72  |     2|
|76    |  \aa[167].aa  |f3_add_73  |     2|
|77    |  \aa[168].aa  |f3_add_74  |     2|
|78    |  \aa[169].aa  |f3_add_75  |     2|
|79    |  \aa[16].aa   |f3_add_76  |     2|
|80    |  \aa[170].aa  |f3_add_77  |     2|
|81    |  \aa[171].aa  |f3_add_78  |     2|
|82    |  \aa[172].aa  |f3_add_79  |     2|
|83    |  \aa[173].aa  |f3_add_80  |     2|
|84    |  \aa[174].aa  |f3_add_81  |     2|
|85    |  \aa[175].aa  |f3_add_82  |     2|
|86    |  \aa[176].aa  |f3_add_83  |     2|
|87    |  \aa[177].aa  |f3_add_84  |     2|
|88    |  \aa[178].aa  |f3_add_85  |     2|
|89    |  \aa[179].aa  |f3_add_86  |     2|
|90    |  \aa[17].aa   |f3_add_87  |     2|
|91    |  \aa[180].aa  |f3_add_88  |     2|
|92    |  \aa[181].aa  |f3_add_89  |     2|
|93    |  \aa[182].aa  |f3_add_90  |     2|
|94    |  \aa[183].aa  |f3_add_91  |     2|
|95    |  \aa[184].aa  |f3_add_92  |     2|
|96    |  \aa[185].aa  |f3_add_93  |     2|
|97    |  \aa[186].aa  |f3_add_94  |     2|
|98    |  \aa[187].aa  |f3_add_95  |     2|
|99    |  \aa[188].aa  |f3_add_96  |     2|
|100   |  \aa[189].aa  |f3_add_97  |     2|
|101   |  \aa[18].aa   |f3_add_98  |     2|
|102   |  \aa[190].aa  |f3_add_99  |     2|
|103   |  \aa[191].aa  |f3_add_100 |     2|
|104   |  \aa[192].aa  |f3_add_101 |     2|
|105   |  \aa[193].aa  |f3_add_102 |     2|
|106   |  \aa[194].aa  |f3_add_103 |     2|
|107   |  \aa[195].aa  |f3_add_104 |     2|
|108   |  \aa[196].aa  |f3_add_105 |     2|
|109   |  \aa[197].aa  |f3_add_106 |     2|
|110   |  \aa[198].aa  |f3_add_107 |     2|
|111   |  \aa[199].aa  |f3_add_108 |     2|
|112   |  \aa[19].aa   |f3_add_109 |     2|
|113   |  \aa[1].aa    |f3_add_110 |     2|
|114   |  \aa[200].aa  |f3_add_111 |     2|
|115   |  \aa[201].aa  |f3_add_112 |     2|
|116   |  \aa[202].aa  |f3_add_113 |     2|
|117   |  \aa[203].aa  |f3_add_114 |     2|
|118   |  \aa[204].aa  |f3_add_115 |     2|
|119   |  \aa[205].aa  |f3_add_116 |     2|
|120   |  \aa[206].aa  |f3_add_117 |     2|
|121   |  \aa[207].aa  |f3_add_118 |     2|
|122   |  \aa[208].aa  |f3_add_119 |     2|
|123   |  \aa[209].aa  |f3_add_120 |     2|
|124   |  \aa[20].aa   |f3_add_121 |     2|
|125   |  \aa[210].aa  |f3_add_122 |     2|
|126   |  \aa[211].aa  |f3_add_123 |     2|
|127   |  \aa[212].aa  |f3_add_124 |     2|
|128   |  \aa[213].aa  |f3_add_125 |     2|
|129   |  \aa[214].aa  |f3_add_126 |     2|
|130   |  \aa[215].aa  |f3_add_127 |     2|
|131   |  \aa[216].aa  |f3_add_128 |     2|
|132   |  \aa[217].aa  |f3_add_129 |     2|
|133   |  \aa[218].aa  |f3_add_130 |     2|
|134   |  \aa[219].aa  |f3_add_131 |     2|
|135   |  \aa[21].aa   |f3_add_132 |     2|
|136   |  \aa[220].aa  |f3_add_133 |     2|
|137   |  \aa[221].aa  |f3_add_134 |     2|
|138   |  \aa[222].aa  |f3_add_135 |     2|
|139   |  \aa[223].aa  |f3_add_136 |     2|
|140   |  \aa[224].aa  |f3_add_137 |     2|
|141   |  \aa[225].aa  |f3_add_138 |     2|
|142   |  \aa[226].aa  |f3_add_139 |     2|
|143   |  \aa[227].aa  |f3_add_140 |     2|
|144   |  \aa[228].aa  |f3_add_141 |     2|
|145   |  \aa[229].aa  |f3_add_142 |     2|
|146   |  \aa[22].aa   |f3_add_143 |     2|
|147   |  \aa[230].aa  |f3_add_144 |     2|
|148   |  \aa[231].aa  |f3_add_145 |     2|
|149   |  \aa[232].aa  |f3_add_146 |     2|
|150   |  \aa[233].aa  |f3_add_147 |     2|
|151   |  \aa[234].aa  |f3_add_148 |     2|
|152   |  \aa[235].aa  |f3_add_149 |     2|
|153   |  \aa[236].aa  |f3_add_150 |     2|
|154   |  \aa[237].aa  |f3_add_151 |     2|
|155   |  \aa[238].aa  |f3_add_152 |     2|
|156   |  \aa[239].aa  |f3_add_153 |     2|
|157   |  \aa[23].aa   |f3_add_154 |     2|
|158   |  \aa[240].aa  |f3_add_155 |     2|
|159   |  \aa[241].aa  |f3_add_156 |     2|
|160   |  \aa[242].aa  |f3_add_157 |     2|
|161   |  \aa[243].aa  |f3_add_158 |     2|
|162   |  \aa[244].aa  |f3_add_159 |     2|
|163   |  \aa[245].aa  |f3_add_160 |     2|
|164   |  \aa[246].aa  |f3_add_161 |     2|
|165   |  \aa[247].aa  |f3_add_162 |     2|
|166   |  \aa[248].aa  |f3_add_163 |     2|
|167   |  \aa[249].aa  |f3_add_164 |     2|
|168   |  \aa[24].aa   |f3_add_165 |     2|
|169   |  \aa[250].aa  |f3_add_166 |     2|
|170   |  \aa[251].aa  |f3_add_167 |     2|
|171   |  \aa[252].aa  |f3_add_168 |     2|
|172   |  \aa[253].aa  |f3_add_169 |     2|
|173   |  \aa[254].aa  |f3_add_170 |     2|
|174   |  \aa[255].aa  |f3_add_171 |     2|
|175   |  \aa[256].aa  |f3_add_172 |     2|
|176   |  \aa[257].aa  |f3_add_173 |     2|
|177   |  \aa[258].aa  |f3_add_174 |     2|
|178   |  \aa[259].aa  |f3_add_175 |     2|
|179   |  \aa[25].aa   |f3_add_176 |     2|
|180   |  \aa[260].aa  |f3_add_177 |     2|
|181   |  \aa[261].aa  |f3_add_178 |     2|
|182   |  \aa[262].aa  |f3_add_179 |     2|
|183   |  \aa[263].aa  |f3_add_180 |     2|
|184   |  \aa[264].aa  |f3_add_181 |     2|
|185   |  \aa[265].aa  |f3_add_182 |     2|
|186   |  \aa[266].aa  |f3_add_183 |     2|
|187   |  \aa[267].aa  |f3_add_184 |     2|
|188   |  \aa[268].aa  |f3_add_185 |     2|
|189   |  \aa[269].aa  |f3_add_186 |     2|
|190   |  \aa[26].aa   |f3_add_187 |     2|
|191   |  \aa[270].aa  |f3_add_188 |     2|
|192   |  \aa[271].aa  |f3_add_189 |     2|
|193   |  \aa[272].aa  |f3_add_190 |     2|
|194   |  \aa[273].aa  |f3_add_191 |     2|
|195   |  \aa[274].aa  |f3_add_192 |     2|
|196   |  \aa[275].aa  |f3_add_193 |     2|
|197   |  \aa[276].aa  |f3_add_194 |     2|
|198   |  \aa[277].aa  |f3_add_195 |     2|
|199   |  \aa[278].aa  |f3_add_196 |     2|
|200   |  \aa[279].aa  |f3_add_197 |     2|
|201   |  \aa[27].aa   |f3_add_198 |     2|
|202   |  \aa[280].aa  |f3_add_199 |     2|
|203   |  \aa[281].aa  |f3_add_200 |     2|
|204   |  \aa[282].aa  |f3_add_201 |     2|
|205   |  \aa[283].aa  |f3_add_202 |     2|
|206   |  \aa[284].aa  |f3_add_203 |     2|
|207   |  \aa[285].aa  |f3_add_204 |     2|
|208   |  \aa[286].aa  |f3_add_205 |     2|
|209   |  \aa[287].aa  |f3_add_206 |     2|
|210   |  \aa[288].aa  |f3_add_207 |     2|
|211   |  \aa[289].aa  |f3_add_208 |     2|
|212   |  \aa[28].aa   |f3_add_209 |     2|
|213   |  \aa[290].aa  |f3_add_210 |     2|
|214   |  \aa[291].aa  |f3_add_211 |     2|
|215   |  \aa[292].aa  |f3_add_212 |     2|
|216   |  \aa[293].aa  |f3_add_213 |     2|
|217   |  \aa[294].aa  |f3_add_214 |     2|
|218   |  \aa[295].aa  |f3_add_215 |     2|
|219   |  \aa[296].aa  |f3_add_216 |     2|
|220   |  \aa[297].aa  |f3_add_217 |     2|
|221   |  \aa[298].aa  |f3_add_218 |     2|
|222   |  \aa[299].aa  |f3_add_219 |     2|
|223   |  \aa[29].aa   |f3_add_220 |     2|
|224   |  \aa[2].aa    |f3_add_221 |     2|
|225   |  \aa[300].aa  |f3_add_222 |     2|
|226   |  \aa[301].aa  |f3_add_223 |     2|
|227   |  \aa[302].aa  |f3_add_224 |     2|
|228   |  \aa[303].aa  |f3_add_225 |     2|
|229   |  \aa[304].aa  |f3_add_226 |     2|
|230   |  \aa[305].aa  |f3_add_227 |     2|
|231   |  \aa[306].aa  |f3_add_228 |     2|
|232   |  \aa[307].aa  |f3_add_229 |     2|
|233   |  \aa[308].aa  |f3_add_230 |     2|
|234   |  \aa[309].aa  |f3_add_231 |     2|
|235   |  \aa[30].aa   |f3_add_232 |     2|
|236   |  \aa[310].aa  |f3_add_233 |     2|
|237   |  \aa[311].aa  |f3_add_234 |     2|
|238   |  \aa[312].aa  |f3_add_235 |     2|
|239   |  \aa[313].aa  |f3_add_236 |     2|
|240   |  \aa[314].aa  |f3_add_237 |     2|
|241   |  \aa[315].aa  |f3_add_238 |     2|
|242   |  \aa[316].aa  |f3_add_239 |     2|
|243   |  \aa[317].aa  |f3_add_240 |     2|
|244   |  \aa[318].aa  |f3_add_241 |     2|
|245   |  \aa[319].aa  |f3_add_242 |     2|
|246   |  \aa[31].aa   |f3_add_243 |     2|
|247   |  \aa[320].aa  |f3_add_244 |     2|
|248   |  \aa[321].aa  |f3_add_245 |     2|
|249   |  \aa[322].aa  |f3_add_246 |     2|
|250   |  \aa[323].aa  |f3_add_247 |     2|
|251   |  \aa[324].aa  |f3_add_248 |     2|
|252   |  \aa[325].aa  |f3_add_249 |     2|
|253   |  \aa[326].aa  |f3_add_250 |     2|
|254   |  \aa[327].aa  |f3_add_251 |     2|
|255   |  \aa[328].aa  |f3_add_252 |     2|
|256   |  \aa[329].aa  |f3_add_253 |     2|
|257   |  \aa[32].aa   |f3_add_254 |     2|
|258   |  \aa[330].aa  |f3_add_255 |     2|
|259   |  \aa[331].aa  |f3_add_256 |     2|
|260   |  \aa[332].aa  |f3_add_257 |     2|
|261   |  \aa[333].aa  |f3_add_258 |     2|
|262   |  \aa[334].aa  |f3_add_259 |     2|
|263   |  \aa[335].aa  |f3_add_260 |     2|
|264   |  \aa[336].aa  |f3_add_261 |     2|
|265   |  \aa[337].aa  |f3_add_262 |     2|
|266   |  \aa[338].aa  |f3_add_263 |     2|
|267   |  \aa[339].aa  |f3_add_264 |     2|
|268   |  \aa[33].aa   |f3_add_265 |     2|
|269   |  \aa[340].aa  |f3_add_266 |     2|
|270   |  \aa[341].aa  |f3_add_267 |     2|
|271   |  \aa[342].aa  |f3_add_268 |     2|
|272   |  \aa[343].aa  |f3_add_269 |     2|
|273   |  \aa[344].aa  |f3_add_270 |     2|
|274   |  \aa[345].aa  |f3_add_271 |     2|
|275   |  \aa[346].aa  |f3_add_272 |     2|
|276   |  \aa[347].aa  |f3_add_273 |     2|
|277   |  \aa[348].aa  |f3_add_274 |     2|
|278   |  \aa[349].aa  |f3_add_275 |     2|
|279   |  \aa[34].aa   |f3_add_276 |     2|
|280   |  \aa[350].aa  |f3_add_277 |     2|
|281   |  \aa[351].aa  |f3_add_278 |     2|
|282   |  \aa[352].aa  |f3_add_279 |     2|
|283   |  \aa[353].aa  |f3_add_280 |     2|
|284   |  \aa[354].aa  |f3_add_281 |     2|
|285   |  \aa[355].aa  |f3_add_282 |     2|
|286   |  \aa[356].aa  |f3_add_283 |     2|
|287   |  \aa[357].aa  |f3_add_284 |     2|
|288   |  \aa[358].aa  |f3_add_285 |     2|
|289   |  \aa[359].aa  |f3_add_286 |     2|
|290   |  \aa[35].aa   |f3_add_287 |     2|
|291   |  \aa[360].aa  |f3_add_288 |     2|
|292   |  \aa[361].aa  |f3_add_289 |     2|
|293   |  \aa[362].aa  |f3_add_290 |     2|
|294   |  \aa[363].aa  |f3_add_291 |     2|
|295   |  \aa[364].aa  |f3_add_292 |     2|
|296   |  \aa[365].aa  |f3_add_293 |     2|
|297   |  \aa[366].aa  |f3_add_294 |     2|
|298   |  \aa[367].aa  |f3_add_295 |     2|
|299   |  \aa[368].aa  |f3_add_296 |     2|
|300   |  \aa[369].aa  |f3_add_297 |     2|
|301   |  \aa[36].aa   |f3_add_298 |     2|
|302   |  \aa[370].aa  |f3_add_299 |     2|
|303   |  \aa[371].aa  |f3_add_300 |     2|
|304   |  \aa[372].aa  |f3_add_301 |     2|
|305   |  \aa[373].aa  |f3_add_302 |     2|
|306   |  \aa[374].aa  |f3_add_303 |     2|
|307   |  \aa[375].aa  |f3_add_304 |     2|
|308   |  \aa[376].aa  |f3_add_305 |     2|
|309   |  \aa[377].aa  |f3_add_306 |     2|
|310   |  \aa[378].aa  |f3_add_307 |     2|
|311   |  \aa[379].aa  |f3_add_308 |     2|
|312   |  \aa[37].aa   |f3_add_309 |     2|
|313   |  \aa[380].aa  |f3_add_310 |     2|
|314   |  \aa[381].aa  |f3_add_311 |     2|
|315   |  \aa[382].aa  |f3_add_312 |     2|
|316   |  \aa[383].aa  |f3_add_313 |     2|
|317   |  \aa[384].aa  |f3_add_314 |     2|
|318   |  \aa[385].aa  |f3_add_315 |     2|
|319   |  \aa[386].aa  |f3_add_316 |     2|
|320   |  \aa[387].aa  |f3_add_317 |     2|
|321   |  \aa[388].aa  |f3_add_318 |     2|
|322   |  \aa[389].aa  |f3_add_319 |     2|
|323   |  \aa[38].aa   |f3_add_320 |     2|
|324   |  \aa[390].aa  |f3_add_321 |     2|
|325   |  \aa[391].aa  |f3_add_322 |     2|
|326   |  \aa[392].aa  |f3_add_323 |     2|
|327   |  \aa[393].aa  |f3_add_324 |     2|
|328   |  \aa[394].aa  |f3_add_325 |     2|
|329   |  \aa[395].aa  |f3_add_326 |     2|
|330   |  \aa[396].aa  |f3_add_327 |     2|
|331   |  \aa[397].aa  |f3_add_328 |     2|
|332   |  \aa[398].aa  |f3_add_329 |     2|
|333   |  \aa[399].aa  |f3_add_330 |     2|
|334   |  \aa[39].aa   |f3_add_331 |     2|
|335   |  \aa[3].aa    |f3_add_332 |     2|
|336   |  \aa[400].aa  |f3_add_333 |     2|
|337   |  \aa[401].aa  |f3_add_334 |     2|
|338   |  \aa[402].aa  |f3_add_335 |     2|
|339   |  \aa[403].aa  |f3_add_336 |     2|
|340   |  \aa[404].aa  |f3_add_337 |     2|
|341   |  \aa[405].aa  |f3_add_338 |     2|
|342   |  \aa[406].aa  |f3_add_339 |     2|
|343   |  \aa[407].aa  |f3_add_340 |     2|
|344   |  \aa[408].aa  |f3_add_341 |     2|
|345   |  \aa[409].aa  |f3_add_342 |     2|
|346   |  \aa[40].aa   |f3_add_343 |     2|
|347   |  \aa[410].aa  |f3_add_344 |     2|
|348   |  \aa[411].aa  |f3_add_345 |     2|
|349   |  \aa[412].aa  |f3_add_346 |     2|
|350   |  \aa[413].aa  |f3_add_347 |     2|
|351   |  \aa[414].aa  |f3_add_348 |     2|
|352   |  \aa[415].aa  |f3_add_349 |     2|
|353   |  \aa[416].aa  |f3_add_350 |     2|
|354   |  \aa[417].aa  |f3_add_351 |     2|
|355   |  \aa[418].aa  |f3_add_352 |     2|
|356   |  \aa[419].aa  |f3_add_353 |     2|
|357   |  \aa[41].aa   |f3_add_354 |     2|
|358   |  \aa[420].aa  |f3_add_355 |     2|
|359   |  \aa[421].aa  |f3_add_356 |     2|
|360   |  \aa[422].aa  |f3_add_357 |     2|
|361   |  \aa[423].aa  |f3_add_358 |     2|
|362   |  \aa[424].aa  |f3_add_359 |     2|
|363   |  \aa[425].aa  |f3_add_360 |     2|
|364   |  \aa[426].aa  |f3_add_361 |     2|
|365   |  \aa[427].aa  |f3_add_362 |     2|
|366   |  \aa[428].aa  |f3_add_363 |     2|
|367   |  \aa[429].aa  |f3_add_364 |     2|
|368   |  \aa[42].aa   |f3_add_365 |     2|
|369   |  \aa[430].aa  |f3_add_366 |     2|
|370   |  \aa[431].aa  |f3_add_367 |     2|
|371   |  \aa[432].aa  |f3_add_368 |     2|
|372   |  \aa[433].aa  |f3_add_369 |     2|
|373   |  \aa[434].aa  |f3_add_370 |     2|
|374   |  \aa[435].aa  |f3_add_371 |     2|
|375   |  \aa[436].aa  |f3_add_372 |     2|
|376   |  \aa[437].aa  |f3_add_373 |     2|
|377   |  \aa[438].aa  |f3_add_374 |     2|
|378   |  \aa[439].aa  |f3_add_375 |     2|
|379   |  \aa[43].aa   |f3_add_376 |     2|
|380   |  \aa[440].aa  |f3_add_377 |     2|
|381   |  \aa[441].aa  |f3_add_378 |     2|
|382   |  \aa[442].aa  |f3_add_379 |     2|
|383   |  \aa[443].aa  |f3_add_380 |     2|
|384   |  \aa[444].aa  |f3_add_381 |     2|
|385   |  \aa[445].aa  |f3_add_382 |     2|
|386   |  \aa[446].aa  |f3_add_383 |     2|
|387   |  \aa[447].aa  |f3_add_384 |     2|
|388   |  \aa[448].aa  |f3_add_385 |     2|
|389   |  \aa[449].aa  |f3_add_386 |     2|
|390   |  \aa[44].aa   |f3_add_387 |     2|
|391   |  \aa[450].aa  |f3_add_388 |     2|
|392   |  \aa[451].aa  |f3_add_389 |     2|
|393   |  \aa[452].aa  |f3_add_390 |     2|
|394   |  \aa[453].aa  |f3_add_391 |     2|
|395   |  \aa[454].aa  |f3_add_392 |     2|
|396   |  \aa[455].aa  |f3_add_393 |     2|
|397   |  \aa[456].aa  |f3_add_394 |     2|
|398   |  \aa[457].aa  |f3_add_395 |     2|
|399   |  \aa[458].aa  |f3_add_396 |     2|
|400   |  \aa[459].aa  |f3_add_397 |     2|
|401   |  \aa[45].aa   |f3_add_398 |     2|
|402   |  \aa[460].aa  |f3_add_399 |     2|
|403   |  \aa[461].aa  |f3_add_400 |     2|
|404   |  \aa[462].aa  |f3_add_401 |     2|
|405   |  \aa[463].aa  |f3_add_402 |     2|
|406   |  \aa[464].aa  |f3_add_403 |     2|
|407   |  \aa[465].aa  |f3_add_404 |     2|
|408   |  \aa[466].aa  |f3_add_405 |     2|
|409   |  \aa[467].aa  |f3_add_406 |     2|
|410   |  \aa[468].aa  |f3_add_407 |     2|
|411   |  \aa[469].aa  |f3_add_408 |     2|
|412   |  \aa[46].aa   |f3_add_409 |     2|
|413   |  \aa[470].aa  |f3_add_410 |     2|
|414   |  \aa[471].aa  |f3_add_411 |     2|
|415   |  \aa[472].aa  |f3_add_412 |     2|
|416   |  \aa[473].aa  |f3_add_413 |     2|
|417   |  \aa[474].aa  |f3_add_414 |     2|
|418   |  \aa[475].aa  |f3_add_415 |     2|
|419   |  \aa[476].aa  |f3_add_416 |     2|
|420   |  \aa[477].aa  |f3_add_417 |     2|
|421   |  \aa[478].aa  |f3_add_418 |     2|
|422   |  \aa[479].aa  |f3_add_419 |     2|
|423   |  \aa[47].aa   |f3_add_420 |     2|
|424   |  \aa[480].aa  |f3_add_421 |     2|
|425   |  \aa[481].aa  |f3_add_422 |     2|
|426   |  \aa[482].aa  |f3_add_423 |     2|
|427   |  \aa[483].aa  |f3_add_424 |     2|
|428   |  \aa[484].aa  |f3_add_425 |     2|
|429   |  \aa[485].aa  |f3_add_426 |     2|
|430   |  \aa[486].aa  |f3_add_427 |     2|
|431   |  \aa[487].aa  |f3_add_428 |     2|
|432   |  \aa[488].aa  |f3_add_429 |     2|
|433   |  \aa[489].aa  |f3_add_430 |     2|
|434   |  \aa[48].aa   |f3_add_431 |     2|
|435   |  \aa[490].aa  |f3_add_432 |     2|
|436   |  \aa[491].aa  |f3_add_433 |     2|
|437   |  \aa[492].aa  |f3_add_434 |     2|
|438   |  \aa[493].aa  |f3_add_435 |     2|
|439   |  \aa[494].aa  |f3_add_436 |     2|
|440   |  \aa[495].aa  |f3_add_437 |     2|
|441   |  \aa[496].aa  |f3_add_438 |     2|
|442   |  \aa[497].aa  |f3_add_439 |     2|
|443   |  \aa[498].aa  |f3_add_440 |     2|
|444   |  \aa[499].aa  |f3_add_441 |     2|
|445   |  \aa[49].aa   |f3_add_442 |     2|
|446   |  \aa[4].aa    |f3_add_443 |     2|
|447   |  \aa[500].aa  |f3_add_444 |     2|
|448   |  \aa[501].aa  |f3_add_445 |     2|
|449   |  \aa[502].aa  |f3_add_446 |     2|
|450   |  \aa[503].aa  |f3_add_447 |     2|
|451   |  \aa[504].aa  |f3_add_448 |     2|
|452   |  \aa[505].aa  |f3_add_449 |     2|
|453   |  \aa[506].aa  |f3_add_450 |     2|
|454   |  \aa[507].aa  |f3_add_451 |     2|
|455   |  \aa[508].aa  |f3_add_452 |     2|
|456   |  \aa[509].aa  |f3_add_453 |     2|
|457   |  \aa[50].aa   |f3_add_454 |     2|
|458   |  \aa[510].aa  |f3_add_455 |     2|
|459   |  \aa[511].aa  |f3_add_456 |     2|
|460   |  \aa[512].aa  |f3_add_457 |     2|
|461   |  \aa[513].aa  |f3_add_458 |     2|
|462   |  \aa[514].aa  |f3_add_459 |     2|
|463   |  \aa[515].aa  |f3_add_460 |     2|
|464   |  \aa[516].aa  |f3_add_461 |     2|
|465   |  \aa[517].aa  |f3_add_462 |     2|
|466   |  \aa[518].aa  |f3_add_463 |     2|
|467   |  \aa[519].aa  |f3_add_464 |     2|
|468   |  \aa[51].aa   |f3_add_465 |     2|
|469   |  \aa[520].aa  |f3_add_466 |     2|
|470   |  \aa[521].aa  |f3_add_467 |     2|
|471   |  \aa[522].aa  |f3_add_468 |     2|
|472   |  \aa[523].aa  |f3_add_469 |     2|
|473   |  \aa[524].aa  |f3_add_470 |     2|
|474   |  \aa[525].aa  |f3_add_471 |     2|
|475   |  \aa[526].aa  |f3_add_472 |     2|
|476   |  \aa[527].aa  |f3_add_473 |     2|
|477   |  \aa[528].aa  |f3_add_474 |     2|
|478   |  \aa[529].aa  |f3_add_475 |     2|
|479   |  \aa[52].aa   |f3_add_476 |     2|
|480   |  \aa[530].aa  |f3_add_477 |     2|
|481   |  \aa[531].aa  |f3_add_478 |     2|
|482   |  \aa[532].aa  |f3_add_479 |     2|
|483   |  \aa[533].aa  |f3_add_480 |     2|
|484   |  \aa[534].aa  |f3_add_481 |     2|
|485   |  \aa[535].aa  |f3_add_482 |     2|
|486   |  \aa[536].aa  |f3_add_483 |     2|
|487   |  \aa[537].aa  |f3_add_484 |     2|
|488   |  \aa[538].aa  |f3_add_485 |     2|
|489   |  \aa[539].aa  |f3_add_486 |     2|
|490   |  \aa[53].aa   |f3_add_487 |     2|
|491   |  \aa[540].aa  |f3_add_488 |     2|
|492   |  \aa[541].aa  |f3_add_489 |     2|
|493   |  \aa[542].aa  |f3_add_490 |     2|
|494   |  \aa[543].aa  |f3_add_491 |     2|
|495   |  \aa[544].aa  |f3_add_492 |     2|
|496   |  \aa[545].aa  |f3_add_493 |     2|
|497   |  \aa[546].aa  |f3_add_494 |     2|
|498   |  \aa[547].aa  |f3_add_495 |     2|
|499   |  \aa[548].aa  |f3_add_496 |     2|
|500   |  \aa[549].aa  |f3_add_497 |     2|
|501   |  \aa[54].aa   |f3_add_498 |     2|
|502   |  \aa[550].aa  |f3_add_499 |     2|
|503   |  \aa[551].aa  |f3_add_500 |     2|
|504   |  \aa[552].aa  |f3_add_501 |     2|
|505   |  \aa[553].aa  |f3_add_502 |     2|
|506   |  \aa[554].aa  |f3_add_503 |     2|
|507   |  \aa[555].aa  |f3_add_504 |     2|
|508   |  \aa[556].aa  |f3_add_505 |     2|
|509   |  \aa[557].aa  |f3_add_506 |     2|
|510   |  \aa[558].aa  |f3_add_507 |     2|
|511   |  \aa[559].aa  |f3_add_508 |     2|
|512   |  \aa[55].aa   |f3_add_509 |     2|
|513   |  \aa[560].aa  |f3_add_510 |     2|
|514   |  \aa[561].aa  |f3_add_511 |     2|
|515   |  \aa[562].aa  |f3_add_512 |     2|
|516   |  \aa[563].aa  |f3_add_513 |     2|
|517   |  \aa[564].aa  |f3_add_514 |     2|
|518   |  \aa[565].aa  |f3_add_515 |     2|
|519   |  \aa[566].aa  |f3_add_516 |     2|
|520   |  \aa[567].aa  |f3_add_517 |     2|
|521   |  \aa[568].aa  |f3_add_518 |     2|
|522   |  \aa[569].aa  |f3_add_519 |     2|
|523   |  \aa[56].aa   |f3_add_520 |     2|
|524   |  \aa[570].aa  |f3_add_521 |     2|
|525   |  \aa[571].aa  |f3_add_522 |     2|
|526   |  \aa[572].aa  |f3_add_523 |     2|
|527   |  \aa[573].aa  |f3_add_524 |     2|
|528   |  \aa[574].aa  |f3_add_525 |     2|
|529   |  \aa[575].aa  |f3_add_526 |     2|
|530   |  \aa[576].aa  |f3_add_527 |     2|
|531   |  \aa[577].aa  |f3_add_528 |     2|
|532   |  \aa[578].aa  |f3_add_529 |     2|
|533   |  \aa[579].aa  |f3_add_530 |     2|
|534   |  \aa[57].aa   |f3_add_531 |     2|
|535   |  \aa[580].aa  |f3_add_532 |     2|
|536   |  \aa[581].aa  |f3_add_533 |     2|
|537   |  \aa[582].aa  |f3_add_534 |     2|
|538   |  \aa[583].aa  |f3_add_535 |     2|
|539   |  \aa[584].aa  |f3_add_536 |     2|
|540   |  \aa[585].aa  |f3_add_537 |     2|
|541   |  \aa[586].aa  |f3_add_538 |     2|
|542   |  \aa[587].aa  |f3_add_539 |     2|
|543   |  \aa[588].aa  |f3_add_540 |     2|
|544   |  \aa[589].aa  |f3_add_541 |     2|
|545   |  \aa[58].aa   |f3_add_542 |     2|
|546   |  \aa[590].aa  |f3_add_543 |     2|
|547   |  \aa[591].aa  |f3_add_544 |     2|
|548   |  \aa[592].aa  |f3_add_545 |     2|
|549   |  \aa[59].aa   |f3_add_546 |     2|
|550   |  \aa[5].aa    |f3_add_547 |     2|
|551   |  \aa[60].aa   |f3_add_548 |     2|
|552   |  \aa[61].aa   |f3_add_549 |     2|
|553   |  \aa[62].aa   |f3_add_550 |     2|
|554   |  \aa[63].aa   |f3_add_551 |     2|
|555   |  \aa[64].aa   |f3_add_552 |     2|
|556   |  \aa[65].aa   |f3_add_553 |     2|
|557   |  \aa[66].aa   |f3_add_554 |     2|
|558   |  \aa[67].aa   |f3_add_555 |     2|
|559   |  \aa[68].aa   |f3_add_556 |     2|
|560   |  \aa[69].aa   |f3_add_557 |     2|
|561   |  \aa[6].aa    |f3_add_558 |     2|
|562   |  \aa[70].aa   |f3_add_559 |     2|
|563   |  \aa[71].aa   |f3_add_560 |     2|
|564   |  \aa[72].aa   |f3_add_561 |     2|
|565   |  \aa[73].aa   |f3_add_562 |     2|
|566   |  \aa[74].aa   |f3_add_563 |     2|
|567   |  \aa[75].aa   |f3_add_564 |     2|
|568   |  \aa[76].aa   |f3_add_565 |     2|
|569   |  \aa[77].aa   |f3_add_566 |     2|
|570   |  \aa[78].aa   |f3_add_567 |     2|
|571   |  \aa[79].aa   |f3_add_568 |     2|
|572   |  \aa[7].aa    |f3_add_569 |     2|
|573   |  \aa[80].aa   |f3_add_570 |     2|
|574   |  \aa[81].aa   |f3_add_571 |     2|
|575   |  \aa[82].aa   |f3_add_572 |     2|
|576   |  \aa[83].aa   |f3_add_573 |     2|
|577   |  \aa[84].aa   |f3_add_574 |     2|
|578   |  \aa[85].aa   |f3_add_575 |     2|
|579   |  \aa[86].aa   |f3_add_576 |     2|
|580   |  \aa[87].aa   |f3_add_577 |     2|
|581   |  \aa[88].aa   |f3_add_578 |     2|
|582   |  \aa[89].aa   |f3_add_579 |     2|
|583   |  \aa[8].aa    |f3_add_580 |     2|
|584   |  \aa[90].aa   |f3_add_581 |     2|
|585   |  \aa[91].aa   |f3_add_582 |     2|
|586   |  \aa[92].aa   |f3_add_583 |     2|
|587   |  \aa[93].aa   |f3_add_584 |     2|
|588   |  \aa[94].aa   |f3_add_585 |     2|
|589   |  \aa[95].aa   |f3_add_586 |     2|
|590   |  \aa[96].aa   |f3_add_587 |     2|
|591   |  \aa[97].aa   |f3_add_588 |     2|
|592   |  \aa[98].aa   |f3_add_589 |     2|
|593   |  \aa[99].aa   |f3_add_590 |     2|
|594   |  \aa[9].aa    |f3_add_591 |     2|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253601 ; free virtual = 314951
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.379 ; gain = 429.277 ; free physical = 253631 ; free virtual = 314980
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.383 ; gain = 429.277 ; free physical = 253673 ; free virtual = 315023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1929.566 ; gain = 0.000 ; free physical = 254181 ; free virtual = 315531
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1929.566 ; gain = 497.562 ; free physical = 254215 ; free virtual = 315564
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2440.859 ; gain = 511.293 ; free physical = 253714 ; free virtual = 315015
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.859 ; gain = 0.000 ; free physical = 253705 ; free virtual = 315006
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.867 ; gain = 0.000 ; free physical = 253650 ; free virtual = 314957
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2567.133 ; gain = 0.004 ; free physical = 252966 ; free virtual = 314289

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252963 ; free virtual = 314286

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1115811d2

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252803 ; free virtual = 314111
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1115811d2

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252800 ; free virtual = 314108
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1115811d2

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252798 ; free virtual = 314106
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1115811d2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252800 ; free virtual = 314108
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1115811d2

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252798 ; free virtual = 314106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1115811d2

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252798 ; free virtual = 314106
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252798 ; free virtual = 314106
Ending Logic Optimization Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252798 ; free virtual = 314106

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252796 ; free virtual = 314104

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252796 ; free virtual = 314104

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252796 ; free virtual = 314104
Ending Netlist Obfuscation Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.133 ; gain = 0.000 ; free physical = 252796 ; free virtual = 314104
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.133 ; gain = 0.004 ; free physical = 252796 ; free virtual = 314104
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1115811d2
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_add ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.117 ; gain = 0.000 ; free physical = 252763 ; free virtual = 314071
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.117 ; gain = 0.000 ; free physical = 252761 ; free virtual = 314069
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.117 ; gain = 0.000 ; free physical = 252760 ; free virtual = 314068
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.117 ; gain = 0.000 ; free physical = 252759 ; free virtual = 314067
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2599.117 ; gain = 0.000 ; free physical = 252738 ; free virtual = 314046
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252740 ; free virtual = 314048


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_add ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252739 ; free virtual = 314047
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1115811d2
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2712.176 ; gain = 145.043 ; free physical = 252738 ; free virtual = 314046
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27119664 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1115811d2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252761 ; free virtual = 314069
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1115811d2

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252761 ; free virtual = 314068
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1115811d2

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252758 ; free virtual = 314065
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1115811d2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252756 ; free virtual = 314063
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252755 ; free virtual = 314063

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252755 ; free virtual = 314063
Ending Netlist Obfuscation Task | Checksum: 1115811d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252755 ; free virtual = 314063
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251784 ; free virtual = 313115
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6e06416c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251784 ; free virtual = 313115
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251786 ; free virtual = 313117

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6e06416c

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251835 ; free virtual = 313173

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f5d6aca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251826 ; free virtual = 313166

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f5d6aca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251826 ; free virtual = 313166
Phase 1 Placer Initialization | Checksum: f5d6aca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251834 ; free virtual = 313174

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f5d6aca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251839 ; free virtual = 313179
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 7af8ab5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251793 ; free virtual = 313134

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7af8ab5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251795 ; free virtual = 313137

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10845df05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251795 ; free virtual = 313137

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120305458

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251794 ; free virtual = 313135

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 120305458

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251794 ; free virtual = 313135

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251783 ; free virtual = 313124

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251784 ; free virtual = 313125

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251783 ; free virtual = 313124
Phase 3 Detail Placement | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251789 ; free virtual = 313131

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251789 ; free virtual = 313131

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251790 ; free virtual = 313132

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251788 ; free virtual = 313130

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251788 ; free virtual = 313130
Phase 4.4 Final Placement Cleanup | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251789 ; free virtual = 313131
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251788 ; free virtual = 313130
Ending Placer Task | Checksum: 1650c3f45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251802 ; free virtual = 313143
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251800 ; free virtual = 313141
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251761 ; free virtual = 313102
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251755 ; free virtual = 313096
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:01 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 251726 ; free virtual = 313070
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f705fdd9 ConstDB: 0 ShapeSum: 6e06416c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "B[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[415]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[415]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[414]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[414]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[414]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[414]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[415]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[415]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[293]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[293]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[292]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[292]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[292]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[292]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[293]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[293]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[287]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[287]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[286]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[286]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[286]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[286]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[287]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[287]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[290]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[290]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[290]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[290]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[447]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[447]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[446]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[446]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[446]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[446]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[447]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[447]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[837]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[837]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[836]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[836]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[836]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[836]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[837]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[837]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[869]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[869]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[868]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[868]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[868]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[868]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[869]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[869]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[871]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[871]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[870]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[870]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[870]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[870]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[871]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[871]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[967]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[967]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[966]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[966]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[966]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[966]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[967]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[967]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[969]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[969]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[968]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[968]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[968]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[968]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[969]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[969]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[385]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[385]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[384]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[384]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[384]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[384]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[385]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[385]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[407]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[407]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[406]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[406]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[406]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[406]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[407]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[407]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[409]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[409]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[408]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[408]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[408]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[408]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[409]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[409]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[411]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[411]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[410]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[410]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[410]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[410]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[411]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[411]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[244]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[244]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[244]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[244]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[417]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[417]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[416]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[416]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[416]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[416]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[417]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[417]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252190 ; free virtual = 313508
Post Restoration Checksum: NetGraph: 8a67b41a NumContArr: 7f4481fc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252201 ; free virtual = 313519

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252163 ; free virtual = 313481

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252162 ; free virtual = 313480
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252130 ; free virtual = 313448
Phase 2 Router Initialization | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252130 ; free virtual = 313448

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252110 ; free virtual = 313428

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252118 ; free virtual = 313436
Phase 4 Rip-up And Reroute | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252119 ; free virtual = 313437

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252121 ; free virtual = 313439

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252121 ; free virtual = 313439
Phase 5 Delay and Skew Optimization | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252121 ; free virtual = 313439

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252121 ; free virtual = 313439
Phase 6.1 Hold Fix Iter | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252121 ; free virtual = 313439
Phase 6 Post Hold Fix | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252121 ; free virtual = 313439

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252119 ; free virtual = 313437

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252118 ; free virtual = 313436

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252118 ; free virtual = 313436

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252119 ; free virtual = 313437
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252154 ; free virtual = 313472

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252154 ; free virtual = 313472
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252154 ; free virtual = 313472
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252118 ; free virtual = 313436
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2712.176 ; gain = 0.000 ; free physical = 252103 ; free virtual = 313423
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.312 ; gain = 48.027 ; free physical = 251155 ; free virtual = 312479
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:59:00 2022...
