DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I1"
duLibraryName "filters"
duName "biquad_2"
elements [
(GiElement
name "data_size_g"
type "positive"
value "data_size_g"
)
]
mwi 0
uid 159,0
)
(Instance
name "I3"
duLibraryName "filters"
duName "amplifier_2"
elements [
(GiElement
name "data_size_g"
type "positive"
value "data_size_g"
)
]
mwi 0
uid 189,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds\\highpass_50\\struct_without_bq1.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds\\highpass_50\\struct_without_bq1.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct_without_bq1"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds\\highpass_50"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds\\highpass_50"
)
(vvPair
variable "date"
value "24.10.2019"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "highpass_50"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct_without_bq1.bd"
)
(vvPair
variable "f_logical"
value "struct_without_bq1.bd"
)
(vvPair
variable "f_noext"
value "struct_without_bq1"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "24.10.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "13:56:08"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Filter"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR\\..\\filters\\concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Filter/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "highpass_50"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds\\highpass_50\\struct_without_bq1.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\projects\\solution\\eln_audioamp\\Libs\\Filter\\hds\\highpass_50\\struct_without_bq1.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Kart\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "c:\\eda\\modeltech_6.3g\\\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "task_perl"
value "c:\\eda\\hds2007.1a\\resources\\perl\\bin\\perl.exe"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct_without_bq1"
)
(vvPair
variable "this_file_logical"
value "struct_without_bq1"
)
(vvPair
variable "time"
value "13:56:08"
)
(vvPair
variable "unit"
value "highpass_50"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct_without_bq1"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 102,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "2000,75625,3500,76375"
)
(Line
uid 12,0
sl 0
ro 270
xt "3500,76000,4000,76000"
pts [
"3500,76000"
"4000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-1700,75500,1000,76500"
st "clock_i"
ju 2
blo "1000,76300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock_i"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,39200,13500,40000"
st "clock_i               : std_ulogic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "30000,59625,31500,60375"
)
(Line
uid 26,0
sl 0
ro 270
xt "31500,60000,32000,60000"
pts [
"31500,60000"
"32000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "25800,59500,29000,60500"
st "enable_i"
ju 2
blo "29000,60300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "enable_i"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,40000,13500,40800"
st "enable_i              : std_ulogic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "2000,76625,3500,77375"
)
(Line
uid 40,0
sl 0
ro 270
xt "3500,77000,4000,77000"
pts [
"3500,77000"
"4000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-1700,76500,1000,77500"
st "reset_i"
ju 2
blo "1000,77300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "reset_i"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,40800,13500,41600"
st "reset_i               : std_ulogic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "30000,61625,31500,62375"
)
(Line
uid 54,0
sl 0
ro 270
xt "31500,62000,32000,62000"
pts [
"31500,62000"
"32000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "25600,61500,29000,62500"
st "sample_i"
ju 2
blo "29000,62300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "sample_i"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,41600,25500,42400"
st "sample_i              : signed((data_size_g -1) DOWNTO 0)"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "101500,60625,103000,61375"
)
(Line
uid 68,0
sl 0
ro 270
xt "101000,61000,101500,61000"
pts [
"101000,61000"
"101500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "104000,60500,107600,61500"
st "sample_o"
blo "104000,61300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "sample_o"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,42400,25500,43200"
st "sample_o              : signed((data_size_g -1) DOWNTO 0)"
)
)
*11 (SaComponent
uid 159,0
optionalChildren [
*12 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,64625,42000,65375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "43000,64500,45700,65500"
st "clock_i"
blo "43000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "clock_i"
t "std_ulogic"
o 1
)
)
)
*13 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,65625,42000,66375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "43000,65500,45700,66500"
st "reset_i"
blo "43000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_ulogic"
o 2
)
)
)
*14 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,61625,42000,62375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "43000,61500,44400,62500"
st "u_i"
blo "43000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "u_i"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 3
)
)
)
*15 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,60625,60750,61375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "57500,60500,59000,61500"
st "y_o"
ju 2
blo "59000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "y_o"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 4
)
)
)
*16 (CptPort
uid 185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,59625,42000,60375"
)
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "43000,59500,46200,60500"
st "enable_i"
blo "43000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "enable_i"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 160,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,59000,60000,69000"
)
oxt "39000,13000,57000,23000"
ttg (MlTextGroup
uid 161,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*17 (Text
uid 162,0
va (VaSet
font "Arial,8,1"
)
xt "42200,69000,44700,70000"
st "filters"
blo "42200,69800"
tm "BdLibraryNameMgr"
)
*18 (Text
uid 163,0
va (VaSet
font "Arial,8,1"
)
xt "42200,70000,46000,71000"
st "biquad_2"
blo "42200,70800"
tm "CptNameMgr"
)
*19 (Text
uid 164,0
va (VaSet
font "Arial,8,1"
)
xt "42200,71000,43200,72000"
st "I1"
blo "42200,71800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 165,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166,0
text (MLText
uid 167,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,73600,65500,74400"
st "data_size_g = data_size_g    ( positive )  "
)
header ""
)
elements [
(GiElement
name "data_size_g"
type "positive"
value "data_size_g"
)
]
)
viewicon (ZoomableIcon
uid 168,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,67250,43750,68750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*20 (SaComponent
uid 189,0
optionalChildren [
*21 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,64625,73000,65375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "74000,64500,76700,65500"
st "clock_i"
blo "74000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "clock_i"
t "std_ulogic"
o 1
)
)
)
*22 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,65625,73000,66375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "74000,65500,76700,66500"
st "reset_i"
blo "74000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_ulogic"
o 2
)
)
)
*23 (CptPort
uid 207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,60625,73000,61375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "74000,60500,75400,61500"
st "u_i"
blo "74000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "u_i"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 3
)
)
)
*24 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,60625,91750,61375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
)
xt "88500,60500,90000,61500"
st "y_o"
ju 2
blo "90000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "y_o"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 190,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,59000,91000,69000"
)
oxt "39000,13000,57000,23000"
ttg (MlTextGroup
uid 191,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 192,0
va (VaSet
font "Arial,8,1"
)
xt "73200,69000,75700,70000"
st "filters"
blo "73200,69800"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 193,0
va (VaSet
font "Arial,8,1"
)
xt "73200,70000,78000,71000"
st "amplifier_2"
blo "73200,70800"
tm "CptNameMgr"
)
*27 (Text
uid 194,0
va (VaSet
font "Arial,8,1"
)
xt "73200,71000,74200,72000"
st "I3"
blo "73200,71800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 195,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 196,0
text (MLText
uid 197,0
va (VaSet
font "Courier New,8,0"
)
xt "73000,73600,96500,74400"
st "data_size_g = data_size_g    ( positive )  "
)
header ""
)
elements [
(GiElement
name "data_size_g"
type "positive"
value "data_size_g"
)
]
)
viewicon (ZoomableIcon
uid 198,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,67250,74750,68750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*28 (Net
uid 269,0
decl (Decl
n "sample_out_biquad_2_s"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 6
suid 10,0
)
declText (MLText
uid 270,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,44200,29000,45000"
st "SIGNAL sample_out_biquad_2_s : signed((data_size_g -1) DOWNTO 0)"
)
)
*29 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "4000,76000,14000,76000"
pts [
"4000,76000"
"14000,76000"
]
)
start &1
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "6000,75000,8700,76000"
st "clock_i"
blo "6000,75800"
tm "WireNameMgr"
)
)
on &2
)
*30 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "32000,60000,41250,60000"
pts [
"32000,60000"
"41250,60000"
]
)
start &3
end &16
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "34000,59000,37200,60000"
st "enable_i"
blo "34000,59800"
tm "WireNameMgr"
)
)
on &4
)
*31 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "4000,77000,14000,77000"
pts [
"4000,77000"
"14000,77000"
]
)
start &5
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "6000,76000,8700,77000"
st "reset_i"
blo "6000,76800"
tm "WireNameMgr"
)
)
on &6
)
*32 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,62000,41250,62000"
pts [
"32000,62000"
"41250,62000"
]
)
start &7
end &14
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "34000,61000,45600,62000"
st "sample_i : ((data_size_g -1):0)"
blo "34000,61800"
tm "WireNameMgr"
)
)
on &8
)
*33 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,61000,101000,61000"
pts [
"101000,61000"
"91750,61000"
]
)
start &9
end &24
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "101000,60000,112800,61000"
st "sample_o : ((data_size_g -1):0)"
blo "101000,60800"
tm "WireNameMgr"
)
)
on &10
)
*34 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,61000,72250,61000"
pts [
"60750,61000"
"72250,61000"
]
)
start &15
end &23
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "62000,60000,71300,61000"
st "sample_out_biquad_2_s"
blo "62000,60800"
tm "WireNameMgr"
)
)
on &28
)
*35 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "67000,65000,72250,65000"
pts [
"67000,65000"
"72250,65000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
)
xt "68000,64000,70700,65000"
st "clock_i"
blo "68000,64800"
tm "WireNameMgr"
)
)
on &2
)
*36 (Wire
uid 277,0
shape (OrthoPolyLine
uid 278,0
va (VaSet
vasetType 3
)
xt "67000,66000,72250,66000"
pts [
"67000,66000"
"72250,66000"
]
)
end &22
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282,0
va (VaSet
)
xt "68000,65000,70700,66000"
st "reset_i"
blo "68000,65800"
tm "WireNameMgr"
)
)
on &6
)
*37 (Wire
uid 283,0
shape (OrthoPolyLine
uid 284,0
va (VaSet
vasetType 3
)
xt "36000,65000,41250,65000"
pts [
"36000,65000"
"41250,65000"
]
)
end &12
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "37000,64000,39700,65000"
st "clock_i"
blo "37000,64800"
tm "WireNameMgr"
)
)
on &2
)
*38 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "36000,66000,41250,66000"
pts [
"36000,66000"
"41250,66000"
]
)
end &13
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "37000,65000,39700,66000"
st "reset_i"
blo "37000,65800"
tm "WireNameMgr"
)
)
on &6
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *39 (PackageList
uid 91,0
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 92,0
va (VaSet
font "arial,8,1"
)
xt "-7000,0,-1600,1000"
st "Package List"
blo "-7000,800"
)
*41 (MLText
uid 93,0
va (VaSet
)
xt "-7000,1000,10800,4600"
st "LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 94,0
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 95,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*43 (Text
uid 96,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*44 (MLText
uid 97,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*45 (Text
uid 98,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*46 (MLText
uid 99,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*47 (Text
uid 100,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*48 (MLText
uid 101,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1601,1180"
viewArea "-19800,0,114254,100686"
cachedDiagramExtent "-7000,0,112800,77500"
hasePageBreakOrigin 1
pageBreakOrigin "-7000,0"
lastUid 366,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*50 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*51 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*53 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*54 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*56 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*57 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*59 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*60 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*62 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*63 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*65 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*67 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*69 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-7000,37200,-1600,38200"
st "Declarations"
blo "-7000,38000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-7000,38200,-4300,39200"
st "Ports:"
blo "-7000,39000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-7000,37200,-3200,38200"
st "Pre User:"
blo "-7000,38000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7000,37200,-7000,37200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-7000,43200,100,44200"
st "Diagram Signals:"
blo "-7000,44000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-7000,37200,-2300,38200"
st "Post User:"
blo "-7000,38000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7000,37200,-7000,37200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 10,0
usingSuid 1
emptyRow *70 (LEmptyRow
)
uid 104,0
optionalChildren [
*71 (RefLabelRowHdr
)
*72 (TitleRowHdr
)
*73 (FilterRowHdr
)
*74 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*75 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*76 (GroupColHdr
tm "GroupColHdrMgr"
)
*77 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*78 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*79 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*80 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*81 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*82 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*83 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock_i"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 79,0
)
*84 (LeafLogPort
port (LogicalPort
decl (Decl
n "enable_i"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 81,0
)
*85 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_i"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 83,0
)
*86 (LeafLogPort
port (LogicalPort
decl (Decl
n "sample_i"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 4
suid 4,0
)
)
uid 85,0
)
*87 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sample_o"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 5
suid 5,0
)
)
uid 87,0
)
*88 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample_out_biquad_2_s"
t "signed"
b "((data_size_g -1) DOWNTO 0)"
o 6
suid 10,0
)
)
uid 295,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 117,0
optionalChildren [
*89 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *90 (MRCItem
litem &70
pos 6
dimension 20
)
uid 119,0
optionalChildren [
*91 (MRCItem
litem &71
pos 0
dimension 20
uid 120,0
)
*92 (MRCItem
litem &72
pos 1
dimension 23
uid 121,0
)
*93 (MRCItem
litem &73
pos 2
hidden 1
dimension 20
uid 122,0
)
*94 (MRCItem
litem &83
pos 0
dimension 20
uid 80,0
)
*95 (MRCItem
litem &84
pos 1
dimension 20
uid 82,0
)
*96 (MRCItem
litem &85
pos 2
dimension 20
uid 84,0
)
*97 (MRCItem
litem &86
pos 3
dimension 20
uid 86,0
)
*98 (MRCItem
litem &87
pos 4
dimension 20
uid 88,0
)
*99 (MRCItem
litem &88
pos 5
dimension 20
uid 296,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 123,0
optionalChildren [
*100 (MRCItem
litem &74
pos 0
dimension 20
uid 124,0
)
*101 (MRCItem
litem &76
pos 1
dimension 50
uid 125,0
)
*102 (MRCItem
litem &77
pos 2
dimension 100
uid 126,0
)
*103 (MRCItem
litem &78
pos 3
dimension 50
uid 127,0
)
*104 (MRCItem
litem &79
pos 4
dimension 100
uid 128,0
)
*105 (MRCItem
litem &80
pos 5
dimension 100
uid 129,0
)
*106 (MRCItem
litem &81
pos 6
dimension 50
uid 130,0
)
*107 (MRCItem
litem &82
pos 7
dimension 80
uid 131,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 118,0
vaOverrides [
]
)
]
)
uid 103,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *108 (LEmptyRow
)
uid 133,0
optionalChildren [
*109 (RefLabelRowHdr
)
*110 (TitleRowHdr
)
*111 (FilterRowHdr
)
*112 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*113 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*114 (GroupColHdr
tm "GroupColHdrMgr"
)
*115 (NameColHdr
tm "GenericNameColHdrMgr"
)
*116 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*117 (InitColHdr
tm "GenericValueColHdrMgr"
)
*118 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*119 (EolColHdr
tm "GenericEolColHdrMgr"
)
*120 (LogGeneric
generic (GiElement
name "data_size_g"
type "positive"
value "24"
)
uid 89,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 145,0
optionalChildren [
*121 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *122 (MRCItem
litem &108
pos 1
dimension 20
)
uid 147,0
optionalChildren [
*123 (MRCItem
litem &109
pos 0
dimension 20
uid 148,0
)
*124 (MRCItem
litem &110
pos 1
dimension 23
uid 149,0
)
*125 (MRCItem
litem &111
pos 2
hidden 1
dimension 20
uid 150,0
)
*126 (MRCItem
litem &120
pos 0
dimension 20
uid 90,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 151,0
optionalChildren [
*127 (MRCItem
litem &112
pos 0
dimension 20
uid 152,0
)
*128 (MRCItem
litem &114
pos 1
dimension 50
uid 153,0
)
*129 (MRCItem
litem &115
pos 2
dimension 100
uid 154,0
)
*130 (MRCItem
litem &116
pos 3
dimension 100
uid 155,0
)
*131 (MRCItem
litem &117
pos 4
dimension 50
uid 156,0
)
*132 (MRCItem
litem &118
pos 5
dimension 50
uid 157,0
)
*133 (MRCItem
litem &119
pos 6
dimension 80
uid 158,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 146,0
vaOverrides [
]
)
]
)
uid 132,0
type 1
)
activeModelName "BlockDiag"
)
