`timescale  1ns/1ns

module  tb_Lab2();
wire            led_out     ;
reg             sys_clk     ;
reg             sys_rst_n   ;


initial begin
    sys_clk    = 1'b1;
    sys_rst_n <= 1'b0;
    #20
    sys_rst_n <= 1'b1;
end

always #10 sys_clk = ~sys_clk;

initial begin
    $timeformat(-9, 0, "ns", 6);
    $monitor("@time %t: led_out=%b", $time, led_out);
end
