
*** Running vivado
    with args -log unknown_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source unknown_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source unknown_top.tcl -notrace
Command: synth_design -top unknown_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11700 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1267.770 ; gain = 75.898 ; free physical = 9148 ; free virtual = 31383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'unknown_top' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:40]
INFO: [Synth 8-3491] module 'ha' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/ha.vhd:34' bound to instance 'u00' of component 'ha' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ha' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/ha.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ha' (1#1) [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/ha.vhd:41]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u01' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'fa' (2#1) [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:42]
INFO: [Synth 8-3491] module 'ha' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/ha.vhd:34' bound to instance 'u10' of component 'ha' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:86]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u02' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:94]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u11' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:96]
INFO: [Synth 8-3491] module 'ha' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/ha.vhd:34' bound to instance 'u20' of component 'ha' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:98]
INFO: [Synth 8-3491] module 'ha' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/ha.vhd:34' bound to instance 'u03' of component 'ha' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:104]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u12' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:106]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u21' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:108]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u13' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:114]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u22' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:116]
INFO: [Synth 8-3491] module 'fa' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/fa.vhd:34' bound to instance 'u23' of component 'fa' [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'unknown_top' (3#1) [/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.srcs/sources_1/new/unknown_top.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1313.395 ; gain = 121.523 ; free physical = 9157 ; free virtual = 31395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1313.395 ; gain = 121.523 ; free physical = 9156 ; free virtual = 31394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1321.398 ; gain = 129.527 ; free physical = 9155 ; free virtual = 31393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.406 ; gain = 137.535 ; free physical = 9146 ; free virtual = 31385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ha 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module fa 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8968 ; free virtual = 31231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8968 ; free virtual = 31231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31231
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     6|
|3     |LUT6 |    11|
|4     |IBUF |     8|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    34|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8967 ; free virtual = 31230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.703 ; gain = 253.832 ; free physical = 8968 ; free virtual = 31232
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1445.711 ; gain = 253.832 ; free physical = 8968 ; free virtual = 31232
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1545.715 ; gain = 353.945 ; free physical = 8926 ; free virtual = 31204
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.runs/synth_1/unknown_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file unknown_top_utilization_synth.rpt -pb unknown_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1569.727 ; gain = 0.000 ; free physical = 8927 ; free virtual = 31206
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 19:26:15 2019...
