

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_height_bound_col_height_bound_row'
================================================================
* Date:           Sat Apr  5 07:23:26 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.973 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  5.130 us|  5.130 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_col_height_bound_row  |     1024|     1024|         3|          2|          1|   512|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.97>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [stencil.c:15]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.60ns)   --->   "%icmp_ln15 = icmp_eq  i10 %indvar_flatten_load, i10 512" [stencil.c:15]   --->   Operation 17 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%add_ln15 = add i10 %indvar_flatten_load, i10 1" [stencil.c:15]   --->   Operation 18 'add' 'add_ln15' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc20, void %for.inc53.preheader.exitStub" [stencil.c:15]   --->   Operation 19 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [stencil.c:16]   --->   Operation 20 'load' 'k_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [stencil.c:15]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln16 = icmp_eq  i5 %k_load, i5 16" [stencil.c:16]   --->   Operation 22 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln15 = select i1 %icmp_ln16, i5 0, i5 %k_load" [stencil.c:15]   --->   Operation 23 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln15_1 = add i6 %j_load, i6 1" [stencil.c:15]   --->   Operation 24 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.29ns)   --->   "%select_ln15_1 = select i1 %icmp_ln16, i6 %add_ln15_1, i6 %j_load" [stencil.c:15]   --->   Operation 25 'select' 'select_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i6 %select_ln15_1" [stencil.c:15]   --->   Operation 26 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln15, i4 0" [stencil.c:15]   --->   Operation 27 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %p_mid2" [stencil.c:15]   --->   Operation 28 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k_cast = zext i5 %select_ln15" [stencil.c:15]   --->   Operation 29 'zext' 'k_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%add_ln17 = add i9 %k_cast, i9 %p_mid2" [stencil.c:17]   --->   Operation 30 'add' 'add_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %add_ln17" [stencil.c:17]   --->   Operation 31 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln17" [stencil.c:17]   --->   Operation 32 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr" [stencil.c:17]   --->   Operation 33 'load' 'orig_load' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 16, i5 %select_ln15" [stencil.c:18]   --->   Operation 34 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%add_ln18 = add i10 %or_ln, i10 %zext_ln15" [stencil.c:18]   --->   Operation 35 'add' 'add_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i10 %add_ln18" [stencil.c:18]   --->   Operation 36 'sext' 'sext_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i14 %sext_ln18" [stencil.c:18]   --->   Operation 37 'zext' 'zext_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln18" [stencil.c:18]   --->   Operation 38 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%orig_load_1 = load i14 %orig_addr_1" [stencil.c:18]   --->   Operation 39 'load' 'orig_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln16 = store i10 %add_ln15, i10 %indvar_flatten" [stencil.c:16]   --->   Operation 40 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln16 = store i6 %select_ln15_1, i6 %j" [stencil.c:16]   --->   Operation 41 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 42 [1/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr" [stencil.c:17]   --->   Operation 42 'load' 'orig_load' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln17" [stencil.c:17]   --->   Operation 43 'getelementptr' 'sol_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.24ns)   --->   "%store_ln17 = store i32 %orig_load, i14 %sol_addr" [stencil.c:17]   --->   Operation 44 'store' 'store_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 45 [1/2] (1.24ns)   --->   "%orig_load_1 = load i14 %orig_addr_1" [stencil.c:18]   --->   Operation 45 'load' 'orig_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln16 = add i5 %select_ln15, i5 1" [stencil.c:16]   --->   Operation 46 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln16 = store i5 %add_ln16, i5 %k" [stencil.c:16]   --->   Operation 47 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @height_bound_col_height_bound_row_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [stencil.c:11]   --->   Operation 51 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sol_addr_1 = getelementptr i32 %sol, i64 0, i64 %zext_ln18" [stencil.c:18]   --->   Operation 52 'getelementptr' 'sol_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln18 = store i32 %orig_load_1, i14 %sol_addr_1" [stencil.c:18]   --->   Operation 53 'store' 'store_ln18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [stencil.c:16]   --->   Operation 54 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.97ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j_load', stencil.c:15) on local variable 'j' [20]  (0 ns)
	'add' operation ('add_ln15_1', stencil.c:15) [25]  (0.706 ns)
	'select' operation ('select_ln15_1', stencil.c:15) [26]  (0.293 ns)
	'add' operation ('add_ln18', stencil.c:18) [40]  (0.725 ns)
	'getelementptr' operation ('orig_addr_1', stencil.c:18) [43]  (0 ns)
	'load' operation ('orig_load_1', stencil.c:18) on array 'orig' [44]  (1.25 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('orig_load', stencil.c:17) on array 'orig' [36]  (1.25 ns)
	'store' operation ('store_ln17', stencil.c:17) of variable 'orig_load', stencil.c:17 on array 'sol' [38]  (1.25 ns)

 <State 3>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('sol_addr_1', stencil.c:18) [45]  (0 ns)
	'store' operation ('store_ln18', stencil.c:18) of variable 'orig_load_1', stencil.c:18 on array 'sol' [46]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
