static int F_1 ( int V_1 , int V_2 )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_2 ; V_3 ++ ) {\r\nif ( V_4 [ V_1 + V_3 ] ) {\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic T_1 * F_2 ( struct V_5 * V_6 )\r\n{\r\nT_1 * V_7 = NULL ;\r\nif ( V_6 && ( V_6 -> V_8 != & V_9 ) )\r\nV_7 = F_3 ( V_6 -> V_8 , T_1 , V_10 ) ;\r\nreturn ( V_7 ) ;\r\n}\r\nvoid * F_4 ( void * V_11 , unsigned long V_12 )\r\n{\r\nT_2 V_13 ;\r\nT_1 * V_14 , * V_15 ;\r\nint V_3 , V_16 , V_17 , V_2 ;\r\nfor ( V_3 = 0 ; V_18 [ V_3 ] . V_12 != - 1 ; V_3 ++ ) {\r\nif ( V_18 [ V_3 ] . V_12 == V_12 ) {\r\nif ( ! ( V_14 = F_5 ( V_3 , V_11 ) ) ) {\r\nreturn NULL ;\r\n}\r\nswitch ( V_12 ) {\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 :\r\nV_17 = V_23 - 4 ;\r\nV_2 = 4 ;\r\nbreak;\r\ndefault:\r\nV_17 = V_23 ;\r\nV_2 = 1 ;\r\n}\r\nF_6 ( & V_24 , & V_13 , L_1 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_17 ; V_3 ++ ) {\r\nif ( ! F_1 ( V_3 , V_2 ) ) {\r\nV_14 -> V_25 = V_3 + 1 ;\r\nV_14 -> V_26 . V_27 = V_14 -> V_25 ;\r\nV_4 [ V_3 ] = & V_14 -> V_26 ;\r\nF_7 ( & V_24 , & V_13 , L_1 ) ;\r\nF_8 ( V_14 ) ;\r\nF_9 ((L_2,\r\nCardProperties\r\n[CardOrdinal].Name,\r\npdiva->controller))\r\nF_6 ( & V_24 , & V_13 , L_1 ) ;\r\nV_15 = V_14 ;\r\nfor ( V_16 = 1 ; V_16 < V_2 ; V_16 ++ ) {\r\nV_15 = F_2 ( & V_15 -> V_10 ) ;\r\nif ( V_15 && ! V_15 -> V_28 . V_29 ) {\r\nV_15 -> V_25 = V_3 + 1 + V_16 ;\r\nV_15 -> V_26 . V_27 = V_15 -> V_25 ;\r\nV_4 [ V_3 + V_16 ] = & V_15 -> V_26 ;\r\nF_7 ( & V_24 , & V_13 , L_1 ) ;\r\nF_9 ((L_3,\r\npa->controller))\r\nF_8 ( V_15 ) ;\r\nF_6 ( & V_24 , & V_13 , L_1 ) ;\r\n} else {\r\nF_10 ((L_4))\r\nbreak;\r\n}\r\n}\r\nF_7 ( & V_24 , & V_13 , L_1 ) ;\r\nreturn ( V_14 ) ;\r\n}\r\n}\r\nF_7 ( & V_24 , & V_13 , L_1 ) ;\r\nF_10 ((L_5))\r\nF_11 ( V_14 ) ;\r\nreturn NULL ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nint F_12 ( void )\r\n{\r\nF_13 ( & V_24 , L_6 ) ;\r\nmemset ( & V_4 [ 0 ] , 0x00 , sizeof( V_4 ) ) ;\r\nF_14 () ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic T_1 * F_15 ( void )\r\n{\r\nT_2 V_13 ;\r\nT_1 * V_7 = NULL ;\r\nF_6 ( & V_24 , & V_13 , L_7 ) ;\r\nif ( ! F_16 ( & V_9 ) ) {\r\nV_7 = F_3 ( V_9 . V_8 , T_1 , V_10 ) ;\r\nF_17 ( V_9 . V_8 ) ;\r\n}\r\nF_7 ( & V_24 , & V_13 , L_7 ) ;\r\nreturn ( V_7 ) ;\r\n}\r\nvoid F_11 ( void * V_14 )\r\n{\r\nT_2 V_13 ;\r\nT_1 * V_7 [ 4 ] ;\r\nT_1 * V_15 ;\r\nint V_3 ;\r\nV_15 = V_7 [ 0 ] = ( T_1 * ) V_14 ;\r\nV_7 [ 1 ] = V_7 [ 2 ] = V_7 [ 3 ] = NULL ;\r\nF_6 ( & V_24 , & V_13 , L_8 ) ;\r\nfor ( V_3 = 1 ; V_3 < 4 ; V_3 ++ ) {\r\nif ( ( V_15 = F_2 ( & V_15 -> V_10 ) )\r\n&& ! V_15 -> V_28 . V_29 ) {\r\nV_7 [ V_3 ] = V_15 ;\r\n} else {\r\nbreak;\r\n}\r\n}\r\nfor ( V_3 = 0 ; ( ( V_3 < 4 ) && V_7 [ V_3 ] ) ; V_3 ++ ) {\r\nF_17 ( & V_7 [ V_3 ] -> V_10 ) ;\r\n}\r\nF_7 ( & V_24 , & V_13 , L_7 ) ;\r\n( * ( V_7 [ 0 ] -> V_28 . V_29 ) ) ( V_7 [ 0 ] ) ;\r\nfor ( V_3 = 0 ; V_3 < 4 ; V_3 ++ ) {\r\nif ( V_7 [ V_3 ] ) {\r\nif ( V_7 [ V_3 ] -> V_25 ) {\r\nF_9 ((L_9,\r\na[i]->controller)) V_4 [ V_7 [ V_3 ] -> V_25 - 1 ] = NULL ;\r\nF_18 ( V_7 [ V_3 ] ) ;\r\n}\r\nF_19 ( 0 , V_7 [ V_3 ] ) ;\r\n}\r\n}\r\n}\r\nstatic void * F_5 ( int V_30 , void * V_31 )\r\n{\r\nT_3 * V_32 = & V_18 [ V_30 ] ;\r\nT_2 V_13 ;\r\nT_1 * V_7 ;\r\nF_9 ((L_10, pI->CardOrdinal, CardProperties[pI->CardOrdinal].Name))\r\nif ( ! ( V_7 = ( T_1 * ) F_20 ( 0 , sizeof( * V_7 ) ) ) ) {\r\nF_10 ( ( L_11 ) ) ;\r\nreturn NULL ;\r\n}\r\nmemset ( V_7 , 0x00 , sizeof( * V_7 ) ) ;\r\nV_7 -> V_33 = V_30 ;\r\nV_7 -> V_12 = V_32 -> V_12 ;\r\nV_7 -> V_34 = V_35 ;\r\nV_7 -> V_26 . V_36 = V_7 -> V_12 ;\r\nV_7 -> V_37 . V_38 . V_39 = F_21 ( V_31 ) ;\r\nV_7 -> V_37 . V_38 . V_40 = F_22 ( V_31 ) ;\r\nV_7 -> V_37 . V_38 . V_41 = V_31 ;\r\nF_6 ( & V_24 , & V_13 , L_12 ) ;\r\nF_23 ( & V_7 -> V_10 , & V_9 ) ;\r\nF_7 ( & V_24 , & V_13 , L_12 ) ;\r\nif ( ( * ( V_32 -> V_42 ) ) ( V_7 ) ) {\r\nF_6 ( & V_24 , & V_13 , L_12 ) ;\r\nF_17 ( & V_7 -> V_10 ) ;\r\nF_7 ( & V_24 , & V_13 , L_12 ) ;\r\nF_19 ( 0 , V_7 ) ;\r\nF_10 ( ( L_13 ) ) ;\r\nreturn NULL ;\r\n}\r\nreturn ( V_7 ) ;\r\n}\r\nvoid F_24 ( void )\r\n{\r\nT_1 * V_7 ;\r\nwhile ( ( V_7 = F_15 () ) ) {\r\nif ( V_7 -> V_28 . V_29 ) {\r\n( * ( V_7 -> V_28 . V_29 ) ) ( V_7 ) ;\r\n}\r\nif ( V_7 -> V_25 ) {\r\nV_4 [ V_7 -> V_25 - 1 ] = NULL ;\r\nF_18 ( V_7 ) ;\r\n}\r\nF_19 ( 0 , V_7 ) ;\r\n}\r\nF_25 ( & V_24 , L_6 ) ;\r\n}\r\nvoid * F_26 ( void * V_43 , const void T_4 * V_44 ,\r\nint V_45 ,\r\nT_5 V_46 )\r\n{\r\nT_6 V_47 ;\r\nT_1 * V_7 = NULL ;\r\nT_2 V_13 ;\r\nstruct V_5 * V_48 ;\r\nif ( V_45 < sizeof( T_6 ) ) {\r\nF_10 ((L_14,\r\nlength, sizeof(diva_xdi_um_cfg_cmd_t)))\r\nreturn NULL ;\r\n}\r\nif ( (* V_46) ( V_43 , & V_47 , V_44 , sizeof( V_47 ) ) <= 0 ) {\r\nF_10 ((L_15))\r\nreturn NULL ;\r\n}\r\nF_6 ( & V_24 , & V_13 , L_16 ) ;\r\nF_27 (tmp, &adapter_queue) {\r\nV_7 = F_3 ( V_48 , T_1 , V_10 ) ;\r\nif ( V_7 -> V_25 == ( int ) V_47 . V_49 )\r\nbreak;\r\nV_7 = NULL ;\r\n}\r\nF_7 ( & V_24 , & V_13 , L_16 ) ;\r\nif ( ! V_7 ) {\r\nF_10 ((L_17, msg.adapter))\r\n}\r\nreturn ( V_7 ) ;\r\n}\r\nvoid F_28 ( void * V_49 , void * V_43 )\r\n{\r\nT_1 * V_7 = ( T_1 * ) V_49 ;\r\nV_7 -> V_50 . V_51 &= ~ V_52 ;\r\nif ( V_7 -> V_50 . V_53 ) {\r\nF_19 ( 0 , V_7 -> V_50 . V_53 ) ;\r\nV_7 -> V_50 . V_53 = NULL ;\r\n}\r\n}\r\nint\r\nF_29 ( void * V_49 , void * V_43 , const void T_4 * V_44 ,\r\nint V_45 , T_5 V_46 )\r\n{\r\nT_1 * V_7 = ( T_1 * ) V_49 ;\r\nvoid * V_53 ;\r\nif ( V_7 -> V_50 . V_51 & V_52 ) {\r\nF_10 ((L_18, a->controller))\r\nreturn ( - 1 ) ;\r\n}\r\nif ( V_45 < sizeof( T_6 ) ) {\r\nF_10 ((L_19,\r\na->controller, length,\r\nsizeof(diva_xdi_um_cfg_cmd_t)))\r\nreturn ( - 3 ) ;\r\n}\r\nif ( ! ( V_53 = F_20 ( 0 , V_45 ) ) ) {\r\nF_10 ((L_20, a->controller))\r\nreturn ( - 2 ) ;\r\n}\r\nV_45 = (* V_46) ( V_43 , V_53 , V_44 , V_45 ) ;\r\nif ( V_45 > 0 ) {\r\nif ( ( * ( V_7 -> V_28 . V_54 ) )\r\n( V_7 , ( T_6 * ) V_53 , V_45 ) ) {\r\nV_45 = - 3 ;\r\n}\r\n} else {\r\nF_10 ((L_21, a->controller,\r\nlength))\r\n}\r\nF_19 ( 0 , V_53 ) ;\r\nreturn ( V_45 ) ;\r\n}\r\nint\r\nF_30 ( void * V_49 , void * V_43 , void T_4 * V_55 ,\r\nint V_56 , T_7 V_46 )\r\n{\r\nT_1 * V_7 = ( T_1 * ) V_49 ;\r\nint V_57 ;\r\nif ( ! ( V_7 -> V_50 . V_51 & V_52 ) ) {\r\nF_10 ((L_22, a->controller))\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! V_7 -> V_50 . V_53 ) {\r\nV_7 -> V_50 . V_51 &= ~ V_52 ;\r\nF_10 ((L_23, a->controller))\r\nreturn ( - 2 ) ;\r\n}\r\nif ( V_56 < V_7 -> V_50 . V_58 ) {\r\nF_10 ((L_24,\r\na->controller, max_length,\r\na->xdi_mbox.data_length))\r\nreturn ( - 3 ) ;\r\n}\r\nV_57 = (* V_46) ( V_43 , V_55 , V_7 -> V_50 . V_53 ,\r\nV_7 -> V_50 . V_58 ) ;\r\nif ( V_57 > 0 ) {\r\nF_19 ( 0 , V_7 -> V_50 . V_53 ) ;\r\nV_7 -> V_50 . V_53 = NULL ;\r\nV_7 -> V_50 . V_51 &= ~ V_52 ;\r\n}\r\nreturn ( V_57 ) ;\r\n}\r\nT_8 F_31 ( int V_59 , void * V_60 )\r\n{\r\nT_1 * V_7 = V_60 ;\r\nT_9 V_61 ;\r\nif ( ! V_7 || ! V_7 -> V_26 . V_62 )\r\nreturn V_63 ;\r\nif ( ( V_61 = V_7 -> V_64 ) ) {\r\n(* V_61) ( V_7 ) ;\r\nV_7 -> V_64 = NULL ;\r\nreturn V_65 ;\r\n}\r\n( * ( V_7 -> V_26 . V_62 ) ) ( & V_7 -> V_26 ) ;\r\nreturn V_65 ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nV_66 [ 0 ] = V_67 ;\r\nV_66 [ 1 ] = V_68 ;\r\nV_66 [ 2 ] = V_69 ;\r\nV_66 [ 3 ] = V_70 ;\r\nV_66 [ 4 ] = V_71 ;\r\nV_66 [ 5 ] = V_72 ;\r\nV_66 [ 6 ] = V_73 ;\r\nV_66 [ 7 ] = V_74 ;\r\nV_66 [ 8 ] = V_75 ;\r\nV_66 [ 9 ] = V_76 ;\r\nV_66 [ 10 ] = V_77 ;\r\nV_66 [ 11 ] = V_78 ;\r\nV_66 [ 12 ] = V_79 ;\r\nV_66 [ 13 ] = V_80 ;\r\nV_66 [ 14 ] = V_81 ;\r\nV_66 [ 15 ] = V_82 ;\r\nV_66 [ 16 ] = V_83 ;\r\nV_66 [ 17 ] = V_84 ;\r\nV_66 [ 18 ] = V_85 ;\r\nV_66 [ 19 ] = V_86 ;\r\nV_66 [ 20 ] = V_87 ;\r\nV_66 [ 21 ] = V_88 ;\r\nV_66 [ 22 ] = V_89 ;\r\nV_66 [ 23 ] = V_90 ;\r\nV_66 [ 24 ] = V_91 ;\r\nV_66 [ 25 ] = V_92 ;\r\nV_66 [ 26 ] = V_93 ;\r\nV_66 [ 27 ] = V_94 ;\r\nV_66 [ 28 ] = V_95 ;\r\nV_66 [ 29 ] = V_96 ;\r\nV_66 [ 30 ] = V_97 ;\r\nV_66 [ 31 ] = V_98 ;\r\n}\r\nvoid F_32 ( int V_99 )\r\n{\r\nT_10 V_100 ;\r\nif ( ! V_99 || ( ( V_99 - 1 ) >= V_23 ) || ! V_4 [ V_99 - 1 ] ) {\r\nreturn;\r\n}\r\nV_99 -- ;\r\nV_100 = V_4 [ V_99 ] -> V_101 . V_102 ;\r\nF_9 ((L_25, card + 1))\r\nF_9 ((L_26,\r\n(features & DI_FAX3) ? L_27 : L_28))\r\nF_9 ((L_29,\r\n(features & DI_MODEM) ? L_27 : L_28))\r\nF_9 ((L_30,\r\n(features & DI_POST) ? L_27 : L_28))\r\nF_9 ((L_31,\r\n(features & DI_V110) ? L_27 : L_28))\r\nF_9 ((L_32,\r\n(features & DI_V120) ? L_27 : L_28))\r\nF_9 ((L_33,\r\n(features & DI_POTS) ? L_27 : L_28))\r\nF_9 ((L_34,\r\n(features & DI_CODEC) ? L_27 : L_28))\r\nF_9 ((L_35,\r\n(features & DI_MANAGE) ? L_27 : L_28))\r\nF_9 ((L_36,\r\n(features & DI_V_42) ? L_27 : L_28))\r\nF_9 ((L_37,\r\n(features & DI_EXTD_FAX) ? L_27 : L_28))\r\nF_9 ((L_38,\r\n(features & DI_AT_PARSER) ? L_27 : L_28))\r\nF_9 ((L_39,\r\n(features & DI_VOICE_OVER_IP) ? L_27 : L_28))\r\n}\r\nvoid F_33 ( T_1 * V_7 )\r\n{\r\nT_2 V_13 ;\r\nF_6 ( & V_24 , & V_13 , L_40 ) ;\r\nF_23 ( & V_7 -> V_10 , & V_9 ) ;\r\nF_7 ( & V_24 , & V_13 , L_40 ) ;\r\n}\r\nint F_34 ( T_1 * V_7 )\r\n{\r\nT_11 * V_103 ;\r\nT_12 * V_53 ;\r\nif ( ! V_7 -> V_26 . V_104 || ! V_7 -> V_26 . V_105 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! ( V_53 = F_20 ( 0 , sizeof( struct V_106 ) ) ) ) {\r\nreturn ( - 1 ) ;\r\n}\r\nmemset ( V_53 , 0x00 , sizeof( struct V_106 ) ) ;\r\nif ( ! ( V_103 = F_20 ( 0 , sizeof( * V_103 ) ) ) ) {\r\nF_19 ( 0 , V_53 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_103 -> V_107 = 0x0400 ;\r\nV_103 -> V_103 = LOG ;\r\nV_103 -> V_108 = 0x00 ;\r\n( * ( V_7 -> V_26 . V_105 ) ) ( & V_7 -> V_26 , ( V_109 * ) V_103 ) ;\r\nif ( ! V_103 -> V_108 || V_103 -> V_103 ) {\r\nF_19 ( 0 , V_53 ) ;\r\nF_19 ( 0 , V_103 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nmemcpy ( V_53 , & V_103 -> V_103 , sizeof( struct V_106 ) ) ;\r\nF_19 ( 0 , V_103 ) ;\r\nV_7 -> V_50 . V_58 = sizeof( struct V_106 ) ;\r\nV_7 -> V_50 . V_53 = V_53 ;\r\nV_7 -> V_50 . V_51 = V_52 ;\r\nreturn ( 0 ) ;\r\n}\r\nvoid F_35 ( void * V_30 )\r\n{\r\n}
