
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# set your TOPLEVEL here
set TOPLEVEL "CVAE_top"
CVAE_top
# change your timing constraint here
set TEST_CYCLE 5.12
5.12
source -echo -verbose 0_readfile.tcl 
set TOP_DIR $TOPLEVEL
CVAE_top
set RPT_DIR report
report
set NET_DIR netlist
netlist
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
# define a lib path here
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
# Read Design File (add your files here)
set HDL_DIR "../../RTL/hdl"
../../RTL/hdl
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/CVAE_top.v $HDL_DIR/FullyConnection.v $HDL_DIR/GRU.v $HDL_DIR/Cordic.v $HDL_DIR/VLC.v $HDL_DIR/P_RHC.v $HDL_DIR/NP_RHC.v "
Running PRESTO HDLC
Compiling source file ../../RTL/hdl/CVAE_top.v
Compiling source file ../../RTL/hdl/FullyConnection.v
Compiling source file ../../RTL/hdl/GRU.v
Compiling source file ../../RTL/hdl/Cordic.v
Compiling source file ../../RTL/hdl/VLC.v
Compiling source file ../../RTL/hdl/P_RHC.v
Compiling source file ../../RTL/hdl/NP_RHC.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
# elaborate your design
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../RTL/hdl/CVAE_top.v:191: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:192: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:665: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:670: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:675: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:680: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:685: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:690: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:696: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:726: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:730: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:740: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:754: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:755: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:756: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:757: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:758: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:759: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/CVAE_top.v:760: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 251 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           252            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 288 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           289            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 355 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           356            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 382 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           383            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 538 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           539            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 573 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 604 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           605            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 638 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           639            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 714 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           715            |     no/auto      |
===============================================

Statistics for case statements in always block at line 722 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           723            |     no/auto      |
===============================================

Statistics for case statements in always block at line 733 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           734            |     no/auto      |
===============================================

Statistics for case statements in always block at line 743 in file
	'../../RTL/hdl/CVAE_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           744            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CVAE_top line 188 in file
		'../../RTL/hdl/CVAE_top.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       rst_n_FF_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       start_FF_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     init_data_FF_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  sram_bias_rdata_FF_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| sram_weight_rdata_FF_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine CVAE_top line 198 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     finish_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 202 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sram_state_wea_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 206 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sram_state_addr_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 210 in file
		'../../RTL/hdl/CVAE_top.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| sram_state_wdata_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine CVAE_top line 214 in file
		'../../RTL/hdl/CVAE_top.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| sram_weight_addr_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine CVAE_top line 218 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sram_bias_addr_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 224 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    seq_lens_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 245 in file
		'../../RTL/hdl/CVAE_top.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| sram_state_addr_offset_reg | Flip-flop |  13   |  Y  | N  | N  | N  | Y  | N  | N  |
| sram_state_addr_offset_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
======================================================================================

Inferred memory devices in process
	in routine CVAE_top line 281 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 341 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  weight_offset_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 348 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   bias_offset_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 411 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_hn_start_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 425 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_hr_start_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 438 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_hz_start_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 451 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_in_start_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 464 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_ir_start_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 477 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_iz_start_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 490 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fc_state_start_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 503 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fc_conf_start_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 517 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fc_l2h_start_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 531 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fc_start_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 566 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FC_IN_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 598 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     FC_OUT_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 631 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_input_FF_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 663 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fc_in_reg_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 668 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fc_ir_reg_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 673 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fc_iz_reg_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 678 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fc_hn_reg_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 683 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fc_hr_reg_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 688 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fc_hz_reg_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 694 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    conf_reg_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 701 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_counter_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 714 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Z_reg_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 722 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   hidden_reg_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 733 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |  416  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 743 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    goal_reg_reg     | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 753 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  gru_hidden_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     gru_in_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     gru_ir_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     gru_iz_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     gru_hn_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     gru_hr_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     gru_hz_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 762 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gru_counter_reg   | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 777 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| gru_hr_counter_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 790 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| gru_ir_counter_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 803 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| gru_hz_counter_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 816 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| gru_iz_counter_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 830 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| gru_hn_counter_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 844 in file
		'../../RTL/hdl/CVAE_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| gru_in_counter_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CVAE_top line 858 in file
		'../../RTL/hdl/CVAE_top.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| gru_hidden_in_counter_reg | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine CVAE_top line 871 in file
		'../../RTL/hdl/CVAE_top.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| gru_hidden_out_counter_reg | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
======================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   CVAE_top/643   |   32   |   32    |      5       |
|   CVAE_top/641   |   4    |   32    |      2       |
|   CVAE_top/754   |   32   |   32    |      5       |
|   CVAE_top/755   |   32   |   32    |      5       |
|   CVAE_top/756   |   32   |   32    |      5       |
|   CVAE_top/757   |   32   |   32    |      5       |
|   CVAE_top/758   |   32   |   32    |      5       |
|   CVAE_top/759   |   32   |   32    |      5       |
|   CVAE_top/760   |   32   |   32    |      5       |
======================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (CVAE_top)
Elaborated 1 design.
Current design is now 'CVAE_top'.
Information: Building the design 'GRU' instantiated from design 'CVAE_top' with
	the parameters "DATA_WIDTH=32,QUAN=24,CORDIC_QUAN=16". (HDL-193)
Warning:  ../../RTL/hdl/GRU.v:69: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:78: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:85: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:88: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:98: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:106: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:115: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:119: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:131: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../RTL/hdl/GRU.v:135: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 64 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    R_add_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 73 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Z_add_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 83 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      N_reg_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 93 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    T_add_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 102 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Z_minus_reg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 113 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   T_cross_reg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 124 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Z_reg_buffer_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 129 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Z_cross_reg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16 line 139 in file
		'../../RTL/hdl/GRU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_hidden_out_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16)
Information: Building the design 'FullyConnection' instantiated from design 'CVAE_top' with
	the parameters "ADDR_WIDTH=16,DATA_WIDTH=32". (HDL-193)
Warning:  ../../RTL/hdl/FullyConnection.v:223: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../RTL/hdl/FullyConnection.v:276: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 61 in file
	'../../RTL/hdl/FullyConnection.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 54 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 74 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     finish_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 90 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_addr_out_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 114 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_addr_in_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 137 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_cycle_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 158 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_data_out_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 184 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fc_data_in_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 213 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sram_input_addr_reg | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 260 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  comput_buffer_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 288 in file
		'../../RTL/hdl/FullyConnection.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sram_output_wea_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 302 in file
		'../../RTL/hdl/FullyConnection.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| sram_output_addr_reg | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine FullyConnection_ADDR_WIDTH16_DATA_WIDTH32 line 316 in file
		'../../RTL/hdl/FullyConnection.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| sram_output_wdata_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
=================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (FullyConnection_ADDR_WIDTH16_DATA_WIDTH32)
Information: Building the design 'Cordic' instantiated from design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,X_0=32'h2a029999,Y_0=0,mode=0". (HDL-193)
Warning:  ../../RTL/hdl/Cordic.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../RTL/hdl/Cordic.v:67: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/Cordic.v:99: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine Cordic_32_16_2a029999_0_0 line 91 in file
		'../../RTL/hdl/Cordic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      D_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Cordic_32_16_2a029999_0_0)
Information: Building the design 'Cordic' instantiated from design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,X_0=32'h2a029999,Y_0=0,mode=1". (HDL-193)
Warning:  ../../RTL/hdl/Cordic.v:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../RTL/hdl/Cordic.v:67: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../RTL/hdl/Cordic.v:99: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine Cordic_32_16_2a029999_0_1 line 91 in file
		'../../RTL/hdl/Cordic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      D_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Cordic_32_16_2a029999_0_1)
Information: Building the design 'NP_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,M_ATANH=32'h0005e449,shift=16". (HDL-193)

Inferred memory devices in process
	in routine NP_RHC_32_0005e449_16 line 19 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_0005e449_16 line 23 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_0005e449_16 line 27 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NP_RHC_32_0005e449_16)
Information: Building the design 'NP_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,M_ATANH=32'h00031e41,shift=8". (HDL-193)

Inferred memory devices in process
	in routine NP_RHC_32_00031e41_8 line 19 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_00031e41_8 line 23 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_00031e41_8 line 27 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NP_RHC_32_00031e41_8)
Information: Building the design 'NP_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,M_ATANH=32'h0001b78c,shift=4". (HDL-193)

Inferred memory devices in process
	in routine NP_RHC_32_0001b78c_4 line 19 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_0001b78c_4 line 23 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_0001b78c_4 line 27 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NP_RHC_32_0001b78c_4)
Information: Building the design 'NP_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,M_ATANH=32'h0000f913,shift=2". (HDL-193)

Inferred memory devices in process
	in routine NP_RHC_32_0000f913_2 line 19 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_0000f913_2 line 23 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine NP_RHC_32_0000f913_2 line 27 in file
		'../../RTL/hdl/NP_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NP_RHC_32_0000f913_2)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00008c9f,shift=1". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00008c9f_1 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00008c9f_1 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00008c9f_1 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00008c9f_1)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00004162,shift=2". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00004162_2 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00004162_2 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00004162_2 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00004162_2)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h0000202b,shift=3". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_0000202b_3 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_0000202b_3 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_0000202b_3 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_0000202b_3)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00001005,shift=4". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00001005_4 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00001005_4 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00001005_4 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00001005_4)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000800,shift=5". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000800_5 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000800_5 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000800_5 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000800_5)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000400,shift=6". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000400_6 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000400_6 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000400_6 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000400_6)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000200,shift=7". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000200_7 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000200_7 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000200_7 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000200_7)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000100,shift=8". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000100_8 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000100_8 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000100_8 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000100_8)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000080,shift=9". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000080_9 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000080_9 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000080_9 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000080_9)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000040,shift=10". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000040_10 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000040_10 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000040_10 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000040_10)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000020,shift=11". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000020_11 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000020_11 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000020_11 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000020_11)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000010,shift=12". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000010_12 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000010_12 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000010_12 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000010_12)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000008,shift=13". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000008_13 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000008_13 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000008_13 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000008_13)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000004,shift=14". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000004_14 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000004_14 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000004_14 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000004_14)
Information: Building the design 'P_RHC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,ATANH=32'h00000002,shift=15". (HDL-193)

Inferred memory devices in process
	in routine P_RHC_32_00000002_15 line 19 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000002_15 line 23 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine P_RHC_32_00000002_15 line 27 in file
		'../../RTL/hdl/P_RHC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (P_RHC_32_00000002_15)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=0". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K0 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K0 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K0 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K0)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=1". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K1 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K1 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K1 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K1)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=2". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K2 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K2 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K2 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K2)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=3". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K3 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K3 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K3 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K3)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=4". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K4 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K4 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K4 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K4)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=5". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K5 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K5 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K5 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K5)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=6". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K6 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K6 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K6 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K6)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=7". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K7 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K7 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K7 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K7)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=8". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K8 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K8 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K8 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K8)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=9". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K9 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K9 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K9 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K9)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=10". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K10 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K10 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K10 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K10)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=11". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K11 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K11 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K11 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K11)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=12". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K12 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K12 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K12 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K12)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=13". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K13 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K13 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K13 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K13)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=14". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K14 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K14 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K14 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K14)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=15". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K15 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K15 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K15 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K15)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=16". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K16 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K16 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K16 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K16)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=17". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K17 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K17 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K17 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K17)
Information: Building the design 'VLC' instantiated from design 'Cordic_32_16_2a029999_0_0' with
	the parameters "DATA_WIDTH=32,CORDIC_QUAN=16,K=18". (HDL-193)

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K18 line 18 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K18 line 22 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine VLC_DATA_WIDTH32_CORDIC_QUAN16_K18 line 26 in file
		'../../RTL/hdl/VLC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (VLC_DATA_WIDTH32_CORDIC_QUAN16_K18)
1
# Solve Multiple Instance
set uniquify_naming_style "%s_mydesign_%d"
%s_mydesign_%d
uniquify
Information: Uniquified 2 instances of design 'Cordic_32_16_2a029999_0_0'. (OPT-1056)
Information: Uniquified 3 instances of design 'NP_RHC_32_0005e449_16'. (OPT-1056)
Information: Uniquified 3 instances of design 'NP_RHC_32_00031e41_8'. (OPT-1056)
Information: Uniquified 3 instances of design 'NP_RHC_32_0001b78c_4'. (OPT-1056)
Information: Uniquified 3 instances of design 'NP_RHC_32_0000f913_2'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00008c9f_1'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00004162_2'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_0000202b_3'. (OPT-1056)
Information: Uniquified 6 instances of design 'P_RHC_32_00001005_4'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000800_5'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000400_6'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000200_7'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000100_8'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000080_9'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000040_10'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000020_11'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000010_12'. (OPT-1056)
Information: Uniquified 6 instances of design 'P_RHC_32_00000008_13'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000004_14'. (OPT-1056)
Information: Uniquified 3 instances of design 'P_RHC_32_00000002_15'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K14'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K15'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K16'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K17'. (OPT-1056)
Information: Uniquified 3 instances of design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K18'. (OPT-1056)
1
# link the design
current_design $TOPLEVEL
Current design is 'CVAE_top'.
{CVAE_top}
link

  Linking design 'CVAE_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (126 designs)             /home/u107/u107062205/ICLAB/G01/SYN/DC/CVAE_top.db, etc
  saed32hvt_ss0p95v125c (library) /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb

1
1
source -echo -verbose 1_setting.tcl 
# Setting Design and I/O Environment
set_operating_conditions -library saed32hvt_ss0p95v125c ss0p95v125c
Using operating conditions 'ss0p95v125c' found in library 'saed32hvt_ss0p95v125c'.
1
set_driving_cell -library saed32io_wb_ss0p95v125c_2p25v -lib_cell I1025_EW -pin {DOUT} [all_inputs]	
1
set_load [load_of "saed32io_wb_ss0p95v125c_2p25v/D4I1025_EW/DIN"] [all_outputs]
1
#D4I1025 capacitance => same as "set_load  26.238159   [all_outputs]"
# Setting wireload model
set auto_wire_load_selection area_reselect
area_reselect
set_wire_load_mode enclosed
1
set_wire_load_selection_group predcaps
1
# Setting Timing Constraints
###  ceate your clock here
create_clock -name clk -period $TEST_CYCLE  [get_ports clk]
1
###  set clock constrain
set_ideal_network       [get_ports clk]
1
set_dont_touch_network  [all_clocks]
1
# I/O delay should depend on the real enironment. Here only shows an example of setting
set_input_delay  2  -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay 1  -clock clk [all_outputs]
1
# Setting DRC Constraint
# Defensive setting: smallest fanout_load 0.041 and WLM max fanout # 20 => 0.041*20 = 0.82
# max_transition and max_capacitance are given in the cell library
set_max_fanout 0.82 $TOPLEVEL
1
# Area Constraint
set_max_area   0
1
1
source -echo -verbose 2_compile.tcl 
# this cell's verilog will cause ncverilog to hang 
set_dont_use [format "%s%s" saed32hvt_ss0p95v125c {/SDFFNASRX1*}]
1
# before synthesis settings
set case_analysis_with_logic_constants true
true
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
####check design####
check_design > ./$RPT_DIR/check_design.log
check_timing > ./$RPT_DIR/check_timing.log
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
# Synthesis all design (using : compile_ultra)
# you can add "-gate_clock" to do gated-clock
# you can add "-incremental" for higher performance
compile_ultra -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.4 |     *     |
============================================================================


Information: There are 1223 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'CVAE_top'

  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32io_wb_ss0p95v125c_2p25v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CVAE_top'
Information: Added key list 'DesignWare' to design 'CVAE_top'. (DDB-72)
Information: The register 'weight_offset_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'weight_offset_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'weight_offset_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'weight_offset_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'weight_offset_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'weight_offset_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'bias_offset_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'FC_IN_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'FC_IN_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'FC_IN_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'FC_OUT_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'FC_OUT_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'FC_OUT_reg[6]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'CVAE_top'.
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'Cordic_32_16_2a029999_0_1'
Information: The register 'D_out_reg[0]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'Cordic_32_16_2a029999_0_1'.
  Processing 'Cordic_32_16_2a029999_0_0_mydesign_0'
 Implement Synthetic for 'Cordic_32_16_2a029999_0_0_mydesign_0'.
  Processing 'Cordic_32_16_2a029999_0_0_mydesign_1'
 Implement Synthetic for 'Cordic_32_16_2a029999_0_0_mydesign_1'.
  Processing 'P_RHC_32_0000202b_3_mydesign_0'
 Implement Synthetic for 'P_RHC_32_0000202b_3_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_0'.
  Processing 'NP_RHC_32_0005e449_16_mydesign_1'
 Implement Synthetic for 'NP_RHC_32_0005e449_16_mydesign_1'.
Information: The register 'x_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'y_out_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'
Information: Added key list 'DesignWare' to design 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'. (DDB-72)
 Implement Synthetic for 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'.
  Processing 'NP_RHC_32_0005e449_16_mydesign_0'
 Implement Synthetic for 'NP_RHC_32_0005e449_16_mydesign_0'.
Information: The register 'x_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'y_out_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16'
Information: The register 'Z_minus_reg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_minus_reg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_minus_reg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_minus_reg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_minus_reg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_minus_reg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_minus_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_minus_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[24]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[25]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[26]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[27]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[28]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[29]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[30]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'Z_add_reg_reg[31]' is removed because it is merged to 'Z_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[24]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[25]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[26]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[27]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[28]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[29]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[30]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'R_add_reg_reg[31]' is removed because it is merged to 'R_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[24]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[25]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[26]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[27]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[28]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[29]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[30]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
Information: In design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16', the register 'T_add_reg_reg[31]' is removed because it is merged to 'T_add_reg_reg[23]'. (OPT-1215)
 Implement Synthetic for 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K18_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K18_mydesign_0'.
  Processing 'NP_RHC_32_00031e41_8_mydesign_0'
 Implement Synthetic for 'NP_RHC_32_00031e41_8_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K16_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K16_mydesign_0'.
  Processing 'P_RHC_32_00001005_4_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00001005_4_mydesign_0'.
  Processing 'P_RHC_32_00000002_15_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000002_15_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_0'.
  Processing 'P_RHC_32_00000800_5_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000800_5_mydesign_0'.
  Processing 'P_RHC_32_00000004_14_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000004_14_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_0'.
  Processing 'P_RHC_32_00000400_6_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000400_6_mydesign_0'.
  Processing 'P_RHC_32_00000008_13_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000008_13_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_0'.
  Processing 'P_RHC_32_00000200_7_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000200_7_mydesign_0'.
  Processing 'P_RHC_32_00000010_12_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000010_12_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_0'.
  Processing 'P_RHC_32_00000100_8_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000100_8_mydesign_0'.
  Processing 'P_RHC_32_00000020_11_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000020_11_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K14_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K14_mydesign_0'.
  Processing 'P_RHC_32_00000080_9_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000080_9_mydesign_0'.
  Processing 'P_RHC_32_00000040_10_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00000040_10_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K15_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K15_mydesign_0'.
  Processing 'NP_RHC_32_0001b78c_4_mydesign_0'
 Implement Synthetic for 'NP_RHC_32_0001b78c_4_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Information: The register 'z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_out_reg[31]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'.
  Processing 'NP_RHC_32_0000f913_2_mydesign_0'
 Implement Synthetic for 'NP_RHC_32_0000f913_2_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K17_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K17_mydesign_0'.
  Processing 'P_RHC_32_00008c9f_1_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00008c9f_1_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_0'.
  Processing 'P_RHC_32_00004162_2_mydesign_0'
 Implement Synthetic for 'P_RHC_32_00004162_2_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'.
  Processing 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_0'
 Implement Synthetic for 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: In design 'CVAE_top', the register 'gru/Z_minus_reg_reg[8]' is removed because it is merged to 'gru/Z_reg_buffer_reg[0]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'FC_IN_reg[4]' is removed because it is merged to 'FC_IN_reg[0]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'bias_offset_reg[0]' is removed because it is merged to 'FC_IN_reg[2]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'bias_offset_reg[2]' is removed because it is merged to 'FC_IN_reg[2]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'bias_offset_reg[3]' is removed because it is merged to 'FC_IN_reg[2]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[5]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[6]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[12]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[15]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[16]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[18]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[19]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[20]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[21]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[22]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[23]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[24]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[26]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[28]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[30]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[31]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[2]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[4]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[7]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[8]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[9]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[10]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[11]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[13]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[14]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[17]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[25]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[27]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/np_rhc0/y_out_reg[29]' is removed because it is merged to 'gru/sigmoid_1/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[5]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[6]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[12]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[15]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[16]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[18]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[19]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[20]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[21]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[22]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[23]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[24]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[26]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[28]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[30]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[31]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[2]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[4]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[7]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[8]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[9]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[10]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[11]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[13]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[14]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[17]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[25]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[27]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/np_rhc0/y_out_reg[29]' is removed because it is merged to 'gru/sigmoid_0/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[5]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[6]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[12]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[15]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[16]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[18]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[19]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[20]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[21]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[22]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[23]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[24]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[26]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[28]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[30]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[31]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[3]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[2]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[4]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[7]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[8]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[9]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[10]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[11]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[13]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[14]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[17]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[25]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[27]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/np_rhc0/y_out_reg[29]' is removed because it is merged to 'gru/tanh/np_rhc0/y_out_reg[1]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0_RSOP_9_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0_RSOP_9_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0_RSOP_9_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'GRU_DATA_WIDTH32_QUAN24_CORDIC_QUAN16'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Cordic_32_16_2a029999_0_1'. (DDB-72)
Information: Updating design information... (UID-85)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'. (DDB-72)
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000800_5_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000400_6_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000200_7_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000100_8_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000080_9_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000800_5_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000800_5_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000400_6_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000400_6_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000200_7_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000200_7_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000100_8_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000100_8_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000080_9_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000080_9_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Cordic_32_16_2a029999_0_0_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Cordic_32_16_2a029999_0_0_mydesign_0'. (DDB-72)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/np_rhc1/y_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/np_rhc1/y_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[1].vlc/z_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[1].vlc/z_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/np_rhc0/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[1].vlc/z_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/np_rhc1/y_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_in_counter_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_in_counter_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_in_counter_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_in_counter_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_in_counter_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_in_counter_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_in_counter_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_in_counter_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_in_counter_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_in_counter_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hn_counter_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hn_counter_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hn_counter_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hn_counter_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hn_counter_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_out_counter_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_out_counter_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_out_counter_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_out_counter_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hidden_out_counter_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_ir_counter_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_ir_counter_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_ir_counter_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_ir_counter_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_ir_counter_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hr_counter_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hr_counter_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hr_counter_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hr_counter_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru_hr_counter_reg[8]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:04  271859.1      0.16      14.6   26036.4                           5317889024.0000
    0:05:11  270702.5      0.16      14.6   33326.6                           5299566080.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[3].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[3].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/np_rhc1/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[3].vlc/z_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[30]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[29]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[28]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[27]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[26]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[25]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[24]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[23]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[22]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[21]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[20]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[19]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[18]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[30]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[29]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[28]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[27]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[26]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[25]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[24]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[23]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[22]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[21]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[20]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[19]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[18]' is removed because it is merged to 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[30]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[29]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[28]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[27]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[26]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[25]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[24]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[23]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[22]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[21]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[20]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[19]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[18]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'NP_RHC_32_0005e449_16_mydesign_1_DP_OP_13_394_3312_2'
  Mapping 'P_RHC_32_00000040_10_mydesign_1_DP_OP_14J14_136_3999_0'
  Mapping 'P_RHC_32_00000040_10_mydesign_1_DP_OP_11J14_133_4713_0'
  Mapping 'P_RHC_32_00000040_10_mydesign_0_DP_OP_14J14_136_3999_0'
  Mapping 'P_RHC_32_00000040_10_mydesign_0_DP_OP_11J14_133_4713_0'
  Mapping 'P_RHC_32_00000040_10_mydesign_2_DP_OP_14J14_136_3999_0'
  Mapping 'P_RHC_32_00000040_10_mydesign_2_DP_OP_11J14_133_4713_0'
  Mapping 'P_RHC_32_00000020_11_mydesign_1_DP_OP_14J13_136_1958_0'
  Mapping 'P_RHC_32_00000020_11_mydesign_1_DP_OP_11J13_133_6754_0'
  Mapping 'P_RHC_32_00000020_11_mydesign_0_DP_OP_14J13_136_1958_0'
  Mapping 'P_RHC_32_00000020_11_mydesign_0_DP_OP_11J13_133_6754_0'
  Mapping 'P_RHC_32_00000020_11_mydesign_2_DP_OP_14J13_136_1958_0'
  Mapping 'P_RHC_32_00000020_11_mydesign_2_DP_OP_11J13_133_6754_0'
  Mapping 'P_RHC_32_00000010_12_mydesign_1_DP_OP_14J12_136_9884_0'
  Mapping 'P_RHC_32_00000010_12_mydesign_1_DP_OP_11J12_133_631_0'
  Mapping 'P_RHC_32_00000010_12_mydesign_0_DP_OP_14J12_136_9884_0'
  Mapping 'P_RHC_32_00000010_12_mydesign_0_DP_OP_11J12_133_631_0'
  Mapping 'P_RHC_32_00000010_12_mydesign_2_DP_OP_14J12_136_9884_0'
  Mapping 'P_RHC_32_00000010_12_mydesign_2_DP_OP_11J12_133_631_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_4_DP_OP_14J11_136_1107_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_4_DP_OP_11J11_133_393_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_3_DP_OP_14J11_136_1107_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_3_DP_OP_11J11_133_393_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_2_DP_OP_14J11_136_1107_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_2_DP_OP_11J11_133_393_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_1_DP_OP_14J11_136_1107_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_1_DP_OP_11J11_133_393_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_0_DP_OP_14J11_136_1107_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_0_DP_OP_11J11_133_393_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_5_DP_OP_14J11_136_1107_0'
  Mapping 'P_RHC_32_00000008_13_mydesign_5_DP_OP_11J11_133_393_0'
  Mapping 'P_RHC_32_00000004_14_mydesign_1_DP_OP_14J10_136_9033_0'
  Mapping 'P_RHC_32_00000004_14_mydesign_1_DP_OP_11J10_133_4237_0'
  Mapping 'P_RHC_32_00000004_14_mydesign_0_DP_OP_14J10_136_9033_0'
  Mapping 'P_RHC_32_00000004_14_mydesign_0_DP_OP_11J10_133_4237_0'
  Mapping 'P_RHC_32_00000004_14_mydesign_2_DP_OP_14J10_136_9033_0'
  Mapping 'P_RHC_32_00000004_14_mydesign_2_DP_OP_11J10_133_4237_0'
  Mapping 'P_RHC_32_00000002_15_mydesign_1_DP_OP_14J9_136_6992_0'
  Mapping 'P_RHC_32_00000002_15_mydesign_1_DP_OP_11J9_133_6278_0'
  Mapping 'P_RHC_32_00000002_15_mydesign_0_DP_OP_14J9_136_6992_0'
  Mapping 'P_RHC_32_00000002_15_mydesign_0_DP_OP_11J9_133_6278_0'
  Mapping 'P_RHC_32_00000002_15_mydesign_2_DP_OP_14J9_136_6992_0'
  Mapping 'P_RHC_32_00000002_15_mydesign_2_DP_OP_11J9_133_6278_0'
  Mapping 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32_DP_OP_117J6_128_4597_1'
  Mapping 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32_DW01_add_13'
  Mapping 'NP_RHC_32_0005e449_16_mydesign_2_DP_OP_13_393_3550_2'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1_DP_OP_11J17_133_1829_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0_DP_OP_11J17_133_1829_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2_DP_OP_11J17_133_1829_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1_DP_OP_11J16_130_7952_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0_DP_OP_11J16_130_7952_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2_DP_OP_11J16_130_7952_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1_DP_OP_11J15_130_5911_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0_DP_OP_11J15_130_5911_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2_DP_OP_11J15_130_5911_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1_DP_OP_11J8_130_5673_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0_DP_OP_11J8_130_5673_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2_DP_OP_11J8_130_5673_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_1_DP_OP_11J17_139_3632_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_0_DP_OP_11J17_139_3632_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K7_mydesign_2_DP_OP_11J17_139_3632_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_1_DP_OP_11J5_139_7714_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_0_DP_OP_11J5_139_7714_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K9_mydesign_2_DP_OP_11J5_139_7714_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_1_DP_OP_11J18_139_9755_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_0_DP_OP_11J18_139_9755_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K8_mydesign_2_DP_OP_11J18_139_9755_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_1_DP_OP_11J9_142_264_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_0_DP_OP_11J9_142_264_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K10_mydesign_2_DP_OP_11J9_142_264_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_1_DP_OP_11J10_142_8190_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_0_DP_OP_11J10_142_8190_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K11_mydesign_2_DP_OP_11J10_142_8190_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_1_DP_OP_11J12_142_9041_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_0_DP_OP_11J12_142_9041_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K13_mydesign_2_DP_OP_11J12_142_9041_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_1_DP_OP_11J11_142_4346_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_0_DP_OP_11J11_142_4346_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K12_mydesign_2_DP_OP_11J11_142_4346_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1_DP_OP_11J18_133_7101_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0_DP_OP_11J18_133_7101_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2_DP_OP_11J18_133_7101_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1_DP_OP_11J5_133_978_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0_DP_OP_11J5_133_978_0'
  Mapping 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2_DP_OP_11J5_133_978_0'
  Mapping 'NP_RHC_32_0000f913_2_mydesign_1_DP_OP_47J16_124_2969_0'
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_00031e41_8_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0001b78c_4_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0000f913_2_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00008c9f_1_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00004162_2_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_0000202b_3_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00001005_4_mydesign_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000040_10_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000020_11_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000010_12_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000008_13_mydesign_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000004_14_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000002_15_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K14_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K15_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K16_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K17_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K18_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0005e449_16_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_0000202b_3_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_0000202b_3_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K18_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K18_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_00031e41_8_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_00031e41_8_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K16_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K16_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00001005_4_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00001005_4_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00001005_4_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00001005_4_mydesign_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00001005_4_mydesign_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000002_15_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000002_15_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000004_14_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000004_14_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000008_13_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000008_13_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000008_13_mydesign_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000008_13_mydesign_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000008_13_mydesign_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000010_12_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000010_12_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000020_11_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000020_11_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K14_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K14_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000040_10_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00000040_10_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K15_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K15_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0001b78c_4_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0001b78c_4_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0000f913_2_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0000f913_2_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K17_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K17_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00008c9f_1_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00008c9f_1_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00004162_2_mydesign_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'P_RHC_32_00004162_2_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0005e449_16_mydesign_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'NP_RHC_32_0005e449_16_mydesign_2'. (DDB-72)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------
    0:06:23  276633.5      0.14       9.6   48311.1                           5401157120.0000
    0:06:44  288147.2      0.00       0.0   49000.2                           5676631040.0000
    0:06:44  288147.2      0.00       0.0   49000.2                           5676631040.0000
    0:06:44  288147.2      0.00       0.0   49000.2                           5676631040.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[4].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[4].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/np_rhc2/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[4].vlc/z_out_reg[12]' is a constant and will be removed. (OPT-1206)
    0:07:03  287777.9      0.00       0.0   48903.6                           5668617728.0000
    0:07:09  287514.9      0.00       0.0   48737.8                           5664525312.0000

  Beginning WLM Backend Optimization
  --------------------------------------
Information: The register 'gru/tanh/np_rhc3/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[5].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[5].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[5].vlc/z_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: In design 'CVAE_top', the register 'gru/sigmoid_0/VLC_INST[0].vlc/y_out_reg[0]' is removed because it is merged to 'gru/sigmoid_0/VLC_INST[0].vlc/x_out_reg[0]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/tanh/VLC_INST[0].vlc/y_out_reg[0]' is removed because it is merged to 'gru/tanh/VLC_INST[0].vlc/x_out_reg[0]'. (OPT-1215)
Information: In design 'CVAE_top', the register 'gru/sigmoid_1/VLC_INST[0].vlc/y_out_reg[0]' is removed because it is merged to 'gru/sigmoid_1/VLC_INST[0].vlc/x_out_reg[0]'. (OPT-1215)
    0:07:40  286603.5      0.00       0.0   48010.0                           5587040256.0000
    0:07:45  285999.4      0.00       0.0   47956.2                           5558072320.0000
    0:07:49  285530.5      0.00       0.0   48080.8                           5541845504.0000
    0:07:49  285530.5      0.00       0.0   48080.8                           5541845504.0000
    0:07:49  285530.5      0.00       0.0   48080.8                           5541845504.0000
    0:08:10  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:11  282693.8      0.00       0.0   44319.6                           5018640896.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:09:02  299676.7      0.08       0.6   12827.8 gru/tanh/np_rhc3/net215500 5253880320.0000
    0:09:06  300373.8      0.08       0.6   14328.4 gru/sigmoid_0/p_rhc13_1/net202176 5272989696.0000
    0:09:09  300532.1      0.01       0.1   14297.2 gru/tanh/np_rhc3/y_out_reg[31]/D 5276681216.0000
    0:09:12  300555.5      0.00       0.0   13479.6 gru/sigmoid_0/p_rhc15/net239792 5278441984.0000
    0:09:14  300768.2      0.00       0.0   12304.8 FC/sram_input_rdata[15]   5281891840.0000
    0:09:17  301170.8      0.00       0.0   12184.4 gru/tanh/p_rhc13_0/z_in[31] 5289280512.0000
    0:09:19  301376.7      0.00       0.0   12135.2 gru/sigmoid_1/p_rhc14/net241685 5292139520.0000
    0:09:21  301352.5      0.00       0.0   11963.1 net174204                 5283849216.0000
    0:09:24  301669.7      0.07       0.2   11852.7 gru/tanh/p_rhc10/net241527 5287773696.0000
    0:09:26  301800.3      0.00       0.0   11796.1                           5287554560.0000
    0:09:26  301785.1      0.00       0.0   11796.4                           5287239680.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:27  301785.1      0.00       0.0   11796.4                           5287239680.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
    0:10:12  292502.5      0.00       0.0   11485.8 gru/sigmoid_0/np_rhc1/y_out_reg[31]/D 5095304192.0000
    0:10:13  292512.9      0.00       0.0   11485.5                           5095491072.0000
    0:10:13  292512.9      0.00       0.0   11485.5                           5095491072.0000
    0:10:13  292512.9      0.00       0.0   11485.5                           5095491072.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:22  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:23  292439.7      0.00       0.0   11498.9                           5088103936.0000
    0:10:25  292445.8      0.00       0.0   11500.9                           5088202752.0000
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[2].vlc/z_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[2].vlc/z_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/p_rhc1/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_1/VLC_INST[6].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/tanh/VLC_INST[6].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[6].vlc/z_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gru/sigmoid_0/VLC_INST[2].vlc/z_out_reg[31]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:32  292181.5      0.00       0.0   11500.9                           5082220032.0000
    0:10:42  292098.6      0.04       0.3   11496.8                           5079429632.0000
    0:10:43  292119.0      0.02       0.2   11495.7                           5080121856.0000
    0:10:43  292119.0      0.02       0.2   11495.7                           5080121856.0000
    0:10:51  292131.2      0.02       0.1   11495.7                           5081730048.0000
    0:10:53  292129.9      0.02       0.1   11495.7                           5081716224.0000
    0:10:58  292064.3      0.02       0.1   11493.4                           5080870912.0000
    0:11:04  291989.1      0.02       0.1   11492.9                           5080033280.0000
    0:11:11  292524.3      0.02       0.1   11194.4 net239311                 5085386240.0000
    0:11:14  293542.4      0.02       0.1   10783.0 gru/tanh/VLC_INST[4].vlc/net214461 5096388608.0000
    0:11:16  293765.8      0.00       0.0   10728.0 gru/tanh/p_rhc5/x_out_reg[31]/D 5099112448.0000
    0:11:19  294024.3      0.00       0.0   10540.1 gru/net214718             5102474752.0000
    0:11:21  294310.2      0.00       0.0   10399.3 gru/sigmoid_1/VLC_INST[5].vlc/net214556 5105573888.0000
    0:11:21  294312.7      0.00       0.0   10396.4                           5105601024.0000
    0:11:21  294312.7      0.00       0.0   10396.4                           5105601024.0000
    0:11:21  294312.7      0.00       0.0   10396.4                           5105601024.0000
    0:11:21  294312.7      0.00       0.0   10396.4                           5105601024.0000
    0:11:21  294363.6      0.00       0.0   10396.4                           5106151936.0000
    0:11:21  294363.6      0.00       0.0   10396.4                           5106151936.0000
    0:11:27  294277.7      0.00       0.0   10395.4                           5098109952.0000
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CVAE_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'gru/sigmoid_1/VLC_INST[8].vlc/clk': 19933 load(s), 1 driver(s)
  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# compile_ultra -incremental -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
# remove dummy ports
remove_unconnected_ports [get_cells -hierarchical *]
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'y_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'y_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_0'
Removing port 'x_in[31]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[30]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[29]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[28]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[27]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[26]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[25]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[24]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[23]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[22]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[21]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[20]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[19]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[18]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[17]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[16]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[15]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[14]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[13]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[12]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[11]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[10]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[9]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[8]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[7]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[6]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[5]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[4]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[3]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[2]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[1]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[0]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'x_in[31]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[30]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[29]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[28]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[27]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[26]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[25]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[24]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[23]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[22]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[21]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[20]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[19]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[18]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[17]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[16]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[15]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[14]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[13]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[12]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[11]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[10]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[9]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[8]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[7]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[6]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[5]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[4]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[3]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[2]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[1]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_in[0]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[31]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[30]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[29]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[28]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[27]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[26]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[25]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[24]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[23]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[22]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[21]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[20]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[19]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[18]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[17]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[16]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[15]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[14]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[13]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[12]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[11]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[10]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[9]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[8]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[7]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[6]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[5]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[4]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[3]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[2]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[1]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_in[0]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[31]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[30]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[29]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[28]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[27]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[26]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[25]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[24]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[23]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[22]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[21]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[20]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[19]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[18]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[17]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[16]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[15]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[14]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[13]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[12]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[11]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[10]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[9]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[8]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[7]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[6]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[5]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[4]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[3]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[2]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[1]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'x_out[0]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'y_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'y_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_1'
Removing port 'x_in[31]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[30]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[29]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[28]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[27]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[26]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[25]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[24]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[23]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[22]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[21]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[20]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[19]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[18]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[17]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[16]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[15]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[14]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[13]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[12]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[11]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[10]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[9]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[8]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[7]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[6]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[5]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[4]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[3]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[2]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[1]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[0]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'x_in[31]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[30]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[29]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[28]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[27]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[26]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[25]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[24]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[23]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[22]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[21]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[20]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[19]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[18]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[17]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[16]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[15]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[14]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[13]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[12]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[11]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[10]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[9]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[8]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[7]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[6]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[5]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[4]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[3]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[2]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[1]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_in[0]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[31]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[30]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[29]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[28]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[27]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[26]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[25]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[24]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[23]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[22]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[21]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[20]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[19]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[18]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[17]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[16]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[15]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[14]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[13]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[12]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[11]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[10]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[9]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[8]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[7]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[6]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[5]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[4]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[3]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[2]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[1]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'y_in[0]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[31]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[30]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[29]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[28]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[27]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[26]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[25]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[24]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[23]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[22]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[21]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[20]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[19]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[18]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[17]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[16]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[15]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[14]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[13]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[12]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[11]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[10]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[9]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[8]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[7]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[6]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[5]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[4]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[3]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[2]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[1]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'x_out[0]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'y_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'y_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[16]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K0_mydesign_2'
Removing port 'x_in[31]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[30]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[29]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[28]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[27]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[26]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[25]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[24]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[23]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[22]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[21]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[20]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[19]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[18]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[17]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[16]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[15]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[14]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[13]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[12]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[11]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[10]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[9]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[8]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[7]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[6]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[5]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[4]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[3]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[2]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[1]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[0]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'x_in[31]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[30]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[29]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[28]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[27]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[26]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[25]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[24]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[23]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[22]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[21]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[20]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[19]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[18]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[17]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[16]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[15]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[14]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[13]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[12]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[11]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[10]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[9]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[8]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[7]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[6]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[5]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[4]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[3]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[2]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[1]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_in[0]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[31]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[30]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[29]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[28]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[27]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[26]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[25]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[24]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[23]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[22]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[21]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[20]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[19]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[18]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[17]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[16]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[15]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[14]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[13]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[12]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[11]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[10]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[9]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[8]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[7]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[6]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[5]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[4]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[3]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[2]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[1]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'y_in[0]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[31]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[30]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[29]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[28]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[27]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[26]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[25]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[24]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[23]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[22]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[21]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[20]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[19]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[18]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[17]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[16]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[15]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[14]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[13]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[12]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[11]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[10]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[9]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[8]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[7]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[6]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[5]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[4]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[3]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[2]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[1]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
Removing port 'x_out[0]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
1
remove_unconnected_ports [get_cells -hierarchical *] -blast_buses
Removing port 'FC_IN[7]' from design 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'
Removing port 'FC_IN[6]' from design 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'
Removing port 'FC_IN[3]' from design 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'
Removing port 'FC_OUT[7]' from design 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'
Removing port 'FC_OUT[6]' from design 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'
Removing port 'FC_OUT[4]' from design 'FullyConnection_ADDR_WIDTH16_DATA_WIDTH32'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_0'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_0'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_0'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_0'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_0'
Removing port 'z_out[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_0'
Removing port 'z_in[0]' from design 'P_RHC_32_00008c9f_1_mydesign_0'
Removing port 'z_in[0]' from design 'NP_RHC_32_0000f913_2_mydesign_0'
Removing port 'z_out[0]' from design 'NP_RHC_32_0000f913_2_mydesign_0'
Removing port 'y_in[0]' from design 'NP_RHC_32_0001b78c_4_mydesign_0'
Removing port 'z_in[0]' from design 'NP_RHC_32_0001b78c_4_mydesign_0'
Removing port 'z_out[0]' from design 'NP_RHC_32_0001b78c_4_mydesign_0'
Removing port 'y_in[0]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'z_in[0]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'y_out[0]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'z_out[0]' from design 'NP_RHC_32_00031e41_8_mydesign_0'
Removing port 'z_in[0]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'y_out[0]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'z_out[0]' from design 'NP_RHC_32_0005e449_16_mydesign_0'
Removing port 'D_in[31]' from design 'Cordic_32_16_2a029999_0_1'
Removing port 'D_out[0]' from design 'Cordic_32_16_2a029999_0_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_1'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_1'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_1'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_1'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_1'
Removing port 'z_out[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_1'
Removing port 'y_in[0]' from design 'NP_RHC_32_0001b78c_4_mydesign_1'
Removing port 'y_in[0]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'y_out[0]' from design 'NP_RHC_32_00031e41_8_mydesign_1'
Removing port 'y_out[0]' from design 'NP_RHC_32_0005e449_16_mydesign_1'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K6_mydesign_2'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K5_mydesign_2'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K4_mydesign_2'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K3_mydesign_2'
Removing port 'z_in[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_in[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K2_mydesign_2'
Removing port 'z_out[31]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[30]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[29]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[28]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[27]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[26]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[25]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[24]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[23]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[22]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[21]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[20]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[19]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[18]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[17]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[15]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[14]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[13]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[12]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[11]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[10]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[9]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[8]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[7]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[6]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[5]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[4]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[3]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[2]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[1]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'z_out[0]' from design 'VLC_DATA_WIDTH32_CORDIC_QUAN16_K1_mydesign_2'
Removing port 'y_in[0]' from design 'NP_RHC_32_0001b78c_4_mydesign_2'
Removing port 'y_in[0]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'y_out[0]' from design 'NP_RHC_32_00031e41_8_mydesign_2'
Removing port 'y_out[0]' from design 'NP_RHC_32_0005e449_16_mydesign_2'
1
1
source -echo -verbose 3_report.tcl 
###-----------------------------Naming Rules----------------------------
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
###--------------------------Netlist-related------------------------------------
write -format ddc     -hierarchy -output ./netlist/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/CVAE_top_syn.ddc'.
1
write -format verilog -hierarchy -output ./netlist/${TOPLEVEL}_syn.v
Writing verilog file '/home/u107/u107062205/ICLAB/G01/SYN/DC/netlist/CVAE_top_syn.v'.
1
write_sdf -version 1.0  -context verilog ./netlist/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/u107/u107062205/ICLAB/G01/SYN/DC/netlist/CVAE_top_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'CVAE_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc ./netlist/${TOPLEVEL}_syn.sdc
1
write_saif -output ./netlist/${TOPLEVEL}_syn.saif 
Information: Writing backward SAIF information to file './netlist/CVAE_top_syn.saif'. (PWR-458)
1
###---------------------------Syntheis result reports----------------------------
# ===== Timing report =====
report_timing -delay min -max_paths 4 > ./report/report_hold_${TOPLEVEL}.out
report_timing -delay max -max_paths 4 > ./report/report_setup_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 1 -nworst 1 -significant_digits 4 > ./report/report_time_${TOPLEVEL}.out
# ===== Area report =====
report_area -hier  > ./report/report_area_${TOPLEVEL}.out
# ===== Power report =====
report_power -hier > ./report/report_power_${TOPLEVEL}.out
# ===== violations =====
report_constraint -all_violators > ./report/report_violation_${TOPLEVEL}.out
exit

Memory usage for this session 566 Mbytes.
Memory usage for this session including child processes 566 Mbytes.
CPU usage for this session 755 seconds ( 0.21 hours ).
Elapsed time for this session 786 seconds ( 0.22 hours ).

Thank you...
