#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu May 16 22:40:32 2019
# Process ID: 1244
# Log file: F:/BaiduYunDownload/ML605/xapp518/ML605/ML605/hw/ISE/PCIe_ISP_Virtex-6/planAhead_run_2/planAhead.log
# Journal file: F:/BaiduYunDownload/ML605/xapp518/ML605/ML605/hw/ISE/PCIe_ISP_Virtex-6/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source F:/BaiduYunDownload/ML605/xapp518/ML605/ML605/hw/ISE/PCIe_ISP_Virtex-6/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {pci_exp_txp[7]}]]
startgroup
set_property package_pin J3 [get_ports {pci_exp_rxp[0]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {pci_exp_rxp[1]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {pci_exp_rxp[2]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {pci_exp_rxp[3]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {pci_exp_rxp[4]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {pci_exp_rxp[5]}]
endgroup
startgroup
set_property package_pin W3 [get_ports {pci_exp_rxp[6]}]
endgroup
startgroup
set_property package_pin AA3 [get_ports {pci_exp_rxp[7]}]
endgroup
set_property package_pin "" [get_ports [list  {pci_exp_txp[4]}]]
startgroup
set_property package_pin F1 [get_ports {pci_exp_txp[0]}]
endgroup
startgroup
set_property package_pin H1 [get_ports {pci_exp_txp[1]}]
endgroup
startgroup
set_property package_pin K1 [get_ports {pci_exp_txp[2]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {pci_exp_txp[3]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {pci_exp_txp[4]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {pci_exp_txp[5]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {pci_exp_txp[6]}]
endgroup
startgroup
set_property package_pin Y1 [get_ports {pci_exp_txp[7]}]
endgroup
startgroup
set_property package_pin AE13 [get_ports PCIe_reset_n]
endgroup
startgroup
set_property package_pin P6 [get_ports sys_clk_p]
endgroup
startgroup
set_property package_pin AP22 [get_ports led_0]
endgroup
startgroup
set_property package_pin AP21 [get_ports led_1]
endgroup
save_constraints
