# //  Questa Sim-64
# //  Version 10.7_1 linux_x86_64 Jan 21 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/mschwarz/fhnw/pro5/fpga
cd /home/mschwarz/fhnw/pro5/fpga/src
cd /home/mschwarz/fhnw/pro5/fpga
vlib work
vmap work work
# QuestaSim-64 vmap 10.7_1 Lib Mapping Utility 2018.01 Jan 21 2018
# vmap work work 
# Copying /opt/questa/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ICARUS_TB.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:11:08 on Nov 15,2018
# vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ICARUS_TB.v 
# -- Compiling module ADC_MCP3201
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v(1): (vlog-2275) 'ADC_MCP3201' already exists and will be overwritten.
# -- Compiling module ADC_MCP3201
# -- Compiling module ICARUS_TB
# 
# Top level modules:
# 	ICARUS_TB
# End time: 13:11:08 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:11:22 on Nov 15,2018
# vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v 
# -- Compiling module DC_MOTOR
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v(1): (vlog-2275) 'DC_MOTOR' already exists and will be overwritten.
# -- Compiling module DC_MOTOR
# -- Compiling module ICARUS_TB
# 
# Top level modules:
# 	DC_MOTOR
# 	ICARUS_TB
# End time: 13:11:22 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.DC_MOTOR
# vsim -voptargs="+acc" work.DC_MOTOR 
# Start time: 13:11:32 on Nov 15,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.DC_MOTOR(fast)
vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/*/*.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:17:36 on Nov 15,2018
# vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP_FINAL.v /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP_START.v /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL_bb.v 
# -- Compiling module TIMER_APP
# -- Compiling module HEX_SEG_7
# -- Compiling module ICARUS_TB
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(30): In, out, or inout does not appear in port list: min_zehner.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(31): In, out, or inout does not appear in port list: min_einer.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(32): In, out, or inout does not appear in port list: sek_zehner.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(33): In, out, or inout does not appear in port list: sek_einer.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(34): In, out, or inout does not appear in port list: sek_zehntel.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(35): In, out, or inout does not appear in port list: sek_hundertstel.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(36): In, out, or inout does not appear in port list: sek_tausendstel.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/ICARUS_TB.v(37): In, out, or inout does not appear in port list: counter.
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v(1): (vlog-2275) 'TIMER_APP' already exists and will be overwritten.
# -- Compiling module TIMER_APP
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v(166): (vlog-2275) 'HEX_SEG_7' already exists and will be overwritten.
# -- Compiling module HEX_SEG_7
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP_FINAL.v(1): (vlog-2275) 'TIMER_APP' already exists and will be overwritten.
# -- Compiling module TIMER_APP
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP_FINAL.v(169): (vlog-2275) 'HEX_SEG_7' already exists and will be overwritten.
# -- Compiling module HEX_SEG_7
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP_START.v(1): (vlog-2275) 'TIMER_APP' already exists and will be overwritten.
# -- Compiling module TIMER_APP
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP_START.v(75): (vlog-2275) 'HEX_SEG_7' already exists and will be overwritten.
# -- Compiling module HEX_SEG_7
# -- Compiling module DC_MOTOR
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v(1): (vlog-2275) 'DC_MOTOR' already exists and will be overwritten.
# -- Compiling module DC_MOTOR
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# -- Compiling module PLL
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL_bb.v(34): (vlog-2275) 'PLL' already exists and will be overwritten.
# -- Compiling module PLL
# End time: 13:17:36 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 8, Warnings: 9
vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/*/*/*.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:17:42 on Nov 15,2018
# vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG_START.v /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE_FINAL.v /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE_START.v /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_FINAL.v /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_START.v /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/MAX/MAX.v /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/ICARUS_TB.v /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v 
# -- Compiling module ADC_MCP3201
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v(1): (vlog-2275) 'ADC_MCP3201' already exists and will be overwritten.
# -- Compiling module ADC_MCP3201
# -- Compiling module ICARUS_TB
# -- Compiling module DAC_MCP4921
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v(2): (vlog-2275) 'DAC_MCP4921' already exists and will be overwritten.
# -- Compiling module DAC_MCP4921
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# -- Compiling module CLIENT_MCP23S17
# -- Compiling module SHIFTER_24_BIT
# -- Compiling module SPI_INP_FILTER_CLIENT
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v(3): (vlog-2275) 'CLIENT_MCP23S17' already exists and will be overwritten.
# -- Compiling module CLIENT_MCP23S17
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v(217): (vlog-2275) 'SHIFTER_24_BIT' already exists and will be overwritten.
# -- Compiling module SHIFTER_24_BIT
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v(365): (vlog-2275) 'SPI_INP_FILTER_CLIENT' already exists and will be overwritten.
# -- Compiling module SPI_INP_FILTER_CLIENT
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# -- Compiling module IO16_VERILOG
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v(1): (vlog-2275) 'IO16_VERILOG' already exists and will be overwritten.
# -- Compiling module IO16_VERILOG
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG_START.v(1): (vlog-2275) 'IO16_VERILOG' already exists and will be overwritten.
# -- Compiling module IO16_VERILOG
# -- Compiling module CLOCK_GENERATOR
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v(1): (vlog-2275) 'CLOCK_GENERATOR' already exists and will be overwritten.
# -- Compiling module CLOCK_GENERATOR
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# -- Compiling module WDT
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v(2): (vlog-2275) 'WDT' already exists and will be overwritten.
# -- Compiling module WDT
# -- Compiling module DIG_INP_FILTER
# ** Warning: ** while parsing file included at /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/ICARUS_TB.v(1)
# ** at /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v(3): (vlog-2275) 'DIG_INP_FILTER' already exists and will be overwritten.
# -- Compiling module DIG_INP_FILTER
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# -- Compiling module QUADRATUR_ENCODER
# -- Compiling module ENC_INP_FILTER
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/ICARUS_TB.v(6): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v(2): (vlog-2275) 'QUADRATUR_ENCODER' already exists and will be overwritten.
# -- Compiling module QUADRATUR_ENCODER
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v(108): (vlog-2275) 'ENC_INP_FILTER' already exists and will be overwritten.
# -- Compiling module ENC_INP_FILTER
# -- Compiling module QUADRATUR_ENCODER_SIMPLE
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/ICARUS_TB.v(6): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v(1): (vlog-2275) 'QUADRATUR_ENCODER_SIMPLE' already exists and will be overwritten.
# -- Compiling module QUADRATUR_ENCODER_SIMPLE
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE_FINAL.v(1): (vlog-2275) 'QUADRATUR_ENCODER_SIMPLE' already exists and will be overwritten.
# -- Compiling module QUADRATUR_ENCODER_SIMPLE
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE_START.v(1): (vlog-2275) 'QUADRATUR_ENCODER_SIMPLE' already exists and will be overwritten.
# -- Compiling module QUADRATUR_ENCODER_SIMPLE
# -- Compiling module RGB_PL9823
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v(1): (vlog-2275) 'RGB_PL9823' already exists and will be overwritten.
# -- Compiling module RGB_PL9823
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_FINAL.v(1): (vlog-2275) 'RGB_PL9823' already exists and will be overwritten.
# -- Compiling module RGB_PL9823
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_START.v(1): (vlog-2275) 'RGB_PL9823' already exists and will be overwritten.
# -- Compiling module RGB_PL9823
# -- Compiling module SPI_HOST
# -- Compiling module SPI_INP_FILTER_HOST
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v(2): (vlog-2275) 'SPI_HOST' already exists and will be overwritten.
# -- Compiling module SPI_HOST
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v(223): (vlog-2275) 'SPI_INP_FILTER_HOST' already exists and will be overwritten.
# -- Compiling module SPI_INP_FILTER_HOST
# -- Compiling module DATA_IN_VAR_FT2232
# -- Compiling module DATA_OUT_VAR_FT2232
# -- Compiling module DATA_IN_VAR_RPI
# -- Compiling module DATA_OUT_VAR_RPI
# -- Compiling module MAX_12_BIT
# -- Compiling module SEL_SPI_INPUT
# -- Compiling module SEL_1_BIT
# -- Compiling module SEL_12_BIT
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/ICARUS_TB.v(5): (vlog-2275) 'ICARUS_TB' already exists and will be overwritten.
# -- Compiling module ICARUS_TB
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v(2): (vlog-2275) 'SEL_SPI_INPUT' already exists and will be overwritten.
# -- Compiling module SEL_SPI_INPUT
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v(84): (vlog-2275) 'SEL_1_BIT' already exists and will be overwritten.
# -- Compiling module SEL_1_BIT
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v(95): (vlog-2275) 'SEL_12_BIT' already exists and will be overwritten.
# -- Compiling module SEL_12_BIT
# 
# Top level modules:
# 	ICARUS_TB
# 	DATA_IN_VAR_FT2232
# 	DATA_OUT_VAR_FT2232
# 	DATA_IN_VAR_RPI
# 	DATA_OUT_VAR_RPI
# 	MAX_12_BIT
# 	SEL_1_BIT
# 	SEL_12_BIT
# End time: 13:17:42 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 34
add wave -position insertpoint  \
sim:/DC_MOTOR/CLK
add wave -position insertpoint  \
sim:/DC_MOTOR/VALUE
add wave -position insertpoint  \
sim:/DC_MOTOR/OUT1
add wave -position insertpoint  \
sim:/DC_MOTOR/OUT2
vsim -voptargs=+acc work.DC_MOTOR
# End time: 13:21:19 on Nov 15,2018, Elapsed time: 0:09:47
# Errors: 8, Warnings: 43
# vsim -voptargs="+acc" work.DC_MOTOR 
# Start time: 13:21:19 on Nov 15,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.DC_MOTOR(fast)
vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:21:37 on Nov 15,2018
# vlog -reportprogress 300 -work work /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v 
# -- Compiling module DC_MOTOR
# -- Compiling module ICARUS_TB
# 
# Top level modules:
# 	DC_MOTOR
# 	ICARUS_TB
# End time: 13:21:37 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.ICARUS_TB
# End time: 13:21:49 on Nov 15,2018, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.ICARUS_TB 
# Start time: 13:21:49 on Nov 15,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(61): Module 'DC_MOTOR_ANTRIEB' is not defined.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(76): Module 'DC_MOTOR_RAMPE' is not defined.
# Optimization failed
# Error loading design
# End time: 13:21:49 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:22:14 on Nov 15,2018
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v 
# -- Compiling module DC_MOTOR
# -- Compiling module ICARUS_TB
# 
# Top level modules:
# 	DC_MOTOR
# 	ICARUS_TB
# End time: 13:22:14 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.ICARUS_TB
# vsim -voptargs="+acc" work.ICARUS_TB 
# Start time: 13:22:22 on Nov 15,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(61): Module 'DC_MOTOR_ANTRIEB' is not defined.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(76): Module 'DC_MOTOR_RAMPE' is not defined.
# Optimization failed
# Error loading design
# End time: 13:22:22 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim work.ICARUS_TB
# vsim work.ICARUS_TB 
# Start time: 13:34:07 on Nov 15,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(61): Module 'DC_MOTOR_ANTRIEB' is not defined.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(76): Module 'DC_MOTOR_RAMPE' is not defined.
# Optimization failed
# Error loading design
# End time: 13:34:07 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:35:05 on Nov 15,2018
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v 
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(1): (vlog-13304) Invalid use of Verilog config keyword 'include' found.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(1): Missing ';' from include file path spec.
# -- Compiling module DC_MOTOR
# -- Compiling module ICARUS_TB
# End time: 13:35:05 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# /opt/questa/questasim/linux_x86_64/vlog failed.
vsim -voptargs=+acc work.ICARUS_TB
# vsim -voptargs="+acc" work.ICARUS_TB 
# Start time: 13:35:18 on Nov 15,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(60): Module 'DC_MOTOR_ANTRIEB' is not defined.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(75): Module 'DC_MOTOR_RAMPE' is not defined.
# Optimization failed
# Error loading design
# End time: 13:35:19 on Nov 15,2018, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:35:23 on Nov 15,2018
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v 
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(1): (vlog-13304) Invalid use of Verilog config keyword 'include' found.
# -- Compiling module DC_MOTOR
# -- Compiling module ICARUS_TB
# 
# Top level modules:
# 	DC_MOTOR
# 	ICARUS_TB
# End time: 13:35:23 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.ICARUS_TB
# vsim -voptargs="+acc" work.ICARUS_TB 
# Start time: 13:35:26 on Nov 15,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(61): Module 'DC_MOTOR_ANTRIEB' is not defined.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(76): Module 'DC_MOTOR_RAMPE' is not defined.
# Optimization failed
# Error loading design
# End time: 13:35:26 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v
# QuestaSim-64 vlog 10.7_1 Compiler 2018.01 Jan 21 2018
# Start time: 13:43:35 on Nov 15,2018
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v 
# -- Compiling module DC_MOTOR
# ** Warning: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module ICARUS_TB
# 
# Top level modules:
# 	DC_MOTOR
# 	ICARUS_TB
# End time: 13:43:35 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.ICARUS_TB
# vsim -voptargs="+acc" work.ICARUS_TB 
# Start time: 13:43:39 on Nov 15,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(61): Module 'DC_MOTOR_ANTRIEB' is not defined.
# ** Error: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/ICARUS_TB.v(76): Module 'DC_MOTOR_RAMPE' is not defined.
# Optimization failed
# Error loading design
# End time: 13:43:39 on Nov 15,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
