# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv-oirg-withmatmul.srcs/sources_1/new/instruction_memory.v" \
"../../../../riscv-oirg-withmatmul.srcs/sources_1/new/memory.v" \
"../../../../riscv-master/core/riscv/riscv_alu.v" \
"../../../../riscv-master/core/riscv/riscv_core.v" \
"../../../../riscv-master/core/riscv/riscv_csr.v" \
"../../../../riscv-master/core/riscv/riscv_csr_regfile.v" \
"../../../../riscv-master/core/riscv/riscv_decode.v" \
"../../../../riscv-master/core/riscv/riscv_decoder.v" \
"../../../../riscv-master/core/riscv/riscv_divider.v" \
"../../../../riscv-master/core/riscv/riscv_exec.v" \
"../../../../riscv-master/core/riscv/riscv_fetch.v" \
"../../../../riscv-master/core/riscv/riscv_issue.v" \
"../../../../riscv-master/core/riscv/riscv_lsu.v" \
"../../../../riscv-master/core/riscv/riscv_mmu.v" \
"../../../../riscv-master/core/riscv/riscv_multiplier.v" \
"../../../../riscv-master/core/riscv/riscv_pipe_ctrl.v" \
"../../../../riscv-master/core/riscv/riscv_regfile.v" \
"../../../../riscv-master/core/riscv/riscv_xilinx_2r1w.v" \

sv xil_defaultlib  \
"../../../../riscv-oirg-withmatmul.srcs/sources_1/new/matmul_controller.sv" \
"../../../../riscv-oirg-withmatmul.srcs/sources_1/new/systolic_array.sv" \

verilog xil_defaultlib  \
"../../../../riscv-oirg-withmatmul.srcs/sim_1/new/riscv_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
