INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sim_1/new/clock_en_generic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_en_generic_tb'
