Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 00:40:36 -0000
Received: from icoremail.net (unknown [209.85.215.170])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv9IDiuhb4rt3AQ--.36310S3;
	Mon, 12 Nov 2018 03:59:00 +0800 (CST)
Received: from mail-pg1-f170.google.com (unknown [209.85.215.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAX_kkBiuhbJj8uAA--.5399S3;
	Mon, 12 Nov 2018 03:58:58 +0800 (CST)
Received: by mail-pg1-f170.google.com with SMTP id f8-v6so3052986pgq.5
        for <xuliker@zju.edu.cn>; Sun, 11 Nov 2018 11:58:58 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :thread-topic:thread-index:date:message-id:references
         :accept-language:content-language:content-transfer-encoding
         :mime-version:sender:precedence:list-id;
        bh=0jYLA5iNz/H/c7SmfziOyZwuZhpPdKOprtRDg3PucKo=;
        b=Yw0o/M9065D4a63WWObKf/2tBOFKfb0zVDNTfi9OCiS8Lw6g3U/GQbP97f88vMFi0Q
         YpY3/h6B76hNzvkMOICld+afkablLf3XSuszhANKwli39Louba47vukxMkDFPzXoEvRD
         DSisZbyweqlIS16jjdz/HJ4wPG//LoWJ+PLfhka/9dkNlunqVIGgwzuxzVXTttr/189u
         5CLqEuRzHNGRJs54Jol/Sr2KIu9fv1Trayf2zhidRdq44OcP2C/hFJYTfdslnZ2GhXfJ
         DIxH5N+dKsWqzEv4x6hpDvljY4+Abz6PiNDQi68UD/eO6JgU6jV+jWgzgPH11lgIGPcV
         xc1A==
X-Gm-Message-State: AGRZ1gKd9XXfuvoEH0q87+LHuRtQ/SQ/TgZZT89aVjD4H2IVISgRDEFR
	8ySrZdwowxG9uxLmfh+75tK28PP1E6mDSqcqNtanwk1OSjnbaxI=
X-Received: by 2002:a63:1e17:: with SMTP id e23mr14775901pge.130.1541966337767;
        Sun, 11 Nov 2018 11:58:57 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp2417085pjt;
        Sun, 11 Nov 2018 11:58:56 -0800 (PST)
X-Google-Smtp-Source: AJdET5eCmFHveoUVEjw6XeUrpei0b7aihhKUp4qyExKAV5IVBfOxWqgQ96CUg39IosyokkEkNQkc
X-Received: by 2002:a17:902:3a3:: with SMTP id d32-v6mr17386182pld.304.1541966336902;
        Sun, 11 Nov 2018 11:58:56 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541966336; cv=none;
        d=google.com; s=arc-20160816;
        b=RZSeqlghAlpM4XNrNTwu7rFumVwI3Enpjue12QaL+sX06TCqh3gpKOovZmj50Kip3f
         xJfdBssY+plMuBE7iP1LlFDTkc3ztI4Lpoy1kL0f7ld5b4MQiI7azo/6AUwXIu7Y1HTQ
         d1bYR6U73xYO7tUEmh9hzeJ/MXjHnYGd2eXfbpsSBOy9UMyJFPVtENVWWVKJIbBN0IC1
         +lOiRL3yGhx8bWrdYtBBw31o1a7olhRGCg5AddEccS+es50zncS7TgQ0F/gsseHiGF7h
         X8Qv3t99X4jvcgnR9sh3gamNVq8K42aWfleqY3TMCdBWYy+q+KEys9JGWe0uHRiPrHxA
         qYeg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:content-transfer-encoding
         :content-language:accept-language:references:message-id:date
         :thread-index:thread-topic:subject:cc:to:from:dkim-signature;
        bh=0jYLA5iNz/H/c7SmfziOyZwuZhpPdKOprtRDg3PucKo=;
        b=iGigwqthzH49g9uFe8Kj7lGOd02srgPeC5qZT61+1XcDnptJnb4wiU6C2/mxetg9yS
         l4aV6+0X/sWYaboFdIHnULWmGKz1vTi/mbtWj8W9xBAP1reJ2vvlqBvev/lcGOlehden
         3EXEHaLcIl0dRxVpJUpHdCk2NTKDjTPhyZDpjolzkDaZTuEjetyly8jLZvo181qYimuo
         OSDEnekybt6hggS/cg+YLlqN3gA/nuJ1kJ3GmDra33jaAjtoI3zHxoKS/aU2WeCYSd0A
         xIdWcvXoAKOo1nXZGRJhLRnSIbDhUMAmcjMJCnWMnNXqeDF3q8YiGwMjxod0QkzVk32w
         54Ug==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@alliedtelesis.co.nz header.s=mail181024 header.b=wKXDtqkM;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=alliedtelesis.co.nz
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id a5-v6si15582532plp.132.2018.11.11.11.58.42;
        Sun, 11 Nov 2018 11:58:56 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729704AbeKLFr1 (ORCPT <rfc822;berg.ding@gmail.com> + 99 others);
        Mon, 12 Nov 2018 00:47:27 -0500
Received: from gate2.alliedtelesis.co.nz ([202.36.163.20]:46828 "EHLO
        gate2.alliedtelesis.co.nz" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726652AbeKLFr0 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 00:47:26 -0500
Received: from mmarshal3.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (Client did not present a certificate)
        by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id E87D08781F;
        Mon, 12 Nov 2018 08:57:56 +1300 (NZDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz;
        s=mail181024; t=1541966276;
        bh=0jYLA5iNz/H/c7SmfziOyZwuZhpPdKOprtRDg3PucKo=;
        h=From:To:CC:Subject:Date:References;
        b=wKXDtqkMiU2fYwp5yOxog27YK+g6rXyGzDMq6wjAcLjUL9s7/dGsJ+6kqPC460mof
         7qkZVaLtH8+M/5QdUW/qHqVdkRCKHUu8CwQTnPSOCzbxQ883+BeLxL734Kx4KwLYK3
         YIEYWDe0jBsv8kwYzs503ozDHXa91pH/m+Lsn7P/euRWdxHCIeP1Ydo5gDs9NLSEjO
         s24Lg2Qee2pDvMCkvCHk572nK55NnDWbIumEfmsDoC7xd8TAWg4milslUPKOYNfO8N
         JKwvfmpeRnpl/0bmXfIBJIFXO++HgTzLUI35C2Sa+0t6beGXFjzrs919fIJhkldMCY
         XtZOnlN2a+caw==
Received: from svr-chch-ex1.atlnz.lc (Not Verified[10.32.16.77]) by mmarshal3.atlnz.lc with Trustwave SEG (v7,5,8,10121)
        id <B5be889c40000>; Mon, 12 Nov 2018 08:57:56 +1300
Received: from svr-chch-ex1.atlnz.lc (2001:df5:b000:bc8::77) by
 svr-chch-ex1.atlnz.lc (2001:df5:b000:bc8::77) with Microsoft SMTP Server
 (TLS) id 15.0.1156.6; Mon, 12 Nov 2018 08:57:51 +1300
Received: from svr-chch-ex1.atlnz.lc ([fe80::409d:36f5:8899:92e8]) by
 svr-chch-ex1.atlnz.lc ([fe80::409d:36f5:8899:92e8%12]) with mapi id
 15.00.1156.000; Mon, 12 Nov 2018 08:57:51 +1300
From: Chris Packham <Chris.Packham@alliedtelesis.co.nz>
To: Arnd Bergmann <arnd@arndb.de>,
        Russell King - ARM Linux <linux@armlinux.org.uk>
CC: Borislav Petkov <bp@alien8.de>,
        "jlu@pengutronix.de" <jlu@pengutronix.de>,
        Gregory CLEMENT <gregory.clement@bootlin.com>,
        Linux ARM <linux-arm-kernel@lists.infradead.org>,
        DTML <devicetree@vger.kernel.org>,
        "linux-edac@vger.kernel.org" <linux-edac@vger.kernel.org>,
        "Linux Kernel Mailing List" <linux-kernel@vger.kernel.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>
Subject: Re: [PATCH v6 5/9] dt-bindings: ARM: document marvell,ecc-enable
 binding
Thread-Topic: [PATCH v6 5/9] dt-bindings: ARM: document marvell,ecc-enable
 binding
Thread-Index: AQHUd/ptbysX25RxBUq8eaB1aF9d+w==
Date: Sun, 11 Nov 2018 19:57:51 +0000
Message-ID: <a07fead828b8452bb37708180dd721d4@svr-chch-ex1.atlnz.lc>
References: <20181109070349.20464-1-chris.packham@alliedtelesis.co.nz>
 <20181109070349.20464-6-chris.packham@alliedtelesis.co.nz>
 <CAK8P3a3PNvBhyQw0bfGxKmxj+KeJB2_TXtDx2R1BpjTCYNqVkA@mail.gmail.com>
 <20181109114818.GB30658@n2100.armlinux.org.uk>
 <CAK8P3a26XmBpG3VzwUgSdd_Xo_S2ezSvA9mjKckRFr9p38j-dg@mail.gmail.com>
Accept-Language: en-NZ, en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-ms-exchange-transport-fromentityheader: Hosted
x-originating-ip: [2001:df5:b000:22:3a2c:4aff:fe70:2b02]
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAX_kkBiuhbJj8uAA--.5399S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7tr43ZF4DuF4xJFWfJr45Awb_yoW8Ww43pa
	1xJFy8KF4DXFyxKF9F9w12gFn0yrZ3JrySvrn8G3srZws0vrnaqr4I9wsYgF15Jrn3Ja12
	qFsa9Fy7ur4fZaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPCb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_Cr1j6rxdM28EF7xvwVC2z280aVCY1x0267AKxVWxJr0_GcWle2I262IYc4
	CY6c8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_
	JrI_JrylYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwCjxxvEa2IrMx
	kF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6rWlc2Ij
	II80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26F1j6w1UMxvI42IY6xIIjxv20xvEc7
	CjxVAFwI0_Cr0_Gr1UMxvI42IY6I8E87Iv67AKxVW8Jr0_Cr1UMxvI42IY6I8E87Iv6xkF
	7I0E14v26r4UJVWxJr1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwVAq07x20xyl4x
	8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s02
	6x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0x
	vE42xK8VAvwI8IcIk0rVW8JVW3JwCq64CYY2CEYx0Ew4C26cIjsFUvcSsGvfC2KfnxnUUI
	43ZEXa7IU5ZID7UUUUU==

On 10/11/18 4:58 AM, Arnd Bergmann wrote:=0A=
> On Fri, Nov 9, 2018 at 12:48 PM Russell King - ARM Linux=0A=
> <linux@armlinux.org.uk> wrote:=0A=
>>=0A=
>> On Fri, Nov 09, 2018 at 12:40:06PM +0100, Arnd Bergmann wrote:=0A=
>>> On Fri, Nov 9, 2018 at 8:04 AM Chris Packham=0A=
>>> <chris.packham@alliedtelesis.co.nz> wrote:=0A=
>>>>=0A=
>>>> Add documentation for the marvell,ecc-enable and marvell,ecc-disable=
=0A=
>>>> properties which can be used to enable/disable ECC on the Marvell auro=
ra=0A=
>>>> cache.=0A=
>>>>=0A=
>>>> Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>=0A=
>>>> ---=0A=
>>>=0A=
>>> Why do you need both enable and disable? Wouldn't one of them be enough=
 here?=0A=
>>=0A=
>> It isn't an "on when ecc-enable is present, off when not" because the=0A=
>> current behaviour is to preserve these bits in the control register.=0A=
>>=0A=
>> If we were to implement it as "if no ecc-enable property, turn off=0A=
>> ECC" then that would drastically change the behaviour - systems which=0A=
>> were configured for ECC suddenly lose ECC support.=0A=
>>=0A=
>> Since we don't know which have it and which don't, we can't implement=0A=
>> the option like that.=0A=
> =0A=
> What I meant was why we need support force-disabling it. I understand=0A=
> that we need to allow leaving it at the boot-time default as well as=0A=
> force-enabling it.=0A=
=0A=
I added ecc-disable because I was modeling it after =0A=
arm,parity-enable/arm,parity-disable. The only reason I can imagine =0A=
wanting to force disable this would be some mis-behaving SoC which has =0A=
it enabled by default in hardware, to my knowledge no such system exists =
=0A=
(that would use this driver).=0A=
=0A=
I'd be happy to drop the binding an implementation and send a v7 if you =0A=
feel strongly that it marvell,ecc-disable should be removed.=0A=
