{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620126325055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620126325056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 15:35:22 2021 " "Processing started: Tue May 04 15:35:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620126325056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620126325056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_monitoring -c clock_monitoring " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_monitoring -c clock_monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620126325056 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620126325753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_monitoring.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_monitoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_monitoring " "Found entity 1: clock_monitoring" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620126325808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620126325808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_monitoring " "Elaborating entity \"clock_monitoring\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620126325844 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setPeriod clock_monitoring.v(4) " "Verilog HDL Always Construct warning at clock_monitoring.v(4): inferring latch(es) for variable \"setPeriod\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620126325845 "|clock_monitoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_ex clock_monitoring.v(14) " "Verilog HDL Always Construct warning at clock_monitoring.v(14): variable \"clk_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1620126325845 "|clock_monitoring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_monitoring.v(18) " "Verilog HDL assignment warning at clock_monitoring.v(18): truncated value with size 32 to match size of target (1)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126325845 "|clock_monitoring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_monitoring.v(19) " "Verilog HDL assignment warning at clock_monitoring.v(19): truncated value with size 32 to match size of target (1)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126325845 "|clock_monitoring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clock_monitoring.v(24) " "Verilog HDL assignment warning at clock_monitoring.v(24): truncated value with size 32 to match size of target (16)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620126325846 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[0\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[0\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325847 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[1\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[1\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325847 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[2\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[2\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325847 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[3\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[3\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325847 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[4\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[4\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325847 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[5\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[5\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325847 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[6\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[6\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325847 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[7\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[7\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620126325848 "|clock_monitoring"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[0\]\$latch " "Latch setPeriod\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326289 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[1\]\$latch " "Latch setPeriod\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326289 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[2\]\$latch " "Latch setPeriod\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326289 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[3\]\$latch " "Latch setPeriod\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326290 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[4\]\$latch " "Latch setPeriod\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326290 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[5\]\$latch " "Latch setPeriod\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326290 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[6\]\$latch " "Latch setPeriod\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326291 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[7\]\$latch " "Latch setPeriod\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620126326291 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620126326291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620126326453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620126326735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620126326735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620126326781 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620126326781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620126326781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620126326781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620126326805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 15:35:26 2021 " "Processing ended: Tue May 04 15:35:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620126326805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620126326805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620126326805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620126326805 ""}
