// Seed: 687009794
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  type_8(
      1
  );
  assign {1, 1, 1, 1 == id_5} = 1;
  assign id_3[1] = 1;
endmodule
