// Seed: 2577337382
module module_0;
  always @(posedge 1 == 1'b0 or posedge (1)) id_1 = #1 1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  always @(posedge id_1 or id_1) force id_1 = {id_1{1'b0 == id_1}};
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
