
---------- Begin Simulation Statistics ----------
final_tick                                41256604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 849456                       # Number of bytes of host memory used
host_op_rate                                   138252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   736.52                       # Real time elapsed on the host
host_tick_rate                               56015362                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     101825782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041257                       # Number of seconds simulated
sim_ticks                                 41256604500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.908764                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                14042975                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             14055799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1475889                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22349060                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                113                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                28693852                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1235716                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  42654954                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 43333956                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1475631                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   17149435                       # Number of branches committed
system.cpu.commit.bw_lim_events               5468431                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        39791871                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100045641                       # Number of instructions committed
system.cpu.commit.committedOps              101871420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     76558195                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.330640                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.383504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     46665718     60.95%     60.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11950100     15.61%     76.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4612974      6.03%     82.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2351398      3.07%     85.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1572164      2.05%     87.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1147432      1.50%     89.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1661932      2.17%     91.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1128046      1.47%     92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5468431      7.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     76558195                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               590401                       # Number of function calls committed.
system.cpu.commit.int_insts                  88952480                       # Number of committed integer instructions.
system.cpu.commit.loads                      26925371                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         64674654     63.49%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             133      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        26925371     26.43%     89.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10271125     10.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         101871420                       # Class of committed instruction
system.cpu.commit.refs                       37196496                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     101825782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.825132                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.825132                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              34014726                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   261                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             13432749                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              154425361                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18483410                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  25380366                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1482967                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   900                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               3104033                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    28693852                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  22210084                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      58034616                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                579389                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      158872568                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 2966450                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.347749                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           22947625                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           15278804                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.925420                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           82465502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.954853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.974891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 49705245     60.27%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5390553      6.54%     66.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3531104      4.28%     71.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3818932      4.63%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3253147      3.94%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1837114      2.23%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1317734      1.60%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1699562      2.06%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11912111     14.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             82465502                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           47708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1949825                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21456913                       # Number of branches executed
system.cpu.iew.exec_nop                         65092                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.603373                       # Inst execution rate
system.cpu.iew.exec_refs                     48843933                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11370693                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13058979                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36259280                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            289179                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             12599080                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           141668842                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37473240                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2557951                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             132299449                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  68758                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1597766                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1482967                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1718106                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        343939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3538064                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        19618                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         6284                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1565470                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9333907                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2327953                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           6284                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1037917                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         911908                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 125275486                       # num instructions consuming a value
system.cpu.iew.wb_count                     125680034                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.612640                       # average fanout of values written-back
system.cpu.iew.wb_producers                  76748824                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.523150                       # insts written-back per cycle
system.cpu.iew.wb_sent                      126323929                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                180243401                       # number of integer regfile reads
system.cpu.int_regfile_writes                95777042                       # number of integer regfile writes
system.cpu.ipc                               1.211927                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.211927                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              84930785     62.98%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  141      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38329674     28.42%     91.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11596646      8.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              134857402                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1446878                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010729                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  293759     20.30%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1114290     77.01%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 38824      2.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              136303413                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          353710673                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    125679708                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         181386271                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  141603671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 134857402                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        39777952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             85191                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     28659984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82465502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.635319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.989075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            37550258     45.53%     45.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10597293     12.85%     58.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10891799     13.21%     71.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7720950      9.36%     80.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7044480      8.54%     89.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3862238      4.68%     94.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2614602      3.17%     97.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1334117      1.62%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              849765      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82465502                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.634373                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    857                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1700                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          326                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1588                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           6972452                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4391246                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36259280                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12599080                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                92201461                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                         82513210                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                17957161                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             110692464                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2590086                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 20124601                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                4877100                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                144930                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             257955205                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              149871218                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           166669500                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  26612769                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8743439                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1482967                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              16278438                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 55977002                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        204199172                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9566                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                212                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12232575                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             81                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1217                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    212730708                       # The number of ROB reads
system.cpu.rob.rob_writes                   289247513                       # The number of ROB writes
system.cpu.timesIdled                             432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      745                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       328312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        673827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       728133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        93941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1460959                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          93941                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             173428                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       210412                       # Transaction distribution
system.membus.trans_dist::CleanEvict           117900                       # Transaction distribution
system.membus.trans_dist::ReadExReq            172080                       # Transaction distribution
system.membus.trans_dist::ReadExResp           172080                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        173428                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1019335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1019335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35578880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35578880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            345515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  345515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              345515                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1601361500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1863492250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            447123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       624145                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          490294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           285696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          285696                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           597                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       446526                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2192591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2193785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     73341120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73379328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          386306                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13466368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1119132                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083942                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.277301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1025190     91.61%     91.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  93942      8.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1119132                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1144212500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1098336500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            895500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               387310                       # number of demand (read+write) hits
system.l2.demand_hits::total                   387311                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data              387310                       # number of overall hits
system.l2.overall_hits::total                  387311                       # number of overall hits
system.l2.demand_misses::.cpu.inst                596                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             344912                       # number of demand (read+write) misses
system.l2.demand_misses::total                 345508                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               596                       # number of overall misses
system.l2.overall_misses::.cpu.data            344912                       # number of overall misses
system.l2.overall_misses::total                345508                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32868509500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32915551500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47042000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32868509500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32915551500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           732222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               732819                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          732222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              732819                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.471048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.471478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.471048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.471478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78929.530201                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95295.349249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95267.118272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78929.530201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95295.349249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95267.118272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              210412                       # number of writebacks
system.l2.writebacks::total                    210412                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        344912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            345508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       344912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           345508                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29419389500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29460471500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29419389500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29460471500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.471048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.471478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.471048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.471478                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68929.530201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85295.349249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85267.118272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68929.530201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85295.349249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85267.118272                       # average overall mshr miss latency
system.l2.replacements                         386306                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       413733                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           413733                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       413733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       413733                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        35947                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         35947                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            113616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                113616                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          172080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              172080                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16923411000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16923411000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        285696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            285696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.602319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.602319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98346.182008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98346.182008                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       172080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         172080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15202611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15202611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.602319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.602319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88346.182008                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88346.182008                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47042000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47042000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78929.530201                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78929.530201                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          596                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          596                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41082000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41082000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68929.530201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68929.530201                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        273694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            273694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       172832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          172832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15945098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15945098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       446526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        446526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.387059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.387059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92257.790803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92257.790803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       172832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       172832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14216778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14216778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.387059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.387059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82257.790803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82257.790803                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15455.455062                       # Cycle average of tags in use
system.l2.tags.total_refs                     1425004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    402690                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.538712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1547.765474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.251329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13835.438259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.094468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.844448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943326                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23778018                       # Number of tag accesses
system.l2.tags.data_accesses                 23778018                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       22074368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22112512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13466368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13466368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          344912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              345508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       210412                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             210412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            924555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         535050527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             535975082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       924555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           924555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      326405146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            326405146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      326405146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           924555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        535050527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            862380228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    210412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    344307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001068272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12769                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12769                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              843698                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             197992                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      345508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     210412                       # Number of write requests accepted
system.mem_ctrls.readBursts                    345508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   210412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    605                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13262                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8709827750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1724515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15176759000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25252.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44002.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   162455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42374                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                345508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               210412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       350450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    101.406169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.861987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.174125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       262666     74.95%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        67163     19.16%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10413      2.97%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3786      1.08%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2542      0.73%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1038      0.30%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          946      0.27%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          412      0.12%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1484      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       350450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.009006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.186721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.953628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          12689     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           28      0.22%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            5      0.04%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.05%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           16      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           17      0.13%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12769                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.475918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.446949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10164     79.60%     79.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              255      2.00%     81.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1528     11.97%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              600      4.70%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              169      1.32%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      0.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12769                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22073792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13464384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22112512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13466368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       535.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       326.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    535.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    326.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41256303500                       # Total gap between requests
system.mem_ctrls.avgGap                      74212.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     22035648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13464384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 924555.000642381958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534112011.084188938141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 326357056.359303593636                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       344912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       210412                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16556500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15160202500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 996975461250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27779.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43953.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4738206.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1262209200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            670872510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1238939940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          558900180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3256362720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15451050990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2831124960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        25269460500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.494916                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7220554250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1377480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32658570250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1240039500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            659085240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1223667480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          539288640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3256362720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15610234320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2697075840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25225753740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.435528                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6868857250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1377480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33010267250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     22209288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22209288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     22209288                       # number of overall hits
system.cpu.icache.overall_hits::total        22209288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            796                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::total           796                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60579999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60579999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60579999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60579999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     22210084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22210084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     22210084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22210084                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76105.526382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76105.526382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76105.526382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76105.526382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          199                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          199                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          199                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          199                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          597                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          597                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47952999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47952999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47952999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47952999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80323.281407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80323.281407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80323.281407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80323.281407                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     22209288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22209288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           796                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60579999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60579999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     22210084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22210084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76105.526382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76105.526382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47952999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47952999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80323.281407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80323.281407                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           573.095219                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22209885                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               597                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37202.487437                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   573.095219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.139916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.139916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          597                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.145752                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          88840933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         88840933                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     38002910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38002910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     38003029                       # number of overall hits
system.cpu.dcache.overall_hits::total        38003029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1650987                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1650987                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1650990                       # number of overall misses
system.cpu.dcache.overall_misses::total       1650990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  89191707368                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  89191707368                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  89191707368                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  89191707368                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39653897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39653897                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39654019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39654019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54023.264488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54023.264488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54023.166323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54023.166323                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9173186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5305                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            357080                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              84                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.689442                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.154762                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       413733                       # number of writebacks
system.cpu.dcache.writebacks::total            413733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       918761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       918761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       918761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       918761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       732226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       732226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       732229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       732229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38325482067                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38325482067                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38325804067                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38325804067                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018465                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018465                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018465                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018465                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52341.055995                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52341.055995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52341.281303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52341.281303                       # average overall mshr miss latency
system.cpu.dcache.replacements                 728133                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28439552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28439552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       943256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        943256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  44953544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44953544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29382808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29382808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47657.840501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47657.840501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       496733                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       496733                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       446523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       446523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19608667500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19608667500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43914.126484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43914.126484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9563358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9563358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       707724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       707724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  44237940870                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44237940870                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10271082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10271082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.068905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62507.334597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62507.334597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       422028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       422028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       285696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       285696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18716599069                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18716599069                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65512.289528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65512.289528                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4051.003659                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38735339                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            732229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.900580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4051.003659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3851                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         317965037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        317965037                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41256604500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  41256604500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
